Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 13 23:15:41 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.736        0.000                      0                 4500        0.169        0.000                      0                 4500        4.500        0.000                       0                  1541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.736        0.000                      0                 4499        0.169        0.000                      0                 4499        9.500        0.000                       0                  1539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.027        0.000                      0                    1        0.284        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.405ns  (logic 6.416ns (34.860%)  route 11.989ns (65.140%))
  Logic Levels:           20  (CARRY4=7 LUT3=2 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 27.572 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    25.501    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    25.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.925    26.576    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.535    27.572    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.572    28.145    
                         clock uncertainty           -0.035    28.109    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.797    27.312    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.312    
                         arrival time                         -26.576    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.405ns  (logic 6.416ns (34.860%)  route 11.989ns (65.140%))
  Logic Levels:           20  (CARRY4=7 LUT3=2 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 27.574 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    25.501    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    25.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.925    26.576    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.537    27.574    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.597    28.172    
                         clock uncertainty           -0.035    28.136    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    27.339    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.339    
                         arrival time                         -26.576    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.203ns  (logic 6.416ns (35.247%)  route 11.787ns (64.753%))
  Logic Levels:           20  (CARRY4=7 LUT3=2 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns = ( 27.567 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    25.501    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    25.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.723    26.375    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.530    27.567    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.572    28.140    
                         clock uncertainty           -0.035    28.104    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.797    27.307    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.307    
                         arrival time                         -26.375    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 6.506ns (35.675%)  route 11.731ns (64.325%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns = ( 27.534 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    24.843    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    24.967 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    25.650    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    25.766 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.642    26.408    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.497    27.534    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.484    28.018    
                         clock uncertainty           -0.035    27.982    
    SLICE_X47Y111        FDRE (Setup_fdre_C_R)       -0.633    27.349    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -26.408    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 6.506ns (35.675%)  route 11.731ns (64.325%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns = ( 27.534 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    24.843    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    24.967 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    25.650    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    25.766 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.642    26.408    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.497    27.534    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.484    28.018    
                         clock uncertainty           -0.035    27.982    
    SLICE_X47Y111        FDRE (Setup_fdre_C_R)       -0.633    27.349    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -26.408    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 6.506ns (35.675%)  route 11.731ns (64.325%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns = ( 27.534 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    24.843    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    24.967 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    25.650    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    25.766 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.642    26.408    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.497    27.534    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.484    28.018    
                         clock uncertainty           -0.035    27.982    
    SLICE_X47Y111        FDRE (Setup_fdre_C_R)       -0.633    27.349    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -26.408    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 6.506ns (35.675%)  route 11.731ns (64.325%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns = ( 27.534 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    24.843    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    24.967 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    25.650    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    25.766 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.642    26.408    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.497    27.534    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism              0.484    28.018    
                         clock uncertainty           -0.035    27.982    
    SLICE_X47Y111        FDRE (Setup_fdre_C_R)       -0.633    27.349    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -26.408    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 6.416ns (35.259%)  route 11.781ns (64.741%))
  Logic Levels:           20  (CARRY4=7 LUT3=2 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns = ( 27.570 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    25.501    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    25.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.717    26.368    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.533    27.570    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.572    28.143    
                         clock uncertainty           -0.035    28.107    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    27.310    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                         -26.368    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 6.416ns (35.274%)  route 11.773ns (64.726%))
  Logic Levels:           20  (CARRY4=7 LUT3=2 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 27.572 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.148    25.271    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.150    25.421 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_11/O
                         net (fo=4, routed)           0.939    26.360    rvsteel_soc_instance/ram_instance/ADDRARDADDR[2]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.535    27.572    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.572    28.145    
                         clock uncertainty           -0.035    28.109    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    27.335    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.335    
                         arrival time                         -26.360    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.198ns  (logic 6.506ns (35.752%)  route 11.692ns (64.248%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns = ( 27.535 - 20.000 ) 
    Source Clock Delay      (SCD):    8.172ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.657     8.172    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    10.626 f  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.455    12.081    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][6]
    SLICE_X49Y113        LUT4 (Prop_lut4_I1_O)        0.150    12.231 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_2/O
                         net (fo=5, routed)           0.970    13.201    rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]_0[3]
    SLICE_X49Y115        LUT4 (Prop_lut4_I0_O)        0.326    13.527 f  rvsteel_soc_instance/bus_mux_instance/prev_instruction[6]_i_1/O
                         net (fo=11, routed)          0.875    14.402    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[6]
    SLICE_X48Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.526 r  rvsteel_soc_instance/bus_mux_instance/program_counter[31]_i_8/O
                         net (fo=4, routed)           0.686    15.212    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/load_type
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.152    15.364 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11/O
                         net (fo=4, routed)           0.649    16.013    rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_11_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.326    16.339 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_4/O
                         net (fo=23, routed)          0.892    17.231    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[0]
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.154    17.385 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5/O
                         net (fo=4, routed)           0.729    18.114    rvsteel_soc_instance/bus_mux_instance/integer_file[30][5]_i_5_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.327    18.441 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5/O
                         net (fo=1, routed)           0.000    18.441    rvsteel_soc_instance/bus_mux_instance/csr_mtval[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.991 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.991    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.105 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.105    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[11]_i_2_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.219 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.219    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[15]_i_2_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.333 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.333    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[19]_i_2_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.447 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.456    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[23]_i_2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.570 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.570    rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[27]_i_2_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.904 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[31]_i_4/O[1]
                         net (fo=4, routed)           0.775    20.679    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[31]_0[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I0_O)        0.303    20.982 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2/O
                         net (fo=2, routed)           0.595    21.576    rvsteel_soc_instance/rvsteel_core_instance/program_counter[29]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.700 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.969    22.669    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.793 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1/O
                         net (fo=2, routed)           0.507    23.300    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[29]_i_1_n_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.575    23.999    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I1_O)        0.124    24.123 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    24.843    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    24.967 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    25.650    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    25.766 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.603    26.369    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.498    27.535    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.484    28.019    
                         clock uncertainty           -0.035    27.983    
    SLICE_X47Y109        FDRE (Setup_fdre_C_R)       -0.633    27.350    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.350    
                         arrival time                         -26.369    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.560     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X43Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.141     2.631 r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.114     2.746    rvsteel_soc_instance/uart_instance/p_2_in[5]
    SLICE_X45Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.828     3.345    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X45Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
                         clock pessimism             -0.839     2.505    
    SLICE_X45Y113        FDRE (Hold_fdre_C_D)         0.071     2.576    rvsteel_soc_instance/uart_instance/rx_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.635%)  route 0.133ns (41.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.553     2.483    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X37Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.141     2.624 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/Q
                         net (fo=4, routed)           0.133     2.758    rvsteel_soc_instance/bus_mux_instance/Q[18]
    SLICE_X36Y124        LUT3 (Prop_lut3_I0_O)        0.048     2.806 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[19]_i_1/O
                         net (fo=1, routed)           0.000     2.806    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[17]
    SLICE_X36Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.821     3.337    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X36Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/C
                         clock pessimism             -0.840     2.496    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)         0.107     2.603    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.560     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X45Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141     2.631 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.131     2.762    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.828     3.345    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
                         clock pessimism             -0.841     2.503    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.047     2.550    rvsteel_soc_instance/uart_instance/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.564     2.494    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X34Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.148     2.642 f  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/Q
                         net (fo=17, routed)          0.089     2.731    rvsteel_soc_instance/uart_instance/reset_reg
    SLICE_X34Y111        LUT4 (Prop_lut4_I3_O)        0.098     2.829 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     2.829    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X34Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.835     3.351    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X34Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
                         clock pessimism             -0.856     2.494    
    SLICE_X34Y111        FDRE (Hold_fdre_C_D)         0.120     2.614    rvsteel_soc_instance/uart_instance/rx_active_reg
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.558     2.488    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X61Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141     2.629 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/Q
                         net (fo=2, routed)           0.122     2.751    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[22]
    SLICE_X61Y115        LUT4 (Prop_lut4_I0_O)        0.045     2.796 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[22]_i_1/O
                         net (fo=1, routed)           0.000     2.796    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[22]_i_1_n_0
    SLICE_X61Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.826     3.343    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X61Y115        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]/C
                         clock pessimism             -0.854     2.488    
    SLICE_X61Y115        FDRE (Hold_fdre_C_D)         0.092     2.580    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.558     2.488    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.141     2.629 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/Q
                         net (fo=2, routed)           0.122     2.751    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]
    SLICE_X55Y111        LUT4 (Prop_lut4_I0_O)        0.045     2.796 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.796    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[10]_i_1_n_0
    SLICE_X55Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.827     3.344    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]/C
                         clock pessimism             -0.855     2.488    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.092     2.580    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.560     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X45Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.128     2.618 r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.125     2.744    rvsteel_soc_instance/uart_instance/p_2_in[3]
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.828     3.345    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/C
                         clock pessimism             -0.841     2.503    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.021     2.524    rvsteel_soc_instance/uart_instance/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.668%)  route 0.125ns (49.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.560     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X45Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.128     2.618 r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.125     2.743    rvsteel_soc_instance/uart_instance/p_2_in[4]
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.828     3.345    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X44Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/C
                         clock pessimism             -0.841     2.503    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.018     2.521    rvsteel_soc_instance/uart_instance/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.515%)  route 0.168ns (47.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.556     2.486    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X35Y127        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y127        FDRE (Prop_fdre_C_Q)         0.141     2.627 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[30]/Q
                         net (fo=4, routed)           0.168     2.796    rvsteel_soc_instance/bus_mux_instance/Q[29]
    SLICE_X34Y126        LUT3 (Prop_lut3_I0_O)        0.045     2.841 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.841    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[28]
    SLICE_X34Y126        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.822     3.338    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X34Y126        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[30]/C
                         clock pessimism             -0.840     2.497    
    SLICE_X34Y126        FDRE (Hold_fdre_C_D)         0.121     2.618    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.519%)  route 0.143ns (43.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.551     2.481    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X41Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141     2.622 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[18]/Q
                         net (fo=4, routed)           0.143     2.766    rvsteel_soc_instance/bus_mux_instance/Q[17]
    SLICE_X40Y124        LUT6 (Prop_lut6_I3_O)        0.045     2.811 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[18]_i_1/O
                         net (fo=1, routed)           0.000     2.811    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]_0
    SLICE_X40Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.820     3.336    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X40Y124        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]/C
                         clock pessimism             -0.841     2.494    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.091     2.585    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y22   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y22   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y113  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y113  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y116  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y113  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y113  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y113  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y113  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y116  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y116  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X51Y113  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y113  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y113  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y113  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y113  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y116  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y116  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.949    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     7.073    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.100    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 11.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564    11.483    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    11.624 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.083    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.128 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.128    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.753    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    11.844    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.844    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                  0.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.041ns (49.648%)  route 4.098ns (50.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.617     8.131    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X46Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_fdre_C_Q)         0.518     8.649 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           4.098    12.747    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    16.269 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.269    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.387ns (49.441%)  route 1.419ns (50.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.560     2.490    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X46Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_fdre_C_Q)         0.164     2.654 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.419     4.073    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     5.297 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.297    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1777 Endpoints
Min Delay          1777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.689ns  (logic 2.133ns (13.598%)  route 13.556ns (86.402%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    14.614    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    14.764 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.925    15.689    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.535     7.572    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.689ns  (logic 2.133ns (13.598%)  route 13.556ns (86.402%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    14.614    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.150    14.764 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.925    15.689    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.537     7.574    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.596ns  (logic 2.107ns (13.512%)  route 13.489ns (86.488%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.378    14.614    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I0_O)        0.124    14.738 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=4, routed)           0.858    15.596    rvsteel_soc_instance/ram_instance/ADDRARDADDR[7]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.537     7.574    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.588ns  (logic 2.107ns (13.519%)  route 13.481ns (86.481%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.181    14.416    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_13/O
                         net (fo=4, routed)           1.048    15.588    rvsteel_soc_instance/ram_instance/ADDRARDADDR[0]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.533     7.570    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.565ns  (logic 2.107ns (13.539%)  route 13.457ns (86.461%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.148    14.384    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.124    14.508 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           1.057    15.565    rvsteel_soc_instance/ram_instance/ADDRARDADDR[1]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.530     7.567    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.558ns  (logic 2.107ns (13.545%)  route 13.450ns (86.455%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.148    14.384    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.124    14.508 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           1.050    15.558    rvsteel_soc_instance/ram_instance/ADDRARDADDR[1]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.537     7.574    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.533ns  (logic 2.107ns (13.567%)  route 13.426ns (86.433%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.120    14.355    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.124    14.479 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           1.054    15.533    rvsteel_soc_instance/ram_instance/ADDRARDADDR[10]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.530     7.567    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.531ns  (logic 2.107ns (13.568%)  route 13.424ns (86.432%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.120    14.355    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X55Y116        LUT3 (Prop_lut3_I0_O)        0.124    14.479 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           1.052    15.531    rvsteel_soc_instance/ram_instance/ADDRARDADDR[10]
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.533     7.570    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.521ns  (logic 2.133ns (13.745%)  route 13.388ns (86.255%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        7.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.325    14.561    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X57Y112        LUT3 (Prop_lut3_I0_O)        0.150    14.711 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.810    15.521    rvsteel_soc_instance/ram_instance/p_1_in[1]
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.535     7.572    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X1Y22         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.521ns  (logic 2.223ns (14.325%)  route 13.298ns (85.675%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=49, routed)          6.260     7.748    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.872 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.013    11.885    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X42Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.009 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1/O
                         net (fo=2, routed)           0.574    12.583    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[21]_i_1_n_0
    SLICE_X43Y121        LUT4 (Prop_lut4_I3_O)        0.124    12.707 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.404    13.111    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_36_n_0
    SLICE_X43Y119        LUT4 (Prop_lut4_I3_O)        0.124    13.235 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.720    13.955    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.079 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.683    14.763    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X46Y111        LUT4 (Prop_lut4_I0_O)        0.116    14.879 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.642    15.521    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.497     7.534    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X47Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.294ns (16.461%)  route 1.491ns (83.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.491     1.785    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X33Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.832     3.349    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X33Y113        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.300ns (14.746%)  route 1.735ns (85.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.735     1.990    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.035 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.000     2.035    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X40Y128        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.824     3.340    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X40Y128        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.062ns  (logic 0.300ns (14.556%)  route 1.762ns (85.444%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.584     1.839    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X30Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.178     2.062    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X30Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.826     3.343    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X30Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.300ns (14.002%)  route 1.843ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.843     2.099    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.144 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1/O
                         net (fo=2, routed)           0.000     2.144    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.824     3.340    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X38Y128        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.194ns  (logic 0.300ns (13.682%)  route 1.893ns (86.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.893     2.149    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X40Y126        LUT6 (Prop_lut6_I5_O)        0.045     2.194 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1/O
                         net (fo=2, routed)           0.000     2.194    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1_n_0
    SLICE_X40Y126        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.821     3.337    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X40Y126        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.384ns (17.440%)  route 1.817ns (82.560%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.661     1.955    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X32Y111        LUT4 (Prop_lut4_I0_O)        0.045     2.000 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.155     2.156    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.201    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X34Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.835     3.351    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X34Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.211ns  (logic 0.300ns (13.575%)  route 1.911ns (86.425%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.911     2.166    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X38Y129        LUT6 (Prop_lut6_I5_O)        0.045     2.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1/O
                         net (fo=2, routed)           0.000     2.211    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.825     3.341    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X38Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.300ns (13.348%)  route 1.948ns (86.652%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.823     2.078    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X28Y125        LUT6 (Prop_lut6_I5_O)        0.045     2.123 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1/O
                         net (fo=2, routed)           0.125     2.248    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1_n_0
    SLICE_X28Y125        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.822     3.338    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X28Y125        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.300ns (13.235%)  route 1.968ns (86.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.838     2.093    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X36Y129        LUT6 (Prop_lut6_I5_O)        0.045     2.138 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1/O
                         net (fo=2, routed)           0.130     2.268    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.825     3.341    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X38Y129        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.275ns  (logic 0.384ns (16.873%)  route 1.891ns (83.127%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        3.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.661     1.955    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X32Y111        LUT4 (Prop_lut4_I0_O)        0.045     2.000 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.229     2.230    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4_n_0
    SLICE_X34Y111        LUT4 (Prop_lut4_I0_O)        0.045     2.275 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     2.275    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X34Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.835     3.351    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X34Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C





