<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <export preferredWidth="261" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="520" />
   <clocksource preferredWidth="519" />
   <frequency preferredWidth="500" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project,Project/Other" />
 <window width="1874" height="1096" x="-8" y="-8" />
 <hdlexample language="VHDL" />
 <generation simulation="VHDL" synthesis="VHDL" />
</preferences>
