// Seed: 2286215322
module module_0;
  wire id_1, id_2, id_3;
  tri1 id_4, id_5;
  assign id_5 = {1, -1};
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3
    , id_11,
    input supply0 id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_3;
  ;
  wire [-1 : -1] id_4;
endmodule
