// Seed: 4262922131
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_2();
  assign id_3 = module_0 != id_3;
  wire id_4 = id_4;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1,
    input  uwire   id_2
);
  assign id_1 = 1;
  generate
    assign id_1 = 1 == id_0;
  endgenerate
  specify
    if (1) (id_4 => id_5) = 1;
  endspecify module_0(
      id_4, id_4
  );
endmodule
module module_2 ();
  id_1(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_2), .id_4(id_3)
  );
  always @(posedge 1)
    if (id_3 + 1'b0) id_2 <= id_3;
    else begin
      assert (id_1);
    end
endmodule
