// Seed: 380648689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd8
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  output wire _id_1;
  logic id_4;
  ;
  logic [id_2 : id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  output wire id_1;
endmodule
