// Seed: 3127657114
module module_0 (
    input  wand id_0,
    output tri  id_1
);
  integer id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    input supply1 id_0,
    output logic id_1,
    input wire _id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  wire [id_2 : -1] id_8;
  logic id_9;
  always @(posedge -1) begin : LABEL_0
    id_1 = id_8;
  end
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4, id_5;
  assign id_5 = id_5;
  wire id_6;
  ;
endmodule
