--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Mar 18 02:47:51 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \uart_rx1/UartClk[2]]
            1558 items scored, 1047 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.135ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_105__i8  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_105__i8  (to \uart_rx1/UartClk[2] +)

   Delay:                   7.310ns  (14.1% logic, 85.9% route), 5 logic levels.

 Constraint Details:

      7.310ns data_path \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i8 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.135ns

 Path Details: \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/r_Clock_Count_105__i8 (from \uart_rx1/UartClk[2])
Route         7   e 1.509                                  \uart_rx1/r_Clock_Count[8]
LUT4        ---     0.166              B to Z              \uart_rx1/i1_2_lut_adj_13
Route         2   e 1.158                                  \uart_rx1/n904
LUT4        ---     0.166              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_1
Route         1   e 1.020                                  \uart_rx1/n912
LUT4        ---     0.166              B to Z              \uart_rx1/i678_4_lut
Route         1   e 1.020                                  \uart_rx1/n789
LUT4        ---     0.166              B to Z              \uart_rx1/i1_4_lut_adj_19
Route        16   e 1.574                                  \uart_rx1/n585
                  --------
                    7.310  (14.1% logic, 85.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.135ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_105__i8  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_105__i7  (to \uart_rx1/UartClk[2] +)

   Delay:                   7.310ns  (14.1% logic, 85.9% route), 5 logic levels.

 Constraint Details:

      7.310ns data_path \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i7 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.135ns

 Path Details: \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/r_Clock_Count_105__i8 (from \uart_rx1/UartClk[2])
Route         7   e 1.509                                  \uart_rx1/r_Clock_Count[8]
LUT4        ---     0.166              B to Z              \uart_rx1/i1_2_lut_adj_13
Route         2   e 1.158                                  \uart_rx1/n904
LUT4        ---     0.166              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_1
Route         1   e 1.020                                  \uart_rx1/n912
LUT4        ---     0.166              B to Z              \uart_rx1/i678_4_lut
Route         1   e 1.020                                  \uart_rx1/n789
LUT4        ---     0.166              B to Z              \uart_rx1/i1_4_lut_adj_19
Route        16   e 1.574                                  \uart_rx1/n585
                  --------
                    7.310  (14.1% logic, 85.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.135ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_105__i8  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_105__i6  (to \uart_rx1/UartClk[2] +)

   Delay:                   7.310ns  (14.1% logic, 85.9% route), 5 logic levels.

 Constraint Details:

      7.310ns data_path \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i6 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.135ns

 Path Details: \uart_rx1/r_Clock_Count_105__i8 to \uart_rx1/r_Clock_Count_105__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/r_Clock_Count_105__i8 (from \uart_rx1/UartClk[2])
Route         7   e 1.509                                  \uart_rx1/r_Clock_Count[8]
LUT4        ---     0.166              B to Z              \uart_rx1/i1_2_lut_adj_13
Route         2   e 1.158                                  \uart_rx1/n904
LUT4        ---     0.166              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_1
Route         1   e 1.020                                  \uart_rx1/n912
LUT4        ---     0.166              B to Z              \uart_rx1/i678_4_lut
Route         1   e 1.020                                  \uart_rx1/n789
LUT4        ---     0.166              B to Z              \uart_rx1/i1_4_lut_adj_19
Route        16   e 1.574                                  \uart_rx1/n585
                  --------
                    7.310  (14.1% logic, 85.9% route), 5 logic levels.

Warning: 7.135 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_25mhz_c]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \uart_rx1/UartClk_103_133__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              \uart_rx1/UartClk_103_133__i1  (to clk_25mhz_c +)

   Delay:                   3.076ns  (33.0% logic, 67.0% route), 3 logic levels.

 Constraint Details:

      3.076ns data_path \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i1 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.099ns

 Path Details: \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/UartClk_103_133__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  \uart_rx1/n3
A1_TO_FCO   ---     0.329           A[2] to COUT           \uart_rx1/UartClk_103_133_add_4_1
Route         1   e 0.020                                  \uart_rx1/n693
FCI_TO_F    ---     0.322            CIN to S[2]           \uart_rx1/UartClk_103_133_add_4_3
Route         1   e 1.020                                  \uart_rx1/n19_adj_116
                  --------
                    3.076  (33.0% logic, 67.0% route), 3 logic levels.


Passed:  The following path meets requirements by 2.099ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \uart_rx1/UartClk_103_133__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              \uart_rx1/UartClk_103_133__i2  (to clk_25mhz_c +)

   Delay:                   3.076ns  (33.0% logic, 67.0% route), 3 logic levels.

 Constraint Details:

      3.076ns data_path \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.099ns

 Path Details: \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/UartClk_103_133__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  \uart_rx1/n3
A1_TO_FCO   ---     0.329           A[2] to COUT           \uart_rx1/UartClk_103_133_add_4_1
Route         1   e 0.020                                  \uart_rx1/n693
FCI_TO_F    ---     0.322            CIN to S[2]           \uart_rx1/UartClk_103_133_add_4_3
Route         1   e 1.020                                  \uart_rx1/n18
                  --------
                    3.076  (33.0% logic, 67.0% route), 3 logic levels.


Passed:  The following path meets requirements by 2.604ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \uart_rx1/UartClk_103_133__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              \uart_rx1/UartClk_103_133__i0  (to clk_25mhz_c +)

   Delay:                   2.571ns  (20.7% logic, 79.3% route), 2 logic levels.

 Constraint Details:

      2.571ns data_path \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.604ns

 Path Details: \uart_rx1/UartClk_103_133__i0 to \uart_rx1/UartClk_103_133__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_rx1/UartClk_103_133__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  \uart_rx1/n3
A1_TO_F     ---     0.166           A[2] to S[2]           \uart_rx1/UartClk_103_133_add_4_1
Route         1   e 1.020                                  \uart_rx1/n20
                  --------
                    2.571  (20.7% logic, 79.3% route), 2 logic levels.

Report: 2.901 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \uart_rx1/UartClk[2]]    |     5.000 ns|     7.135 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_25mhz_c]             |     5.000 ns|     2.901 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/n585                          |      16|     512|     48.90%
                                        |        |        |
\uart_rx1/r_SM_Main_2__N_47[2]          |       6|     315|     30.09%
                                        |        |        |
\uart_rx1/n19                           |       7|     292|     27.89%
                                        |        |        |
\uart_rx1/n789                          |       1|     272|     25.98%
                                        |        |        |
\uart_rx1/r_SM_Main_2__N_47[1]          |      11|     270|     25.79%
                                        |        |        |
\uart_rx1/UartClk[2]_enable_29          |      16|     160|     15.28%
                                        |        |        |
\uart_rx1/n698                          |       3|     156|     14.90%
                                        |        |        |
\uart_rx1/n912                          |       1|     128|     12.23%
                                        |        |        |
\uart_rx1/UartClk[2]_enable_12          |       8|     120|     11.46%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1047  Score: 1218367

Constraints cover  1565 paths, 128 nets, and 392 connections (95.8% coverage)


Peak memory: 272523264 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
