// Seed: 197786304
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output wor id_3,
    input tri id_4,
    output wor id_5,
    output uwire id_6,
    input wand id_7
);
  always begin
    id_5 = 1;
    id_5 = id_7 || id_1 == id_7 == 1;
  end
  always @(1) id_3 = (1'd0);
  wire id_9;
  wire id_10 = id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9
);
  assign id_4 = id_6;
  module_0(
      id_7, id_6, id_4, id_4, id_5, id_2, id_2, id_1
  );
endmodule
