Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 23 16:07:07 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 79 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.392        0.000                      0                 3623       -3.372      -32.373                     16                 3623        4.500        0.000                       0                   807  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.962        0.000                      0                   38        0.263        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.392        0.000                      0                 3457       -3.372      -32.373                     16                 3457        9.750        0.000                       0                   785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              7.443        0.000                      0                  128       11.485        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.891ns (41.544%)  route 2.661ns (58.456%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.667     9.638    led_display_memory/clear
    SLICE_X49Y39         FDRE                                         r  led_display_memory/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.790    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.429    14.600    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.891ns (41.573%)  route 2.658ns (58.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.664     9.635    led_display_memory/clear
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.789    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y38         FDRE (Setup_fdre_C_R)       -0.429    14.599    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.891ns (41.573%)  route 2.658ns (58.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.664     9.635    led_display_memory/clear
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.789    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y38         FDRE (Setup_fdre_C_R)       -0.429    14.599    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.891ns (41.573%)  route 2.658ns (58.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.664     9.635    led_display_memory/clear
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.789    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y38         FDRE (Setup_fdre_C_R)       -0.429    14.599    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.891ns (41.573%)  route 2.658ns (58.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.664     9.635    led_display_memory/clear
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.789    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y38         FDRE (Setup_fdre_C_R)       -0.429    14.599    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.929ns (43.620%)  route 2.493ns (56.380%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.087    led_display_memory/divider_reg[0]
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.667    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.781    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.895    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.134 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.965    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.267 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.844    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.968 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.509    led_display_memory/clear
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.446    14.787    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.929ns (43.620%)  route 2.493ns (56.380%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.087    led_display_memory/divider_reg[0]
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.667    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.781    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.895    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.134 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.965    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.267 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.844    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.968 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.509    led_display_memory/clear
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.446    14.787    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.929ns (43.620%)  route 2.493ns (56.380%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.087    led_display_memory/divider_reg[0]
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.667    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.781    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.895    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.134 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.965    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.267 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.844    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.968 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.509    led_display_memory/clear
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.446    14.787    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.929ns (43.620%)  route 2.493ns (56.380%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.087    led_display_memory/divider_reg[0]
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.667    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.781    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.895    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.134 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.965    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.267 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.844    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.968 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.509    led_display_memory/clear
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.446    14.787    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.891ns (42.804%)  route 2.527ns (57.195%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.086    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.128    led_display_memory/divider_reg[5]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.137 r  led_display_memory/digit_select_reg[1]_i_8/O[2]
                         net (fo=1, routed)           0.831     7.968    led_display_memory/digit_select_reg[1]_i_8_n_5
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.302     8.270 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.847    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.971 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.533     9.504    led_display_memory/clear
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.446    14.787    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y35         FDRE (Setup_fdre_C_R)       -0.429    14.597    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.446    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_display_memory/divider_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    led_display_memory/divider_reg[11]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.447    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_display_memory/divider_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    led_display_memory/divider_reg[15]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.961    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_display_memory/divider_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    led_display_memory/divider_reg[3]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_display_memory/divider_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    led_display_memory/divider_reg[7]
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.446    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.120     1.708    led_display_memory/divider_reg[10]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.447    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    led_display_memory/divider_reg[14]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.961    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.120     1.707    led_display_memory/divider_reg[2]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.120     1.707    led_display_memory/divider_reg[6]
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.447    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_display_memory/divider_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    led_display_memory/divider_reg[12]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  led_display_memory/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    led_display_memory/divider_reg[12]_i_1_n_7
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.961    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.447    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  led_display_memory/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led_display_memory/divider_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    led_display_memory/divider_reg[16]
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  led_display_memory/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    led_display_memory/divider_reg[16]_i_1_n_7
    SLICE_X49Y39         FDRE                                         r  led_display_memory/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.961    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y37   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y37   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y38   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y38   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   console_display/timing/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   led_display_memory/digit_select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   led_display_memory/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   led_display_memory/divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   led_display_memory/divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   led_display_memory/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   led_display_memory/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   led_display_memory/divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   led_display_memory/divider_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y39   led_display_memory/divider_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.392ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -3.372ns,  Total Violation      -32.373ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.906ns (25.147%)  route 5.674ns (74.853%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.430ns = ( 19.430 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.419     9.949 r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/Q
                         net (fo=2, routed)           1.015    10.964    dp_0/decode_r/Q[4]
    SLICE_X42Y52         LUT4 (Prop_lut4_I1_O)        0.299    11.263 r  dp_0/decode_r/rd_instr_addr[5]_i_3/O
                         net (fo=2, routed)           0.574    11.837    dp_0/decode_r/rd_instr_addr[5]_i_3_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.961 f  dp_0/decode_r/FSM_onehot_state[2]_i_3/O
                         net (fo=40, routed)          0.764    12.725    dp_0/hazard_detect/rd_alu_n_reg
    SLICE_X46Y54         LUT3 (Prop_lut3_I2_O)        0.116    12.841 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.493    13.334    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.328    13.662 r  dp_0/fetch_r/rd_reg_data2[15]_i_8/O
                         net (fo=33, routed)          0.982    14.644    dp_0/fetch_r/rd_reg_data2_reg[15]
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.768 f  dp_0/fetch_r/stall_count[0]_i_7/O
                         net (fo=1, routed)           0.279    15.047    dp_0/decode_r/rd_reg_write_index_reg[1]_0
    SLICE_X48Y54         LUT3 (Prop_lut3_I2_O)        0.124    15.171 f  dp_0/decode_r/stall_count[0]_i_4/O
                         net (fo=3, routed)           0.841    16.012    dp_0/fetch_r/rd_memory_ctl_reg[memory_read]
    SLICE_X46Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.136 r  dp_0/fetch_r/stall_count[0]_i_10/O
                         net (fo=1, routed)           0.292    16.429    dp_0/hazard_detect/rd_instruction_reg[12]
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.124    16.553 r  dp_0/hazard_detect/stall_count[0]_i_6/O
                         net (fo=1, routed)           0.433    16.985    dp_0/fetch_r/stall_count_reg[0]_1
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  dp_0/fetch_r/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.000    17.109    dp_0/hazard_detect/D[0]
    SLICE_X47Y53         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.438    19.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              1.075    20.505    
                         clock uncertainty           -0.035    20.470    
    SLICE_X47Y53         FDRE (Setup_fdre_C_D)        0.032    20.502    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.502    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.906ns (27.271%)  route 5.083ns (72.729%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.430ns = ( 19.430 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.419     9.949 r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][4]/Q
                         net (fo=2, routed)           1.015    10.964    dp_0/decode_r/Q[4]
    SLICE_X42Y52         LUT4 (Prop_lut4_I1_O)        0.299    11.263 r  dp_0/decode_r/rd_instr_addr[5]_i_3/O
                         net (fo=2, routed)           0.574    11.837    dp_0/decode_r/rd_instr_addr[5]_i_3_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.961 f  dp_0/decode_r/FSM_onehot_state[2]_i_3/O
                         net (fo=40, routed)          0.764    12.725    dp_0/hazard_detect/rd_alu_n_reg
    SLICE_X46Y54         LUT3 (Prop_lut3_I2_O)        0.116    12.841 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.458    13.300    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.328    13.628 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.409    14.037    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.161 f  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.740    14.901    dp_0/decode_r/rd_instruction_reg[9]
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.025 r  dp_0/decode_r/stall_count[0]_i_9/O
                         net (fo=1, routed)           0.264    15.289    dp_0/decode_r/stall_count[0]_i_9_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.124    15.413 r  dp_0/decode_r/stall_count[0]_i_5/O
                         net (fo=3, routed)           0.563    15.976    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    16.100 r  dp_0/fetch_r/stall_pipeline_low_i_2/O
                         net (fo=1, routed)           0.295    16.395    dp_0/fetch_r/stall_pipeline_low_i_2_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.519 r  dp_0/fetch_r/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    16.519    dp_0/hazard_detect/stall_pipeline_low_reg_1
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.438    19.430    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              1.075    20.505    
                         clock uncertainty           -0.035    20.470    
    SLICE_X47Y54         FDRE (Setup_fdre_C_D)        0.032    20.502    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         20.502    
                         arrival time                         -16.519    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        14.743ns  (logic 1.730ns (11.735%)  route 13.013ns (88.265%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        8.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.441ns = ( 30.441 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.000 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          7.111    19.593    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.717 f  dp_0/execute_r/rd_mem_data[15]_i_2/O
                         net (fo=16, routed)          5.902    25.619    dp_0/execute_r/rd_mem_data[15]_i_2_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.124    25.743 r  dp_0/execute_r/rd_mem_data[14]_i_1/O
                         net (fo=1, routed)           0.000    25.743    dp_0/mem_r/D[14]
    SLICE_X43Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.448    30.441    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[14]/C
                         clock pessimism              0.000    30.441    
                         clock uncertainty           -0.035    30.405    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.029    30.434    dp_0/mem_r/rd_mem_data_reg[14]
  -------------------------------------------------------------------
                         required time                         30.434    
                         arrival time                         -25.743    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        14.216ns  (logic 1.730ns (12.170%)  route 12.486ns (87.830%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        8.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.438ns = ( 30.438 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.000 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          7.111    19.593    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.717 f  dp_0/execute_r/rd_mem_data[15]_i_2/O
                         net (fo=16, routed)          5.375    25.092    dp_0/execute_r/rd_mem_data[15]_i_2_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I1_O)        0.124    25.216 r  dp_0/execute_r/rd_mem_data[1]_i_1/O
                         net (fo=1, routed)           0.000    25.216    dp_0/mem_r/D[1]
    SLICE_X39Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.445    30.438    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[1]/C
                         clock pessimism              0.000    30.438    
                         clock uncertainty           -0.035    30.402    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.029    30.431    dp_0/mem_r/rd_mem_data_reg[1]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        14.064ns  (logic 1.730ns (12.301%)  route 12.334ns (87.699%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        8.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.442ns = ( 30.442 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.000 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          7.111    19.593    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.124    19.717 f  dp_0/execute_r/rd_mem_data[15]_i_2/O
                         net (fo=16, routed)          5.223    24.940    dp_0/execute_r/rd_mem_data[15]_i_2_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.124    25.064 r  dp_0/execute_r/rd_mem_data[11]_i_1/O
                         net (fo=1, routed)           0.000    25.064    dp_0/mem_r/D[11]
    SLICE_X45Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.449    30.442    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[11]/C
                         clock pessimism              0.000    30.442    
                         clock uncertainty           -0.035    30.406    
    SLICE_X45Y48         FDRE (Setup_fdre_C_D)        0.029    30.435    dp_0/mem_r/rd_mem_data_reg[11]
  -------------------------------------------------------------------
                         required time                         30.435    
                         arrival time                         -25.064    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.043ns  (logic 1.395ns (27.665%)  route 3.648ns (72.335%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 30.525 - 22.000 ) 
    Source Clock Delay      (SCD):    9.530ns = ( 20.530 - 11.000 ) 
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397    18.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.975 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555    20.530    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.459    20.989 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=84, routed)          0.909    21.898    dp_0/hazard_detect/E[0]
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.146    22.044 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.493    22.537    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.328    22.865 r  dp_0/fetch_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.304    23.169    dp_0/fetch_r/stall_count[0]_i_13_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    23.293 r  dp_0/fetch_r/stall_count[0]_i_8/O
                         net (fo=33, routed)          1.385    24.679    dp_0/Register_File_inst/rd_instruction_reg[9]_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.803 r  dp_0/Register_File_inst/rd_reg_data1[2]_i_3/O
                         net (fo=1, routed)           0.000    24.803    dp_0/Register_File_inst/rd_reg_data1[2]_i_3_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    25.017 r  dp_0/Register_File_inst/rd_reg_data1_reg[2]_i_1/O
                         net (fo=2, routed)           0.556    25.572    dp_0/ALU_inst/A[2]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.532    30.525    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              1.061    31.585    
                         clock uncertainty           -0.035    31.550    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.535    31.015    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         31.015    
                         arrival time                         -25.572    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 dp_0/mem_r/rd_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][13]/D
                            (falling edge-triggered cell FDCE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.239ns (42.155%)  route 3.072ns (57.845%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.434ns = ( 19.434 - 11.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.983ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567     9.542    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  dp_0/mem_r/rd_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     9.961 r  dp_0/mem_r/rd_pc_reg[0]/Q
                         net (fo=1, routed)           0.605    10.566    dp_0/mem_r_n_15
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    11.397 r  dp_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.001    11.398    dp_0/plusOp_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  dp_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.512    dp_0/plusOp_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  dp_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.626    dp_0/plusOp_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.960 r  dp_0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.731    12.690    dp_0/mem_r/data3[13]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.303    12.993 r  dp_0/mem_r/reg_file[0][13]_i_2/O
                         net (fo=1, routed)           0.587    13.581    dp_0/mem_r/reg_file[0][13]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  dp_0/mem_r/reg_file[0][13]_i_1/O
                         net (fo=8, routed)           1.149    14.854    dp_0/Register_File_inst/rd_write_back_ctl_reg[wb_src][1][13]
    SLICE_X55Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.442    19.434    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][13]/C  (IS_INVERTED)
                         clock pessimism              0.983    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)       -0.058    20.323    dp_0/Register_File_inst/reg_file_reg[3][13]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        4.994ns  (logic 1.390ns (27.836%)  route 3.604ns (72.164%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 30.525 - 22.000 ) 
    Source Clock Delay      (SCD):    9.530ns = ( 20.530 - 11.000 ) 
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397    18.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.975 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555    20.530    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.459    20.989 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=84, routed)          0.909    21.898    dp_0/hazard_detect/E[0]
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.146    22.044 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.493    22.537    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.328    22.865 r  dp_0/fetch_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.304    23.169    dp_0/fetch_r/stall_count[0]_i_13_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    23.293 r  dp_0/fetch_r/stall_count[0]_i_8/O
                         net (fo=33, routed)          1.211    24.504    dp_0/Register_File_inst/rd_instruction_reg[9]_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.628 r  dp_0/Register_File_inst/rd_reg_data1[10]_i_2/O
                         net (fo=1, routed)           0.000    24.628    dp_0/Register_File_inst/rd_reg_data1[10]_i_2_n_0
    SLICE_X54Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    24.837 r  dp_0/Register_File_inst/rd_reg_data1_reg[10]_i_1/O
                         net (fo=2, routed)           0.687    25.523    dp_0/ALU_inst/A[10]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.532    30.525    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              1.061    31.585    
                         clock uncertainty           -0.035    31.550    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.535    31.015    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         31.015    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        4.976ns  (logic 1.390ns (27.931%)  route 3.586ns (72.069%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 30.525 - 22.000 ) 
    Source Clock Delay      (SCD):    9.530ns = ( 20.530 - 11.000 ) 
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397    18.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.975 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555    20.530    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.459    20.989 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=84, routed)          0.909    21.898    dp_0/hazard_detect/E[0]
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.146    22.044 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.493    22.537    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.328    22.865 r  dp_0/fetch_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.304    23.169    dp_0/fetch_r/stall_count[0]_i_13_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    23.293 r  dp_0/fetch_r/stall_count[0]_i_8/O
                         net (fo=33, routed)          1.309    24.602    dp_0/Register_File_inst/rd_instruction_reg[9]_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.726 r  dp_0/Register_File_inst/rd_reg_data1[1]_i_2/O
                         net (fo=1, routed)           0.000    24.726    dp_0/Register_File_inst/rd_reg_data1[1]_i_2_n_0
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    24.935 r  dp_0/Register_File_inst/rd_reg_data1_reg[1]_i_1/O
                         net (fo=2, routed)           0.571    25.506    dp_0/ALU_inst/A[1]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.532    30.525    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              1.061    31.585    
                         clock uncertainty           -0.035    31.550    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.535    31.015    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         31.015    
                         arrival time                         -25.506    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        4.975ns  (logic 1.390ns (27.938%)  route 3.585ns (72.062%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 30.525 - 22.000 ) 
    Source Clock Delay      (SCD):    9.530ns = ( 20.530 - 11.000 ) 
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397    18.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.975 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555    20.530    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.459    20.989 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=84, routed)          0.909    21.898    dp_0/hazard_detect/E[0]
    SLICE_X46Y54         LUT3 (Prop_lut3_I1_O)        0.146    22.044 r  dp_0/hazard_detect/rd_reg_data2[15]_i_7/O
                         net (fo=6, routed)           0.493    22.537    dp_0/fetch_r/FSM_onehot_state_reg[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.328    22.865 r  dp_0/fetch_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.304    23.169    dp_0/fetch_r/stall_count[0]_i_13_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    23.293 r  dp_0/fetch_r/stall_count[0]_i_8/O
                         net (fo=33, routed)          1.028    24.322    dp_0/Register_File_inst/rd_instruction_reg[9]_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.446 r  dp_0/Register_File_inst/rd_reg_data1[11]_i_2/O
                         net (fo=1, routed)           0.000    24.446    dp_0/Register_File_inst/rd_reg_data1[11]_i_2_n_0
    SLICE_X52Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    24.655 r  dp_0/Register_File_inst/rd_reg_data1_reg[11]_i_1/O
                         net (fo=2, routed)           0.851    25.505    dp_0/ALU_inst/A[11]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    28.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.992 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.532    30.525    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              1.061    31.585    
                         clock uncertainty           -0.035    31.550    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.535    31.015    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         31.015    
                         arrival time                         -25.505    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.372ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.511ns (23.352%)  route 4.961ns (76.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          4.961     6.372    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X36Y43         LUT5 (Prop_lut5_I3_O)        0.100     6.472 r  dp_0/execute_r/rd_mem_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.472    dp_0/mem_r/D[3]
    SLICE_X36Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.565     9.540    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[3]/C
                         clock pessimism              0.000     9.540    
                         clock uncertainty            0.035     9.576    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.269     9.845    dp_0/mem_r/rd_mem_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.845    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                 -3.372    

Slack (VIOLATED) :        -2.988ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 1.511ns (22.043%)  route 5.346ns (77.957%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.346     6.757    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X36Y46         LUT5 (Prop_lut5_I3_O)        0.100     6.857 r  dp_0/execute_r/rd_mem_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.857    dp_0/mem_r/D[5]
    SLICE_X36Y46         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.565     9.540    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[5]/C
                         clock pessimism              0.000     9.540    
                         clock uncertainty            0.035     9.576    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.269     9.845    dp_0/mem_r/rd_mem_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.845    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                 -2.988    

Slack (VIOLATED) :        -2.956ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.511ns (21.943%)  route 5.377ns (78.057%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.377     6.788    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X36Y45         LUT5 (Prop_lut5_I3_O)        0.100     6.888 r  dp_0/execute_r/rd_mem_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.888    dp_0/mem_r/D[6]
    SLICE_X36Y45         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.565     9.540    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[6]/C
                         clock pessimism              0.000     9.540    
                         clock uncertainty            0.035     9.576    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.269     9.845    dp_0/mem_r/rd_mem_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.845    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.703ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.511ns (21.162%)  route 5.631ns (78.838%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.631     7.042    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.100     7.142 r  dp_0/execute_r/rd_mem_data[2]_i_1/O
                         net (fo=1, routed)           0.000     7.142    dp_0/mem_r/D[2]
    SLICE_X39Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.566     9.541    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[2]/C
                         clock pessimism              0.000     9.541    
                         clock uncertainty            0.035     9.577    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.269     9.846    dp_0/mem_r/rd_mem_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.846    
                         arrival time                           7.142    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.316ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.511ns (20.067%)  route 6.021ns (79.933%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.021     7.432    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.100     7.532 r  dp_0/execute_r/rd_mem_data[15]_i_1/O
                         net (fo=1, routed)           0.000     7.532    dp_0/mem_r/D[15]
    SLICE_X47Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.568     9.543    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[15]/C
                         clock pessimism              0.000     9.543    
                         clock uncertainty            0.035     9.579    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.270     9.849    dp_0/mem_r/rd_mem_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.849    
                         arrival time                           7.532    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.300ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 1.511ns (20.024%)  route 6.037ns (79.976%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.037     7.448    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X45Y48         LUT5 (Prop_lut5_I3_O)        0.100     7.548 r  dp_0/execute_r/rd_mem_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.548    dp_0/mem_r/D[11]
    SLICE_X45Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.568     9.543    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[11]/C
                         clock pessimism              0.000     9.543    
                         clock uncertainty            0.035     9.579    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.269     9.848    dp_0/mem_r/rd_mem_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.848    
                         arrival time                           7.548    
  -------------------------------------------------------------------
                         slack                                 -2.300    

Slack (VIOLATED) :        -2.297ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.511ns (20.017%)  route 6.039ns (79.983%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.039     7.451    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.100     7.551 r  dp_0/execute_r/rd_mem_data[10]_i_1/O
                         net (fo=1, routed)           0.000     7.551    dp_0/mem_r/D[10]
    SLICE_X45Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.568     9.543    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[10]/C
                         clock pessimism              0.000     9.543    
                         clock uncertainty            0.035     9.579    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.269     9.848    dp_0/mem_r/rd_mem_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.848    
                         arrival time                           7.551    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -2.014ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 1.511ns (19.297%)  route 6.321ns (80.703%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.321     7.733    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X44Y45         LUT5 (Prop_lut5_I3_O)        0.100     7.833 r  dp_0/execute_r/rd_mem_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.833    dp_0/mem_r/D[9]
    SLICE_X44Y45         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567     9.542    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[9]/C
                         clock pessimism              0.000     9.542    
                         clock uncertainty            0.035     9.578    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.269     9.847    dp_0/mem_r/rd_mem_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.847    
                         arrival time                           7.833    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -1.912ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.511ns (19.048%)  route 6.424ns (80.952%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.424     7.835    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.100     7.935 r  dp_0/execute_r/rd_mem_data[14]_i_1/O
                         net (fo=1, routed)           0.000     7.935    dp_0/mem_r/D[14]
    SLICE_X43Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567     9.542    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[14]/C
                         clock pessimism              0.000     9.542    
                         clock uncertainty            0.035     9.578    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.269     9.847    dp_0/mem_r/rd_mem_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.847    
                         arrival time                           7.935    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.772ns  (arrival time - required time)
  Source:                 stm_sys_clk
                            (clock source 'stm_sys_clk'  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_mem_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.511ns (18.719%)  route 6.563ns (81.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        9.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.563     7.975    dp_0/execute_r/stm_sys_clk_IBUF
    SLICE_X47Y43         LUT5 (Prop_lut5_I3_O)        0.100     8.075 r  dp_0/execute_r/rd_mem_data[13]_i_1/O
                         net (fo=1, routed)           0.000     8.075    dp_0/mem_r/D[13]
    SLICE_X47Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567     9.542    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  dp_0/mem_r/rd_mem_data_reg[13]/C
                         clock pessimism              0.000     9.542    
                         clock uncertainty            0.035     9.578    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.269     9.847    dp_0/mem_r/rd_mem_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.847    
                         arrival time                           8.075    
  -------------------------------------------------------------------
                         slack                                 -1.772    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y49   dp_0/Register_File_inst/reg_file_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y56   dp_0/Register_File_inst/reg_file_reg[0][10]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X52Y55   dp_0/Register_File_inst/reg_file_reg[0][11]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y55   dp_0/Register_File_inst/reg_file_reg[0][12]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y55   dp_0/Register_File_inst/reg_file_reg[0][13]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X52Y56   dp_0/Register_File_inst/reg_file_reg[0][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X55Y53   dp_0/Register_File_inst/reg_file_reg[0][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X56Y49   dp_0/Register_File_inst/reg_file_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X56Y49   dp_0/Register_File_inst/reg_file_reg[0][2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y47   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y47   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y47   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y47   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_11_11/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y41   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y36   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y36   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y36   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y45   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y45   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.419ns (14.397%)  route 2.491ns (85.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.491    12.440    dp_0/Register_File_inst/out[0]
    SLICE_X57Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X57Y56         FDCE (Recov_fdce_C_CLR)     -0.577    19.884    dp_0/Register_File_inst/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.419ns (14.397%)  route 2.491ns (85.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.491    12.440    dp_0/Register_File_inst/out[0]
    SLICE_X56Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][10]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[6][10]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][12]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.419ns (15.157%)  route 2.345ns (84.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.345    12.294    dp_0/Register_File_inst/out[0]
    SLICE_X57Y55         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X57Y55         FDCE (Recov_fdce_C_CLR)     -0.577    19.884    dp_0/Register_File_inst/reg_file_reg[6][12]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][12]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.419ns (15.157%)  route 2.345ns (84.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.345    12.294    dp_0/Register_File_inst/out[0]
    SLICE_X56Y55         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][12]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[4][12]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.419ns (15.157%)  route 2.345ns (84.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.345    12.294    dp_0/Register_File_inst/out[0]
    SLICE_X56Y55         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][13]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[4][13]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.419ns (16.061%)  route 2.190ns (83.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.190    12.139    dp_0/Register_File_inst/out[0]
    SLICE_X56Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][13]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y54         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[6][13]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][15]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.419ns (16.061%)  route 2.190ns (83.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.190    12.139    dp_0/Register_File_inst/out[0]
    SLICE_X56Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][15]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y54         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[6][15]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.419ns (16.061%)  route 2.190ns (83.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.190    12.139    dp_0/Register_File_inst/out[0]
    SLICE_X56Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][7]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X56Y54         FDCE (Recov_fdce_C_CLR)     -0.489    19.972    dp_0/Register_File_inst/reg_file_reg[6][7]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][11]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.419ns (17.009%)  route 2.044ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.434ns = ( 19.434 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.044    11.993    dp_0/Register_File_inst/out[0]
    SLICE_X53Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.442    19.434    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][11]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.495    
                         clock uncertainty           -0.035    20.460    
    SLICE_X53Y54         FDCE (Recov_fdce_C_CLR)     -0.577    19.883    dp_0/Register_File_inst/reg_file_reg[4][11]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.419ns (17.029%)  route 2.041ns (82.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.435ns = ( 19.435 - 11.000 ) 
    Source Clock Delay      (SCD):    9.530ns
    Clock Pessimism Removal (CPR):    1.061ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          6.397     7.879    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.975 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.555     9.530    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.419     9.949 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         2.041    11.990    dp_0/Register_File_inst/out[0]
    SLICE_X57Y53         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          5.490    17.901    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.992 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.443    19.435    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y53         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              1.061    20.496    
                         clock uncertainty           -0.035    20.461    
    SLICE_X57Y53         FDCE (Recov_fdce_C_CLR)     -0.577    19.884    dp_0/Register_File_inst/reg_file_reg[3][7]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  7.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.485ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.968%)  route 0.314ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.314    26.086    dp_0/Register_File_inst/out[0]
    SLICE_X50Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][8]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X50Y56         FDCE (Remov_fdce_C_CLR)     -0.117    14.602    dp_0/Register_File_inst/reg_file_reg[4][8]
  -------------------------------------------------------------------
                         required time                        -14.602    
                         arrival time                          26.086    
  -------------------------------------------------------------------
                         slack                                 11.485    

Slack (MET) :             11.507ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.968%)  route 0.314ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.314    26.086    dp_0/Register_File_inst/out[0]
    SLICE_X51Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X51Y56         FDCE (Remov_fdce_C_CLR)     -0.139    14.580    dp_0/Register_File_inst/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                        -14.580    
                         arrival time                          26.086    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.507ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.968%)  route 0.314ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.314    26.086    dp_0/Register_File_inst/out[0]
    SLICE_X51Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X51Y56         FDCE (Remov_fdce_C_CLR)     -0.139    14.580    dp_0/Register_File_inst/reg_file_reg[5][14]
  -------------------------------------------------------------------
                         required time                        -14.580    
                         arrival time                          26.086    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.507ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.968%)  route 0.314ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.314    26.086    dp_0/Register_File_inst/out[0]
    SLICE_X51Y56         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y56         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][8]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X51Y56         FDCE (Remov_fdce_C_CLR)     -0.139    14.580    dp_0/Register_File_inst/reg_file_reg[5][8]
  -------------------------------------------------------------------
                         required time                        -14.580    
                         arrival time                          26.086    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.581ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.777%)  route 0.410ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.410    26.183    dp_0/Register_File_inst/out[0]
    SLICE_X52Y55         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X52Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X52Y55         FDCE (Remov_fdce_C_CLR)     -0.117    14.602    dp_0/Register_File_inst/reg_file_reg[0][11]
  -------------------------------------------------------------------
                         required time                        -14.602    
                         arrival time                          26.183    
  -------------------------------------------------------------------
                         slack                                 11.581    

Slack (MET) :             11.603ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.777%)  route 0.410ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.410    26.183    dp_0/Register_File_inst/out[0]
    SLICE_X53Y55         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X53Y55         FDCE (Remov_fdce_C_CLR)     -0.139    14.580    dp_0/Register_File_inst/reg_file_reg[2][11]
  -------------------------------------------------------------------
                         required time                        -14.580    
                         arrival time                          26.183    
  -------------------------------------------------------------------
                         slack                                 11.603    

Slack (MET) :             11.708ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][4]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.902ns  (logic 0.128ns (14.191%)  route 0.774ns (85.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 15.512 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.774    26.546    dp_0/Register_File_inst/out[0]
    SLICE_X52Y49         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.838    15.512    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X52Y49         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism             -0.592    14.920    
                         clock uncertainty            0.035    14.956    
    SLICE_X52Y49         FDCE (Remov_fdce_C_CLR)     -0.117    14.839    dp_0/Register_File_inst/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                        -14.839    
                         arrival time                          26.546    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.714ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.072%)  route 0.543ns (80.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 15.509 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.543    26.316    dp_0/Register_File_inst/out[0]
    SLICE_X50Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.834    15.509    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][8]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.683    
                         clock uncertainty            0.035    14.719    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.117    14.602    dp_0/Register_File_inst/reg_file_reg[0][8]
  -------------------------------------------------------------------
                         required time                        -14.602    
                         arrival time                          26.316    
  -------------------------------------------------------------------
                         slack                                 11.714    

Slack (MET) :             11.716ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.683%)  route 0.522ns (80.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 15.508 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.522    26.295    dp_0/Register_File_inst/out[0]
    SLICE_X49Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.833    15.508    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][8]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.682    
                         clock uncertainty            0.035    14.718    
    SLICE_X49Y54         FDCE (Remov_fdce_C_CLR)     -0.139    14.579    dp_0/Register_File_inst/reg_file_reg[6][8]
  -------------------------------------------------------------------
                         required time                        -14.579    
                         arrival time                          26.295    
  -------------------------------------------------------------------
                         slack                                 11.716    

Slack (MET) :             11.716ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][9]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.683%)  route 0.522ns (80.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 15.508 - 11.000 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 25.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.807    25.057    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.083 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562    25.644    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.128    25.772 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=397, routed)         0.522    26.295    dp_0/Register_File_inst/out[0]
    SLICE_X49Y54         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          3.208    14.646    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.675 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.833    15.508    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][9]/C  (IS_INVERTED)
                         clock pessimism             -0.826    14.682    
                         clock uncertainty            0.035    14.718    
    SLICE_X49Y54         FDCE (Remov_fdce_C_CLR)     -0.139    14.579    dp_0/Register_File_inst/reg_file_reg[6][9]
  -------------------------------------------------------------------
                         required time                        -14.579    
                         arrival time                          26.295    
  -------------------------------------------------------------------
                         slack                                 11.716    





