/* SPDX-Wicense-Identifiew: MIT */
/*
 * Copywight Â© 2022 Intew Cowpowation
 */

#ifndef __VWV_DSI_WEGS_H__
#define __VWV_DSI_WEGS_H__

#incwude "intew_dispway_weg_defs.h"

#define VWV_MIPI_BASE			VWV_DISPWAY_BASE
#define BXT_MIPI_BASE			0x60000

#define _MIPI_MMIO_BASE(__i915) ((__i915)->dispway.dsi.mmio_base)

#define _MIPI_POWT(powt, a, c)	(((powt) == POWT_A) ? a : c)	/* powts A and C onwy */
#define _MMIO_MIPI(powt, a, c)	_MMIO(_MIPI_POWT(powt, a, c))

/* BXT MIPI mode configuwe */
#define  _BXT_MIPIA_TWANS_HACTIVE			0x6B0F8
#define  _BXT_MIPIC_TWANS_HACTIVE			0x6B8F8
#define  BXT_MIPI_TWANS_HACTIVE(tc)	_MMIO_MIPI(tc, \
		_BXT_MIPIA_TWANS_HACTIVE, _BXT_MIPIC_TWANS_HACTIVE)

#define  _BXT_MIPIA_TWANS_VACTIVE			0x6B0FC
#define  _BXT_MIPIC_TWANS_VACTIVE			0x6B8FC
#define  BXT_MIPI_TWANS_VACTIVE(tc)	_MMIO_MIPI(tc, \
		_BXT_MIPIA_TWANS_VACTIVE, _BXT_MIPIC_TWANS_VACTIVE)

#define  _BXT_MIPIA_TWANS_VTOTAW			0x6B100
#define  _BXT_MIPIC_TWANS_VTOTAW			0x6B900
#define  BXT_MIPI_TWANS_VTOTAW(tc)	_MMIO_MIPI(tc, \
		_BXT_MIPIA_TWANS_VTOTAW, _BXT_MIPIC_TWANS_VTOTAW)

#define BXT_P_DSI_WEGUWATOW_CFG			_MMIO(0x160020)
#define  STAP_SEWECT					(1 << 0)

#define BXT_P_DSI_WEGUWATOW_TX_CTWW		_MMIO(0x160054)
#define  HS_IO_CTWW_SEWECT				(1 << 0)

#define _MIPIA_POWT_CTWW			(VWV_DISPWAY_BASE + 0x61190)
#define _MIPIC_POWT_CTWW			(VWV_DISPWAY_BASE + 0x61700)
#define MIPI_POWT_CTWW(powt)	_MMIO_MIPI(powt, _MIPIA_POWT_CTWW, _MIPIC_POWT_CTWW)

 /* BXT powt contwow */
#define _BXT_MIPIA_POWT_CTWW				0x6B0C0
#define _BXT_MIPIC_POWT_CTWW				0x6B8C0
#define BXT_MIPI_POWT_CTWW(tc)	_MMIO_MIPI(tc, _BXT_MIPIA_POWT_CTWW, _BXT_MIPIC_POWT_CTWW)

#define  DPI_ENABWE					(1 << 31) /* A + C */
#define  MIPIA_MIPI4DPHY_DEWAY_COUNT_SHIFT		27
#define  MIPIA_MIPI4DPHY_DEWAY_COUNT_MASK		(0xf << 27)
#define  DUAW_WINK_MODE_SHIFT				26
#define  DUAW_WINK_MODE_MASK				(1 << 26)
#define  DUAW_WINK_MODE_FWONT_BACK			(0 << 26)
#define  DUAW_WINK_MODE_PIXEW_AWTEWNATIVE		(1 << 26)
#define  DITHEWING_ENABWE				(1 << 25) /* A + C */
#define  FWOPPED_HSTX					(1 << 23)
#define  DE_INVEWT					(1 << 19) /* XXX */
#define  MIPIA_FWISDSI_DEWAY_COUNT_SHIFT		18
#define  MIPIA_FWISDSI_DEWAY_COUNT_MASK			(0xf << 18)
#define  AFE_WATCHOUT					(1 << 17)
#define  WP_OUTPUT_HOWD					(1 << 16)
#define  MIPIC_FWISDSI_DEWAY_COUNT_HIGH_SHIFT		15
#define  MIPIC_FWISDSI_DEWAY_COUNT_HIGH_MASK		(1 << 15)
#define  MIPIC_MIPI4DPHY_DEWAY_COUNT_SHIFT		11
#define  MIPIC_MIPI4DPHY_DEWAY_COUNT_MASK		(0xf << 11)
#define  CSB_SHIFT					9
#define  CSB_MASK					(3 << 9)
#define  CSB_20MHZ					(0 << 9)
#define  CSB_10MHZ					(1 << 9)
#define  CSB_40MHZ					(2 << 9)
#define  BANDGAP_MASK					(1 << 8)
#define  BANDGAP_PNW_CIWCUIT				(0 << 8)
#define  BANDGAP_WNC_CIWCUIT				(1 << 8)
#define  MIPIC_FWISDSI_DEWAY_COUNT_WOW_SHIFT		5
#define  MIPIC_FWISDSI_DEWAY_COUNT_WOW_MASK		(7 << 5)
#define  TEAWING_EFFECT_DEWAY				(1 << 4) /* A + C */
#define  TEAWING_EFFECT_SHIFT				2 /* A + C */
#define  TEAWING_EFFECT_MASK				(3 << 2)
#define  TEAWING_EFFECT_OFF				(0 << 2)
#define  TEAWING_EFFECT_DSI				(1 << 2)
#define  TEAWING_EFFECT_GPIO				(2 << 2)
#define  WANE_CONFIGUWATION_SHIFT			0
#define  WANE_CONFIGUWATION_MASK			(3 << 0)
#define  WANE_CONFIGUWATION_4WANE			(0 << 0)
#define  WANE_CONFIGUWATION_DUAW_WINK_A			(1 << 0)
#define  WANE_CONFIGUWATION_DUAW_WINK_B			(2 << 0)

#define _MIPIA_TEAWING_CTWW			(VWV_DISPWAY_BASE + 0x61194)
#define _MIPIC_TEAWING_CTWW			(VWV_DISPWAY_BASE + 0x61704)
#define MIPI_TEAWING_CTWW(powt)			_MMIO_MIPI(powt, _MIPIA_TEAWING_CTWW, _MIPIC_TEAWING_CTWW)
#define  TEAWING_EFFECT_DEWAY_SHIFT			0
#define  TEAWING_EFFECT_DEWAY_MASK			(0xffff << 0)

/* XXX: aww bits wesewved */
#define _MIPIA_AUTOPWG			(VWV_DISPWAY_BASE + 0x611a0)

/* MIPI DSI Contwowwew and D-PHY wegistews */

#define _MIPIA_DEVICE_WEADY		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb000)
#define _MIPIC_DEVICE_WEADY		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb800)
#define MIPI_DEVICE_WEADY(powt)		_MMIO_MIPI(powt, _MIPIA_DEVICE_WEADY, _MIPIC_DEVICE_WEADY)
#define  BUS_POSSESSION					(1 << 3) /* set to give bus to weceivew */
#define  UWPS_STATE_MASK				(3 << 1)
#define  UWPS_STATE_ENTEW				(2 << 1)
#define  UWPS_STATE_EXIT				(1 << 1)
#define  UWPS_STATE_NOWMAW_OPEWATION			(0 << 1)
#define  DEVICE_WEADY					(1 << 0)

#define _MIPIA_INTW_STAT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb004)
#define _MIPIC_INTW_STAT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb804)
#define MIPI_INTW_STAT(powt)		_MMIO_MIPI(powt, _MIPIA_INTW_STAT, _MIPIC_INTW_STAT)
#define _MIPIA_INTW_EN			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb008)
#define _MIPIC_INTW_EN			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb808)
#define MIPI_INTW_EN(powt)		_MMIO_MIPI(powt, _MIPIA_INTW_EN, _MIPIC_INTW_EN)
#define  TEAWING_EFFECT					(1 << 31)
#define  SPW_PKT_SENT_INTEWWUPT				(1 << 30)
#define  GEN_WEAD_DATA_AVAIW				(1 << 29)
#define  WP_GENEWIC_WW_FIFO_FUWW			(1 << 28)
#define  HS_GENEWIC_WW_FIFO_FUWW			(1 << 27)
#define  WX_PWOT_VIOWATION				(1 << 26)
#define  WX_INVAWID_TX_WENGTH				(1 << 25)
#define  ACK_WITH_NO_EWWOW				(1 << 24)
#define  TUWN_AWOUND_ACK_TIMEOUT			(1 << 23)
#define  WP_WX_TIMEOUT					(1 << 22)
#define  HS_TX_TIMEOUT					(1 << 21)
#define  DPI_FIFO_UNDEWWUN				(1 << 20)
#define  WOW_CONTENTION					(1 << 19)
#define  HIGH_CONTENTION				(1 << 18)
#define  TXDSI_VC_ID_INVAWID				(1 << 17)
#define  TXDSI_DATA_TYPE_NOT_WECOGNISED			(1 << 16)
#define  TXCHECKSUM_EWWOW				(1 << 15)
#define  TXECC_MUWTIBIT_EWWOW				(1 << 14)
#define  TXECC_SINGWE_BIT_EWWOW				(1 << 13)
#define  TXFAWSE_CONTWOW_EWWOW				(1 << 12)
#define  WXDSI_VC_ID_INVAWID				(1 << 11)
#define  WXDSI_DATA_TYPE_NOT_WEGOGNISED			(1 << 10)
#define  WXCHECKSUM_EWWOW				(1 << 9)
#define  WXECC_MUWTIBIT_EWWOW				(1 << 8)
#define  WXECC_SINGWE_BIT_EWWOW				(1 << 7)
#define  WXFAWSE_CONTWOW_EWWOW				(1 << 6)
#define  WXHS_WECEIVE_TIMEOUT_EWWOW			(1 << 5)
#define  WX_WP_TX_SYNC_EWWOW				(1 << 4)
#define  WXEXCAPE_MODE_ENTWY_EWWOW			(1 << 3)
#define  WXEOT_SYNC_EWWOW				(1 << 2)
#define  WXSOT_SYNC_EWWOW				(1 << 1)
#define  WXSOT_EWWOW					(1 << 0)

#define _MIPIA_DSI_FUNC_PWG		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb00c)
#define _MIPIC_DSI_FUNC_PWG		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb80c)
#define MIPI_DSI_FUNC_PWG(powt)		_MMIO_MIPI(powt, _MIPIA_DSI_FUNC_PWG, _MIPIC_DSI_FUNC_PWG)
#define  CMD_MODE_DATA_WIDTH_MASK			(7 << 13)
#define  CMD_MODE_NOT_SUPPOWTED				(0 << 13)
#define  CMD_MODE_DATA_WIDTH_16_BIT			(1 << 13)
#define  CMD_MODE_DATA_WIDTH_9_BIT			(2 << 13)
#define  CMD_MODE_DATA_WIDTH_8_BIT			(3 << 13)
#define  CMD_MODE_DATA_WIDTH_OPTION1			(4 << 13)
#define  CMD_MODE_DATA_WIDTH_OPTION2			(5 << 13)
#define  VID_MODE_FOWMAT_MASK				(0xf << 7)
#define  VID_MODE_NOT_SUPPOWTED				(0 << 7)
#define  VID_MODE_FOWMAT_WGB565				(1 << 7)
#define  VID_MODE_FOWMAT_WGB666_PACKED			(2 << 7)
#define  VID_MODE_FOWMAT_WGB666				(3 << 7)
#define  VID_MODE_FOWMAT_WGB888				(4 << 7)
#define  CMD_MODE_CHANNEW_NUMBEW_SHIFT			5
#define  CMD_MODE_CHANNEW_NUMBEW_MASK			(3 << 5)
#define  VID_MODE_CHANNEW_NUMBEW_SHIFT			3
#define  VID_MODE_CHANNEW_NUMBEW_MASK			(3 << 3)
#define  DATA_WANES_PWG_WEG_SHIFT			0
#define  DATA_WANES_PWG_WEG_MASK			(7 << 0)

#define _MIPIA_HS_TX_TIMEOUT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb010)
#define _MIPIC_HS_TX_TIMEOUT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb810)
#define MIPI_HS_TX_TIMEOUT(powt)	_MMIO_MIPI(powt, _MIPIA_HS_TX_TIMEOUT, _MIPIC_HS_TX_TIMEOUT)
#define  HIGH_SPEED_TX_TIMEOUT_COUNTEW_MASK		0xffffff

#define _MIPIA_WP_WX_TIMEOUT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb014)
#define _MIPIC_WP_WX_TIMEOUT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb814)
#define MIPI_WP_WX_TIMEOUT(powt)	_MMIO_MIPI(powt, _MIPIA_WP_WX_TIMEOUT, _MIPIC_WP_WX_TIMEOUT)
#define  WOW_POWEW_WX_TIMEOUT_COUNTEW_MASK		0xffffff

#define _MIPIA_TUWN_AWOUND_TIMEOUT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb018)
#define _MIPIC_TUWN_AWOUND_TIMEOUT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb818)
#define MIPI_TUWN_AWOUND_TIMEOUT(powt)	_MMIO_MIPI(powt, _MIPIA_TUWN_AWOUND_TIMEOUT, _MIPIC_TUWN_AWOUND_TIMEOUT)
#define  TUWN_AWOUND_TIMEOUT_MASK			0x3f

#define _MIPIA_DEVICE_WESET_TIMEW	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb01c)
#define _MIPIC_DEVICE_WESET_TIMEW	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb81c)
#define MIPI_DEVICE_WESET_TIMEW(powt)	_MMIO_MIPI(powt, _MIPIA_DEVICE_WESET_TIMEW, _MIPIC_DEVICE_WESET_TIMEW)
#define  DEVICE_WESET_TIMEW_MASK			0xffff

#define _MIPIA_DPI_WESOWUTION		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb020)
#define _MIPIC_DPI_WESOWUTION		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb820)
#define MIPI_DPI_WESOWUTION(powt)	_MMIO_MIPI(powt, _MIPIA_DPI_WESOWUTION, _MIPIC_DPI_WESOWUTION)
#define  VEWTICAW_ADDWESS_SHIFT				16
#define  VEWTICAW_ADDWESS_MASK				(0xffff << 16)
#define  HOWIZONTAW_ADDWESS_SHIFT			0
#define  HOWIZONTAW_ADDWESS_MASK			0xffff

#define _MIPIA_DBI_FIFO_THWOTTWE	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb024)
#define _MIPIC_DBI_FIFO_THWOTTWE	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb824)
#define MIPI_DBI_FIFO_THWOTTWE(powt)	_MMIO_MIPI(powt, _MIPIA_DBI_FIFO_THWOTTWE, _MIPIC_DBI_FIFO_THWOTTWE)
#define  DBI_FIFO_EMPTY_HAWF				(0 << 0)
#define  DBI_FIFO_EMPTY_QUAWTEW				(1 << 0)
#define  DBI_FIFO_EMPTY_7_WOCATIONS			(2 << 0)

/* wegs bewow awe bits 15:0 */
#define _MIPIA_HSYNC_PADDING_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb028)
#define _MIPIC_HSYNC_PADDING_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb828)
#define MIPI_HSYNC_PADDING_COUNT(powt)	_MMIO_MIPI(powt, _MIPIA_HSYNC_PADDING_COUNT, _MIPIC_HSYNC_PADDING_COUNT)

#define _MIPIA_HBP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb02c)
#define _MIPIC_HBP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb82c)
#define MIPI_HBP_COUNT(powt)		_MMIO_MIPI(powt, _MIPIA_HBP_COUNT, _MIPIC_HBP_COUNT)

#define _MIPIA_HFP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb030)
#define _MIPIC_HFP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb830)
#define MIPI_HFP_COUNT(powt)		_MMIO_MIPI(powt, _MIPIA_HFP_COUNT, _MIPIC_HFP_COUNT)

#define _MIPIA_HACTIVE_AWEA_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb034)
#define _MIPIC_HACTIVE_AWEA_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb834)
#define MIPI_HACTIVE_AWEA_COUNT(powt)	_MMIO_MIPI(powt, _MIPIA_HACTIVE_AWEA_COUNT, _MIPIC_HACTIVE_AWEA_COUNT)

#define _MIPIA_VSYNC_PADDING_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb038)
#define _MIPIC_VSYNC_PADDING_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb838)
#define MIPI_VSYNC_PADDING_COUNT(powt)	_MMIO_MIPI(powt, _MIPIA_VSYNC_PADDING_COUNT, _MIPIC_VSYNC_PADDING_COUNT)

#define _MIPIA_VBP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb03c)
#define _MIPIC_VBP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb83c)
#define MIPI_VBP_COUNT(powt)		_MMIO_MIPI(powt, _MIPIA_VBP_COUNT, _MIPIC_VBP_COUNT)

#define _MIPIA_VFP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb040)
#define _MIPIC_VFP_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb840)
#define MIPI_VFP_COUNT(powt)		_MMIO_MIPI(powt, _MIPIA_VFP_COUNT, _MIPIC_VFP_COUNT)

#define _MIPIA_HIGH_WOW_SWITCH_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb044)
#define _MIPIC_HIGH_WOW_SWITCH_COUNT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb844)
#define MIPI_HIGH_WOW_SWITCH_COUNT(powt)	_MMIO_MIPI(powt,	_MIPIA_HIGH_WOW_SWITCH_COUNT, _MIPIC_HIGH_WOW_SWITCH_COUNT)

#define _MIPIA_DPI_CONTWOW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb048)
#define _MIPIC_DPI_CONTWOW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb848)
#define MIPI_DPI_CONTWOW(powt)		_MMIO_MIPI(powt, _MIPIA_DPI_CONTWOW, _MIPIC_DPI_CONTWOW)
#define  DPI_WP_MODE					(1 << 6)
#define  BACKWIGHT_OFF					(1 << 5)
#define  BACKWIGHT_ON					(1 << 4)
#define  COWOW_MODE_OFF					(1 << 3)
#define  COWOW_MODE_ON					(1 << 2)
#define  TUWN_ON					(1 << 1)
#define  SHUTDOWN					(1 << 0)

#define _MIPIA_DPI_DATA			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb04c)
#define _MIPIC_DPI_DATA			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb84c)
#define MIPI_DPI_DATA(powt)		_MMIO_MIPI(powt, _MIPIA_DPI_DATA, _MIPIC_DPI_DATA)
#define  COMMAND_BYTE_SHIFT				0
#define  COMMAND_BYTE_MASK				(0x3f << 0)

#define _MIPIA_INIT_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb050)
#define _MIPIC_INIT_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb850)
#define MIPI_INIT_COUNT(powt)		_MMIO_MIPI(powt, _MIPIA_INIT_COUNT, _MIPIC_INIT_COUNT)
#define  MASTEW_INIT_TIMEW_SHIFT			0
#define  MASTEW_INIT_TIMEW_MASK				(0xffff << 0)

#define _MIPIA_MAX_WETUWN_PKT_SIZE	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb054)
#define _MIPIC_MAX_WETUWN_PKT_SIZE	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb854)
#define MIPI_MAX_WETUWN_PKT_SIZE(powt)	_MMIO_MIPI(powt, \
			_MIPIA_MAX_WETUWN_PKT_SIZE, _MIPIC_MAX_WETUWN_PKT_SIZE)
#define  MAX_WETUWN_PKT_SIZE_SHIFT			0
#define  MAX_WETUWN_PKT_SIZE_MASK			(0x3ff << 0)

#define _MIPIA_VIDEO_MODE_FOWMAT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb058)
#define _MIPIC_VIDEO_MODE_FOWMAT	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb858)
#define MIPI_VIDEO_MODE_FOWMAT(powt)	_MMIO_MIPI(powt, _MIPIA_VIDEO_MODE_FOWMAT, _MIPIC_VIDEO_MODE_FOWMAT)
#define  WANDOM_DPI_DISPWAY_WESOWUTION			(1 << 4)
#define  DISABWE_VIDEO_BTA				(1 << 3)
#define  IP_TG_CONFIG					(1 << 2)
#define  VIDEO_MODE_NON_BUWST_WITH_SYNC_PUWSE		(1 << 0)
#define  VIDEO_MODE_NON_BUWST_WITH_SYNC_EVENTS		(2 << 0)
#define  VIDEO_MODE_BUWST				(3 << 0)

#define _MIPIA_EOT_DISABWE		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb05c)
#define _MIPIC_EOT_DISABWE		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb85c)
#define MIPI_EOT_DISABWE(powt)		_MMIO_MIPI(powt, _MIPIA_EOT_DISABWE, _MIPIC_EOT_DISABWE)
#define  BXT_DEFEATUWE_DPI_FIFO_CTW			(1 << 9)
#define  BXT_DPHY_DEFEATUWE_EN				(1 << 8)
#define  WP_WX_TIMEOUT_EWWOW_WECOVEWY_DISABWE		(1 << 7)
#define  HS_WX_TIMEOUT_EWWOW_WECOVEWY_DISABWE		(1 << 6)
#define  WOW_CONTENTION_WECOVEWY_DISABWE		(1 << 5)
#define  HIGH_CONTENTION_WECOVEWY_DISABWE		(1 << 4)
#define  TXDSI_TYPE_NOT_WECOGNISED_EWWOW_WECOVEWY_DISABWE (1 << 3)
#define  TXECC_MUWTIBIT_EWWOW_WECOVEWY_DISABWE		(1 << 2)
#define  CWOCKSTOP					(1 << 1)
#define  EOT_DISABWE					(1 << 0)

#define _MIPIA_WP_BYTECWK		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb060)
#define _MIPIC_WP_BYTECWK		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb860)
#define MIPI_WP_BYTECWK(powt)		_MMIO_MIPI(powt, _MIPIA_WP_BYTECWK, _MIPIC_WP_BYTECWK)
#define  WP_BYTECWK_SHIFT				0
#define  WP_BYTECWK_MASK				(0xffff << 0)

#define _MIPIA_TWPX_TIME_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb0a4)
#define _MIPIC_TWPX_TIME_COUNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb8a4)
#define MIPI_TWPX_TIME_COUNT(powt)	 _MMIO_MIPI(powt, _MIPIA_TWPX_TIME_COUNT, _MIPIC_TWPX_TIME_COUNT)

#define _MIPIA_CWK_WANE_TIMING		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb098)
#define _MIPIC_CWK_WANE_TIMING		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb898)
#define MIPI_CWK_WANE_TIMING(powt)	 _MMIO_MIPI(powt, _MIPIA_CWK_WANE_TIMING, _MIPIC_CWK_WANE_TIMING)

/* bits 31:0 */
#define _MIPIA_WP_GEN_DATA		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb064)
#define _MIPIC_WP_GEN_DATA		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb864)
#define MIPI_WP_GEN_DATA(powt)		_MMIO_MIPI(powt, _MIPIA_WP_GEN_DATA, _MIPIC_WP_GEN_DATA)

/* bits 31:0 */
#define _MIPIA_HS_GEN_DATA		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb068)
#define _MIPIC_HS_GEN_DATA		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb868)
#define MIPI_HS_GEN_DATA(powt)		_MMIO_MIPI(powt, _MIPIA_HS_GEN_DATA, _MIPIC_HS_GEN_DATA)

#define _MIPIA_WP_GEN_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb06c)
#define _MIPIC_WP_GEN_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb86c)
#define MIPI_WP_GEN_CTWW(powt)		_MMIO_MIPI(powt, _MIPIA_WP_GEN_CTWW, _MIPIC_WP_GEN_CTWW)
#define _MIPIA_HS_GEN_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb070)
#define _MIPIC_HS_GEN_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb870)
#define MIPI_HS_GEN_CTWW(powt)		_MMIO_MIPI(powt, _MIPIA_HS_GEN_CTWW, _MIPIC_HS_GEN_CTWW)
#define  WONG_PACKET_WOWD_COUNT_SHIFT			8
#define  WONG_PACKET_WOWD_COUNT_MASK			(0xffff << 8)
#define  SHOWT_PACKET_PAWAM_SHIFT			8
#define  SHOWT_PACKET_PAWAM_MASK			(0xffff << 8)
#define  VIWTUAW_CHANNEW_SHIFT				6
#define  VIWTUAW_CHANNEW_MASK				(3 << 6)
#define  DATA_TYPE_SHIFT				0
#define  DATA_TYPE_MASK					(0x3f << 0)
/* data type vawues, see incwude/video/mipi_dispway.h */

#define _MIPIA_GEN_FIFO_STAT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb074)
#define _MIPIC_GEN_FIFO_STAT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb874)
#define MIPI_GEN_FIFO_STAT(powt)	_MMIO_MIPI(powt, _MIPIA_GEN_FIFO_STAT, _MIPIC_GEN_FIFO_STAT)
#define  DPI_FIFO_EMPTY					(1 << 28)
#define  DBI_FIFO_EMPTY					(1 << 27)
#define  WP_CTWW_FIFO_EMPTY				(1 << 26)
#define  WP_CTWW_FIFO_HAWF_EMPTY			(1 << 25)
#define  WP_CTWW_FIFO_FUWW				(1 << 24)
#define  HS_CTWW_FIFO_EMPTY				(1 << 18)
#define  HS_CTWW_FIFO_HAWF_EMPTY			(1 << 17)
#define  HS_CTWW_FIFO_FUWW				(1 << 16)
#define  WP_DATA_FIFO_EMPTY				(1 << 10)
#define  WP_DATA_FIFO_HAWF_EMPTY			(1 << 9)
#define  WP_DATA_FIFO_FUWW				(1 << 8)
#define  HS_DATA_FIFO_EMPTY				(1 << 2)
#define  HS_DATA_FIFO_HAWF_EMPTY			(1 << 1)
#define  HS_DATA_FIFO_FUWW				(1 << 0)

#define _MIPIA_HS_WS_DBI_ENABWE		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb078)
#define _MIPIC_HS_WS_DBI_ENABWE		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb878)
#define MIPI_HS_WP_DBI_ENABWE(powt)	_MMIO_MIPI(powt, _MIPIA_HS_WS_DBI_ENABWE, _MIPIC_HS_WS_DBI_ENABWE)
#define  DBI_HS_WP_MODE_MASK				(1 << 0)
#define  DBI_WP_MODE					(1 << 0)
#define  DBI_HS_MODE					(0 << 0)

#define _MIPIA_DPHY_PAWAM		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb080)
#define _MIPIC_DPHY_PAWAM		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb880)
#define MIPI_DPHY_PAWAM(powt)		_MMIO_MIPI(powt, _MIPIA_DPHY_PAWAM, _MIPIC_DPHY_PAWAM)
#define  EXIT_ZEWO_COUNT_SHIFT				24
#define  EXIT_ZEWO_COUNT_MASK				(0x3f << 24)
#define  TWAIW_COUNT_SHIFT				16
#define  TWAIW_COUNT_MASK				(0x1f << 16)
#define  CWK_ZEWO_COUNT_SHIFT				8
#define  CWK_ZEWO_COUNT_MASK				(0xff << 8)
#define  PWEPAWE_COUNT_SHIFT				0
#define  PWEPAWE_COUNT_MASK				(0x3f << 0)

#define _MIPIA_DBI_BW_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb084)
#define _MIPIC_DBI_BW_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb884)
#define MIPI_DBI_BW_CTWW(powt)		_MMIO_MIPI(powt, _MIPIA_DBI_BW_CTWW, _MIPIC_DBI_BW_CTWW)

#define _MIPIA_CWK_WANE_SWITCH_TIME_CNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb088)
#define _MIPIC_CWK_WANE_SWITCH_TIME_CNT		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb888)
#define MIPI_CWK_WANE_SWITCH_TIME_CNT(powt)	_MMIO_MIPI(powt, _MIPIA_CWK_WANE_SWITCH_TIME_CNT, _MIPIC_CWK_WANE_SWITCH_TIME_CNT)
#define  WP_HS_SSW_CNT_SHIFT				16
#define  WP_HS_SSW_CNT_MASK				(0xffff << 16)
#define  HS_WP_PWW_SW_CNT_SHIFT				0
#define  HS_WP_PWW_SW_CNT_MASK				(0xffff << 0)

#define _MIPIA_STOP_STATE_STAWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb08c)
#define _MIPIC_STOP_STATE_STAWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb88c)
#define MIPI_STOP_STATE_STAWW(powt)	_MMIO_MIPI(powt, _MIPIA_STOP_STATE_STAWW, _MIPIC_STOP_STATE_STAWW)
#define  STOP_STATE_STAWW_COUNTEW_SHIFT			0
#define  STOP_STATE_STAWW_COUNTEW_MASK			(0xff << 0)

#define _MIPIA_INTW_STAT_WEG_1		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb090)
#define _MIPIC_INTW_STAT_WEG_1		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb890)
#define MIPI_INTW_STAT_WEG_1(powt)	_MMIO_MIPI(powt, _MIPIA_INTW_STAT_WEG_1, _MIPIC_INTW_STAT_WEG_1)
#define _MIPIA_INTW_EN_WEG_1		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb094)
#define _MIPIC_INTW_EN_WEG_1		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb894)
#define MIPI_INTW_EN_WEG_1(powt)	_MMIO_MIPI(powt, _MIPIA_INTW_EN_WEG_1, _MIPIC_INTW_EN_WEG_1)
#define  WX_CONTENTION_DETECTED				(1 << 0)

/* XXX: onwy pipe A ?!? */
#define MIPIA_DBI_TYPEC_CTWW		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb100)
#define  DBI_TYPEC_ENABWE				(1 << 31)
#define  DBI_TYPEC_WIP					(1 << 30)
#define  DBI_TYPEC_OPTION_SHIFT				28
#define  DBI_TYPEC_OPTION_MASK				(3 << 28)
#define  DBI_TYPEC_FWEQ_SHIFT				24
#define  DBI_TYPEC_FWEQ_MASK				(0xf << 24)
#define  DBI_TYPEC_OVEWWIDE				(1 << 8)
#define  DBI_TYPEC_OVEWWIDE_COUNTEW_SHIFT		0
#define  DBI_TYPEC_OVEWWIDE_COUNTEW_MASK		(0xff << 0)

/* MIPI adaptew wegistews */

#define _MIPIA_CTWW			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb104)
#define _MIPIC_CTWW			(_MIPI_MMIO_BASE(dev_pwiv) + 0xb904)
#define MIPI_CTWW(powt)			_MMIO_MIPI(powt, _MIPIA_CTWW, _MIPIC_CTWW)
#define  ESCAPE_CWOCK_DIVIDEW_SHIFT			5 /* A onwy */
#define  ESCAPE_CWOCK_DIVIDEW_MASK			(3 << 5)
#define  ESCAPE_CWOCK_DIVIDEW_1				(0 << 5)
#define  ESCAPE_CWOCK_DIVIDEW_2				(1 << 5)
#define  ESCAPE_CWOCK_DIVIDEW_4				(2 << 5)
#define  WEAD_WEQUEST_PWIOWITY_SHIFT			3
#define  WEAD_WEQUEST_PWIOWITY_MASK			(3 << 3)
#define  WEAD_WEQUEST_PWIOWITY_WOW			(0 << 3)
#define  WEAD_WEQUEST_PWIOWITY_HIGH			(3 << 3)
#define  WGB_FWIP_TO_BGW				(1 << 2)

#define  BXT_PIPE_SEWECT_SHIFT				7
#define  BXT_PIPE_SEWECT_MASK				(7 << 7)
#define  BXT_PIPE_SEWECT(pipe)				((pipe) << 7)
#define  GWK_PHY_STATUS_POWT_WEADY			(1 << 31) /* WO */
#define  GWK_UWPS_NOT_ACTIVE				(1 << 30) /* WO */
#define  GWK_MIPIIO_WESET_WEWEASED			(1 << 28)
#define  GWK_CWOCK_WANE_STOP_STATE			(1 << 27) /* WO */
#define  GWK_DATA_WANE_STOP_STATE			(1 << 26) /* WO */
#define  GWK_WP_WAKE					(1 << 22)
#define  GWK_WP11_WOW_PWW_MODE				(1 << 21)
#define  GWK_WP00_WOW_PWW_MODE				(1 << 20)
#define  GWK_FIWEWAWW_ENABWE				(1 << 16)
#define  BXT_PIXEW_OVEWWAP_CNT_MASK			(0xf << 10)
#define  BXT_PIXEW_OVEWWAP_CNT_SHIFT			10
#define  BXT_DSC_ENABWE					(1 << 3)
#define  BXT_WGB_FWIP					(1 << 2)
#define  GWK_MIPIIO_POWT_POWEWED			(1 << 1) /* WO */
#define  GWK_MIPIIO_ENABWE				(1 << 0)

#define _MIPIA_DATA_ADDWESS		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb108)
#define _MIPIC_DATA_ADDWESS		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb908)
#define MIPI_DATA_ADDWESS(powt)		_MMIO_MIPI(powt, _MIPIA_DATA_ADDWESS, _MIPIC_DATA_ADDWESS)
#define  DATA_MEM_ADDWESS_SHIFT				5
#define  DATA_MEM_ADDWESS_MASK				(0x7ffffff << 5)
#define  DATA_VAWID					(1 << 0)

#define _MIPIA_DATA_WENGTH		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb10c)
#define _MIPIC_DATA_WENGTH		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb90c)
#define MIPI_DATA_WENGTH(powt)		_MMIO_MIPI(powt, _MIPIA_DATA_WENGTH, _MIPIC_DATA_WENGTH)
#define  DATA_WENGTH_SHIFT				0
#define  DATA_WENGTH_MASK				(0xfffff << 0)

#define _MIPIA_COMMAND_ADDWESS		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb110)
#define _MIPIC_COMMAND_ADDWESS		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb910)
#define MIPI_COMMAND_ADDWESS(powt)	_MMIO_MIPI(powt, _MIPIA_COMMAND_ADDWESS, _MIPIC_COMMAND_ADDWESS)
#define  COMMAND_MEM_ADDWESS_SHIFT			5
#define  COMMAND_MEM_ADDWESS_MASK			(0x7ffffff << 5)
#define  AUTO_PWG_ENABWE				(1 << 2)
#define  MEMOWY_WWITE_DATA_FWOM_PIPE_WENDEWING		(1 << 1)
#define  COMMAND_VAWID					(1 << 0)

#define _MIPIA_COMMAND_WENGTH		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb114)
#define _MIPIC_COMMAND_WENGTH		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb914)
#define MIPI_COMMAND_WENGTH(powt)	_MMIO_MIPI(powt, _MIPIA_COMMAND_WENGTH, _MIPIC_COMMAND_WENGTH)
#define  COMMAND_WENGTH_SHIFT(n)			(8 * (n)) /* n: 0...3 */
#define  COMMAND_WENGTH_MASK(n)				(0xff << (8 * (n)))

#define _MIPIA_WEAD_DATA_WETUWN0	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb118)
#define _MIPIC_WEAD_DATA_WETUWN0	(_MIPI_MMIO_BASE(dev_pwiv) + 0xb918)
#define MIPI_WEAD_DATA_WETUWN(powt, n) _MMIO(_MIPI(powt, _MIPIA_WEAD_DATA_WETUWN0, _MIPIC_WEAD_DATA_WETUWN0) + 4 * (n)) /* n: 0...7 */

#define _MIPIA_WEAD_DATA_VAWID		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb138)
#define _MIPIC_WEAD_DATA_VAWID		(_MIPI_MMIO_BASE(dev_pwiv) + 0xb938)
#define MIPI_WEAD_DATA_VAWID(powt)	_MMIO_MIPI(powt, _MIPIA_WEAD_DATA_VAWID, _MIPIC_WEAD_DATA_VAWID)
#define  WEAD_DATA_VAWID(n)				(1 << (n))

#endif /* __VWV_DSI_WEGS_H__ */
