Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/ --report-file=bsf:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Adding DisplayLcd_0 [DisplayLcd 1.0]
Progress: Parameterizing module DisplayLcd_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Nios.DisplayLcd_0: DisplayLcd_0.conduit_end must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.html --report-file=sopcinfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.sopcinfo --report-file=cmp:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.cmp --report-file=qip:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.qip --report-file=svd --report-file=regmap:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.regmap --report-file=debuginfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys --language=VERILOG
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Adding DisplayLcd_0 [DisplayLcd 1.0]
Progress: Parameterizing module DisplayLcd_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Nios.DisplayLcd_0: DisplayLcd_0.conduit_end must be exported, or connected to a matching conduit.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: merlin_custom_instruction_transform: After transform: 10 modules, 28 connections
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 22 connections
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 26 modules, 136 connections
Info: merlin_router_transform: After transform: 33 modules, 164 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 209 connections
Info: limiter_update_transform: After transform: 48 modules, 211 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 260 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 31 connections
Info: merlin_mm_transform: After transform: 11 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 35 connections
Info: reset_adaptation_transform: After transform: 14 modules, 37 connections
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: memory: Starting RTL generation for module 'Nios_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_memory --dir=C:/Users/Micro/AppData/Local/Temp/alt7805_8541670034616677488.dir/0054_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Micro/AppData/Local/Temp/alt7805_8541670034616677488.dir/0054_memory_gen//Nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'Nios_memory'
Info: memory: "Nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: Nios: Starting RTL generation for module 'Nios_Nios'
Info: Nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_Nios --dir=C:/Users/Micro/AppData/Local/Temp/alt7805_8541670034616677488.dir/0055_Nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Micro/AppData/Local/Temp/alt7805_8541670034616677488.dir/0055_Nios_gen//Nios_Nios_processor_configuration.pl  --do_build_sim=0  ]
Info: Nios: # 2018.09.30 21:25:16 (*) Starting Nios II generation
Info: Nios: # 2018.09.30 21:25:16 (*)   Checking for plaintext license.
Info: Nios: # 2018.09.30 21:25:17 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: Nios: # 2018.09.30 21:25:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Nios: # 2018.09.30 21:25:17 (*)   LM_LICENSE_FILE environment variable is empty
Info: Nios: # 2018.09.30 21:25:17 (*)   Plaintext license not found.
Info: Nios: # 2018.09.30 21:25:17 (*)   Checking for encrypted license (non-evaluation).
Info: Nios: # 2018.09.30 21:25:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: Nios: # 2018.09.30 21:25:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Nios: # 2018.09.30 21:25:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: Nios: # 2018.09.30 21:25:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: Nios: # 2018.09.30 21:25:19 (*)   Elaborating CPU configuration settings
Info: Nios: # 2018.09.30 21:25:19 (*)   Creating all objects for CPU
Info: Nios: # 2018.09.30 21:25:19 (*)     Testbench
Info: Nios: # 2018.09.30 21:25:19 (*)     Instruction decoding
Info: Nios: # 2018.09.30 21:25:19 (*)       Instruction fields
Info: Nios: # 2018.09.30 21:25:19 (*)       Instruction decodes
Info: Nios: # 2018.09.30 21:25:20 (*)       Signals for RTL simulation waveforms
Info: Nios: # 2018.09.30 21:25:20 (*)       Instruction controls
Info: Nios: # 2018.09.30 21:25:20 (*)     Pipeline frontend
Info: Nios: # 2018.09.30 21:25:20 (*)     Pipeline backend
Info: Nios: # 2018.09.30 21:25:23 (*)   Generating RTL from CPU objects
Info: Nios: # 2018.09.30 21:25:26 (*)   Creating encrypted RTL
Info: Nios: # 2018.09.30 21:25:27 (*) Done Nios II generation
Info: Nios: Done RTL generation for module 'Nios_Nios'
Info: Nios: "Nios" instantiated altera_nios2_qsys "Nios"
Error: Generation stopped, 10 or more modules remaining
Info: Nios: Done "Nios" with 13 modules, 18 files, 705559 bytes
Error: ip-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
