`timescale 1ns/1ps

`include "cheshire/typedef.svh"

`include "header.vh"

//`default_nettype none

module cheshire_soc_wrap import cheshire_pkg::*; #(
  parameter int unsigned SelectedCfg = 32'd0,
  parameter bit          UseDramSys  = 1'b0,
  parameter time          ClkPeriodRtc      = 30518ns,
  parameter int unsigned  RstCycles         = 5,
  parameter time          ClkPeriodSys      = 20ns,
  parameter real          TAppl             = 0.1,
  parameter real          TTest             = 0.9
)
(
  `ifdef ZC706
  input  wire clk_p,
  input  wire clk_n,
  `else
  input wire clk_i,
  `endif
  input  logic rst_ni,
  input  logic [1:0] boot_mode_i,

  // JTAG
  input  logic jtag_tck,
  input  logic jtag_trst_n,
  input  logic jtag_tms,
  input  logic jtag_tdi,
  output logic jtag_tdo,
  // UART
  output logic uart_tx,
  input  logic uart_rx,
  // I2C
  inout  logic i2c_sda,
  inout  logic i2c_scl,
  // SPI Host
  inout  logic                  spih_sck,
  inout  logic [SpihNumCs-1:0]  spih_csb,
  inout  logic [3:0]            spih_sd,
  // Serial Link
  input  logic [SlinkNumChan-1:0]                    slink_rcv_clk_i,
  output logic [SlinkNumChan-1:0]                    slink_rcv_clk_o,
  input  logic [SlinkNumChan-1:0][SlinkNumLanes-1:0]  slink_i,
  output logic [SlinkNumChan-1:0][SlinkNumLanes-1:0]  slink_o

`ifndef DRAM_SIM
  // DDR3 Interface
  ,output logic ddr3_reset_n,
  output logic ddr3_cke,
  output logic ddr3_ck_p,
  output logic ddr3_ck_n,
  output logic ddr3_cs_n,
  output logic ddr3_ras_n,
  output logic ddr3_cas_n,
  output logic ddr3_we_n,
  output logic [2:0] ddr3_ba,
  output logic [13:0] ddr3_addr,
  output logic ddr3_odt,
  inout  logic [1:0] ddr3_dm,
  inout  logic [1:0] ddr3_dqs_p,
  inout  logic [1:0] ddr3_dqs_n,
  inout  logic [15:0] ddr3_dq
`endif

  ,input wire uart_dram_write_we_i,
  input wire [31:0] uart_dram_write_addr_i,
  input wire [31:0] uart_dram_write_data_i,
  input wire uart_dram_write_rst_i
);

  `ifdef BASYS3
     wire clkwiz_o;
     wire clkwiz_locked;
     clk_wiz_0 dutclk (
        .clk_out1(clkwiz_o),
        .clk_in1(clk_i),
        .reset(~rst_ni),
        .locked(clkwiz_locked)
     );
     wire rst_n = rst_ni & clkwiz_locked;
  `elsif ZC706
     wire pll_locked;
     wire clk100;
     wire clk_ddr;
     wire clk_ref;
     wire clk_ddr_dqs;
     wire clk_i;
     clk_wiz_0 u_pll
     //clk_wiz_1 u_pll
     (
        .clk_in1_p(clk_p),
        .clk_in1_n(clk_n)

        ,.reset(~rst_ni)

        // first values for 100mhz, second values for 50mhz
        ,.clk_out1(clk100)      // 100, 50
        ,.clk_out2(clk_ddr)     // 400, 200
        ,.clk_out3(clk_ref)     // 200, 200
        ,.clk_out4(clk_ddr_dqs) // 400, 200 (phase 90)
        ,.clk_out5(clk_i)       // 100, 50
        ,.locked(pll_locked)
     );

     wire clkwiz_o = clk_i;
     wire rst_n = rst_ni & pll_locked; // & !uart_dram_mode
  `else
     wire clkwiz_o = clk_i;
     wire rst_n = rst_ni;
  `endif

  logic test_mode = 0;
  
  logic rtc;
  `ifdef SIM
  clk_rst_gen #(
    .ClkPeriod    ( ClkPeriodRtc ),
    .RstClkCycles ( RstCycles )
  ) i_clk_rst_rtc (
    .clk_o  ( rtc ),
    .rst_no ( )
  );
  `else
  assign rtc = 1'b0;
  `endif

  localparam cheshire_cfg_t WrapCfg = DefaultCfg;
  `CHESHIRE_TYPEDEF_ALL(, WrapCfg)

  axi_llc_req_t axi_llc_mst_req;
  axi_llc_rsp_t axi_llc_mst_rsp;

  logic i2c_sda_o;
  logic i2c_sda_i;
  logic i2c_sda_en;
  logic i2c_scl_o;
  logic i2c_scl_i;
  logic i2c_scl_en;

  logic                 spih_sck_o;
  logic                 spih_sck_en;
  logic [SpihNumCs-1:0] spih_csb_o;
  logic [SpihNumCs-1:0] spih_csb_en;
  logic [3:0]           spih_sd_o;
  logic [3:0]           spih_sd_i;
  logic [3:0]           spih_sd_en;

  cheshire_soc #(
    .Cfg                ( WrapCfg ),
    .ExtHartinfo        ( '0 ),
    .axi_ext_llc_req_t  ( axi_llc_req_t ),
    .axi_ext_llc_rsp_t  ( axi_llc_rsp_t ),
    .axi_ext_mst_req_t  ( axi_mst_req_t ),
    .axi_ext_mst_rsp_t  ( axi_mst_rsp_t ),
    .axi_ext_slv_req_t  ( axi_slv_req_t ),
    .axi_ext_slv_rsp_t  ( axi_slv_rsp_t ),
    .reg_ext_req_t      ( reg_req_t ),
    .reg_ext_rsp_t      ( reg_rsp_t )
  ) csoc (
    .clk_i              ( clkwiz_o       ),
    .rst_ni             ( rst_n     ),
    .test_mode_i        ( test_mode ),
    .boot_mode_i        ( boot_mode_i ),
    .rtc_i              ( rtc       ),
    .axi_llc_mst_req_o  ( axi_llc_mst_req ),
    .axi_llc_mst_rsp_i  ( axi_llc_mst_rsp ),
    .axi_ext_mst_req_i  ( '0 ),
    .axi_ext_mst_rsp_o  ( ),
    .axi_ext_slv_req_o  ( ),
    .axi_ext_slv_rsp_i  ( '0 ),
    .reg_ext_slv_req_o  (  ),
    .reg_ext_slv_rsp_i  ( '0 ),
    .intr_ext_i         ( '0 ),
    .intr_ext_o         ( ),
    .xeip_ext_o         ( ),
    .mtip_ext_o         ( ),
    .msip_ext_o         ( ),
    .dbg_active_o       ( ),
    .dbg_ext_req_o      ( ),
    .dbg_ext_unavail_i  ( '0 ),
    .jtag_tck_i         ( jtag_tck    ),
    .jtag_trst_ni       ( jtag_trst_n ),
    .jtag_tms_i         ( jtag_tms    ),
    .jtag_tdi_i         ( jtag_tdi    ),
    .jtag_tdo_o         ( jtag_tdo    ),
    .jtag_tdo_oe_o      ( ),
    .uart_tx_o          ( uart_tx ),
    .uart_rx_i          ( uart_rx ),
    .uart_rts_no        ( ),
    .uart_dtr_no        ( ),
    .uart_cts_ni        ( 1'b0 ),
    .uart_dsr_ni        ( 1'b0 ),
    .uart_dcd_ni        ( 1'b0 ),
    .uart_rin_ni        ( 1'b0 ),
    .i2c_sda_o          ( i2c_sda_o  ),
    .i2c_sda_i          ( i2c_sda_i  ),
    .i2c_sda_en_o       ( i2c_sda_en ),
    .i2c_scl_o          ( i2c_scl_o  ),
    .i2c_scl_i          ( i2c_scl_i  ),
    .i2c_scl_en_o       ( i2c_scl_en ),
    .spih_sck_o         ( spih_sck_o  ),
    .spih_sck_en_o      ( spih_sck_en ),
    .spih_csb_o         ( spih_csb_o  ),
    .spih_csb_en_o      ( spih_csb_en ),
    .spih_sd_o          ( spih_sd_o   ),
    .spih_sd_en_o       ( spih_sd_en  ),
    .spih_sd_i          ( spih_sd_i   ),
    .gpio_i             ( '0 ),
    .gpio_o             ( ),
    .gpio_en_o          ( ),
    .slink_rcv_clk_i    ( slink_rcv_clk_i ),
    .slink_rcv_clk_o    ( slink_rcv_clk_o ),
    .slink_i            ( slink_i ),
    .slink_o            ( slink_o ),
    .vga_hsync_o        ( ),
    .vga_vsync_o        ( ),
    .vga_red_o          ( ),
    .vga_green_o        ( ),
    .vga_blue_o         ( ),
    .usb_clk_i          ( 1'b0 ),
    .usb_rst_ni         ( 1'b1 ),
    .usb_dm_i           ( '0 ),
    .usb_dm_o           ( ),
    .usb_dm_oe_o        ( ),
    .usb_dp_i           ( '0 ),
    .usb_dp_o           ( ),
    .usb_dp_oe_o        ( )
  );

  assign i2c_sda = i2c_sda_en ? i2c_sda_o : 1'bz;
  assign i2c_sda_i = i2c_sda;
  assign i2c_scl = i2c_scl_en ? i2c_scl_o : 1'bz;
  assign i2c_scl_i = i2c_scl;

  assign spih_sck = spih_sck_en ? spih_sck_o : 1'bz;
  assign spih_csb = spih_csb_en;
  assign spih_sd  = spih_sd_en;
  assign spih_sd_i = spih_sd;

  axi_sim_mem #(
      .AddrWidth          ( 31    ),
      .DataWidth          ( WrapCfg.AxiDataWidth ),
      .IdWidth            ( $bits(axi_llc_id_t) ),
      .UserWidth          ( WrapCfg.AxiUserWidth ),
      .axi_req_t          ( axi_llc_req_t ),
      .axi_rsp_t          ( axi_llc_rsp_t ),
      .WarnUninitialized  ( 0 ),
      .ClearErrOnAccess   ( 1 ),
      .ApplDelay          ( ClkPeriodSys * TAppl ),
      .AcqDelay           ( ClkPeriodSys * TTest )
    ) i_dram_sim_mem (
      .clk_i              ( clk   ),
      .rst_ni             ( rst_n ),
      .axi_req_i          ( axi_llc_mst_req ),
      .axi_rsp_o          ( axi_llc_mst_rsp ),
      .mon_w_valid_o      ( ),
      .mon_w_addr_o       ( ),
      .mon_w_data_o       ( ),
      .mon_w_id_o         ( ),
      .mon_w_user_o       ( ),
      .mon_w_beat_count_o ( ),
      .mon_w_last_o       ( ),
      .mon_r_valid_o      ( ),
      .mon_r_addr_o       ( ),
      .mon_r_data_o       ( ),
      .mon_r_id_o         ( ),
      .mon_r_user_o       ( ),
      .mon_r_beat_count_o ( ),
      .mon_r_last_o       ( )
    );

    initial begin
      $readmemh("/home/shc/projects/cheshire-env-nvdla/cheshire/sw/tests/helloworld.dram.memh", i_dram_sim_mem.mem);
    end

endmodule
