read_verilog ../top.v
synth
tee -o result.log splice -sel_by_wire
