# Function: <code>lbr_from_signext_quirk_wr</code>

## Status
<b>Regular</b>
<ul>
<li>
In <code>4.4</code>: Absent ⚠️
</li>
<li>
<details>
<summary>In <code>4.8</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810111cf)
Location: arch/x86/events/intel/lbr.c:270
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff81010ff0-ffffffff81011018: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.10</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101131c)
Location: arch/x86/events/intel/lbr.c:270
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff81011150-ffffffff81011178: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.13</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8100f9a7)
Location: arch/x86/events/intel/lbr.c:270
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff8100f7f0-ffffffff8100f818: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.15</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101007c)
Location: arch/x86/events/intel/lbr.c:274
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff8100ff90-ffffffff8100ffb8: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>4.18</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010a1c)
Location: arch/x86/events/intel/lbr.c:274
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff81010910-ffffffff81010938: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.0</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011014)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff81010ef0-ffffffff81010f18: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.3</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810123e7)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff810122d0-ffffffff810122f2: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.4</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012b97)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff81012a80-ffffffff81012aa2: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.8</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81014352)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:__intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:__intel_pmu_lbr_restore
```
**Symbols:**

```
ffffffff81014500-ffffffff81014522: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.11</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013f7f)
Location: arch/x86/events/intel/lbr.c:330
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
```
**Symbols:**

```
ffffffff810143f0-ffffffff81014412: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101513f)
Location: arch/x86/events/intel/lbr.c:330
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
```
**Symbols:**

```
ffffffff81015550-ffffffff81015572: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101676f)
Location: arch/x86/events/intel/lbr.c:330
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
```
**Symbols:**

```
ffffffff81016b70-ffffffff81016b8f: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101899f)
Location: arch/x86/events/intel/lbr.c:309
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff81018e80-ffffffff81018eb3: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101c81f)
Location: arch/x86/events/intel/lbr.c:249
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff8101cd80-ffffffff8101cdb3: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101c4df)
Location: arch/x86/events/intel/lbr.c:249
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff8101ca40-ffffffff8101ca73: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8102246f)
Location: arch/x86/events/intel/lbr.c:249
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_restore
Direct callers:
  - arch/x86/events/intel/core.c:check_msr
  - arch/x86/events/intel/core.c:check_msr
```
**Symbols:**

```
ffffffff810229d0-ffffffff81022a03: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
<details>
<summary>In <code>aws</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012b97)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff81012a80-ffffffff81012aa2: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>azure</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011b0b)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff810119f0-ffffffff81011a12: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>gcp</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012b57)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff81012a40-ffffffff81012a62: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>lowlatency</code>: Selective Inline ⚠️</summary>

```c
u64 lbr_from_signext_quirk_wr(u64 val);
```

**Collision:** Unique Global

**Inline:** Selective

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012d77)
Location: arch/x86/events/intel/lbr.c:279
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_sched_task
```
**Symbols:**

```
ffffffff81012c60-ffffffff81012c82: lbr_from_signext_quirk_wr (STB_GLOBAL)
```
</details>
</li>
</ul>

## Differences
<b>Regular</b>
<ul>
<li>
No changes between <code>4.8</code> and <code>4.10</code> ✅
</li>
<li>
No changes between <code>4.10</code> and <code>4.13</code> ✅
</li>
<li>
No changes between <code>4.13</code> and <code>4.15</code> ✅
</li>
<li>
No changes between <code>4.15</code> and <code>4.18</code> ✅
</li>
<li>
No changes between <code>4.18</code> and <code>5.0</code> ✅
</li>
<li>
No changes between <code>5.0</code> and <code>5.3</code> ✅
</li>
<li>
No changes between <code>5.3</code> and <code>5.4</code> ✅
</li>
<li>
No changes between <code>5.4</code> and <code>5.8</code> ✅
</li>
<li>
No changes between <code>5.8</code> and <code>5.11</code> ✅
</li>
<li>
No changes between <code>5.11</code> and <code>5.13</code> ✅
</li>
<li>
No changes between <code>5.13</code> and <code>5.15</code> ✅
</li>
<li>
No changes between <code>5.15</code> and <code>5.19</code> ✅
</li>
<li>
No changes between <code>5.19</code> and <code>6.2</code> ✅
</li>
<li>
No changes between <code>6.2</code> and <code>6.5</code> ✅
</li>
<li>
No changes between <code>6.5</code> and <code>6.8</code> ✅
</li>
</ul>
<b>Arch</b>
<ul>
</ul>
<b>Flavor</b>
<ul>
<li>
No changes between <code>generic</code> and <code>aws</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>azure</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>gcp</code> ✅
</li>
<li>
No changes between <code>generic</code> and <code>lowlatency</code> ✅
</li>
</ul>
