// Seed: 2645315378
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input wire id_8,
    output tri id_9,
    output tri0 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output logic id_5,
    input wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    output wire id_11,
    input supply0 id_12,
    input tri1 id_13
);
  always id_5 = #1 1'b0;
  module_0(
      id_11, id_10, id_11, id_9, id_10, id_9, id_6, id_10, id_4, id_10, id_10
  );
endmodule
