Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 20:11:16 2025
| Host         : DESKTOP-O22QL9I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file supertop_control_sets_placed.rpt
| Design       : supertop
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   211 |
|    Minimum number of control sets                        |   176 |
|    Addition due to synthesis replication                 |    35 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   479 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   211 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1140 |          363 |
| No           | No                    | Yes                    |             280 |           93 |
| No           | Yes                   | No                     |             507 |          209 |
| Yes          | No                    | No                     |             546 |          178 |
| Yes          | No                    | Yes                    |             689 |          259 |
| Yes          | Yes                   | No                     |             479 |          155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                            |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][2]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][0]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][1]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][3]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][4]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][5]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][6]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/ridx_reg[2][7]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              1 |         1.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              3 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                                           | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat_reg[4][0]                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              4 |         1.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0[0]                                                                                                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[3]_2[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pll1/inst/clk_mem                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              4 |         1.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_sequential_cal2_state_r[3]_i_1_n_0                                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  pll1/inst/clk_mem                                                 |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/prbs_rdlvl_done_pulse_reg[0]                                                                                                      |                3 |              5 |         1.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg_1[0]                                                                                                                                                                                                              | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_3                                                          |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                3 |              5 |         1.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt2[5]_i_1_n_0                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1_n_0                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                             | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                3 |              6 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_crc[6]_i_1_n_0                                                                                                                                                                                                          | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              7 |         3.50 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[4]_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_12[0]                                                                                                                                                                                                            | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_reg[0]_0[2]                                                                                                                                                                                                                   | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_2[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_4[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_5[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[1]_2[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[4]_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[3]_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[5]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[2]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[5]_2[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[1]_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[4]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[5]_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[5]_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[5]_4[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[6]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt3[7]_i_1_n_0                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_1[1]                                                                                                                                                                                                                           | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                6 |              8 |         1.33 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_2[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_3[0]                                                                                                                                                                                                                           | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_4[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt4[7]_i_1_n_0                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_3[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              8 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_reg[0]_0[1]                                                                                                                                                                                                                   | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_10[0]                                                                                                                                                                                                            | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                5 |              8 |         1.60 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_11[0]                                                                                                                                                                                                            | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[0]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_reg[0]_0[3]                                                                                                                                                                                                                   | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_5[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outaddr_reg[1]_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                3 |              8 |         2.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_6[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_7[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_8[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                5 |              8 |         1.60 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_9[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                5 |              8 |         1.60 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_4[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                1 |              8 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_0[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/outen_reg_1[0]                                                                                                                                                                                                                           | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |              8 |         2.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_reg[0]_0[0]                                                                                                                                                                                                                   | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |              8 |         2.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              9 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             10 |         3.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |             10 |         3.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                6 |             10 |         1.67 |
|  pll1/inst/clk_mem                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                2 |             11 |         5.50 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             11 |         2.20 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  pll1/inst/clk_mem                                                 | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |         6.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |             12 |         2.40 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             12 |         2.40 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                5 |             12 |         2.40 |
|  pll1/inst/clk_mem                                                 |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |         2.60 |
|  pll1/inst/clk_mem                                                 |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3                                                                                                                    |                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/syntaxe_reg_0[0]                                                                                                                                                                                                            | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                3 |             16 |         5.33 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]_0                                                                                                                                                                   |                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[0]_i_1_n_0                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                4 |             16 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               12 |             22 |         1.83 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               11 |             22 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                8 |             24 |         3.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             24 |         2.67 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             25 |         2.78 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               17 |             25 |         1.47 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               16 |             27 |         1.69 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                8 |             29 |         3.62 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_2[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               28 |             32 |         1.14 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[2]_1[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               15 |             32 |         2.13 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/E[0]                                                                                                                                                                                                                        | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                8 |             32 |         4.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/busy_reg_0                                                                                                                                                                                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               12 |             32 |         2.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/fptr0                                                                                                                                                                                                                                    | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                9 |             33 |         3.67 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/p_18_in                                                                                                                                                                                                                     | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               10 |             38 |         3.80 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/resp_arg                                                                                                                                                                                                                    | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |                7 |             39 |         5.57 |
|  CurrFlag_BUFG                                                     | sel                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               22 |             41 |         1.86 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/filesystem_state_reg[1]_0[0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               11 |             44 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               16 |             46 |         2.88 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             46 |         3.07 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               16 |             47 |         2.94 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/file_found0                                                                                                                                                                                                                                          | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               17 |             49 |         2.88 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               19 |             53 |         2.79 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                                    |                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/fready152_out                                                                                                                                                                                                                            | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               32 |             64 |         2.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  pll1/inst/clk_sd                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/sector_content_reg[22][1][0]                                                                                                                                                                                                             | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               20 |             72 |         3.60 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK | u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  pll1/inst/clk_sd                                                  |                                                                                                                                                                                                                                                                                  | u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/bbstub_locked                                                                                                                              |               78 |            229 |         2.94 |
|  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                 |              362 |           1162 |         3.21 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


