;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	ADD @3, 0
	SPL 0, <402
	MOV 1, <20
	MOV 715, <-20
	SUB @121, 153
	ADD 210, 70
	SPL 0, <402
	DJN -37, @-128
	SLT 30, 9
	DJN -1, @-20
	ADD 30, 9
	SPL -207, @-120
	JMP <121, 103
	SUB @0, @2
	MOV -7, <-30
	SUB @127, @-6
	SUB @127, @-6
	ADD 3, @-10
	SLT 30, 9
	DJN <-661, @-20
	SPL 0, <402
	ADD 210, 60
	MOV @821, 106
	SPL 0, <402
	MOV @221, 106
	SPL @0, #2
	JMZ -7, @-20
	ADD 3, @-10
	MOV -1, <-20
	SUB @127, @-6
	ADD 210, 60
	DAT #210, #60
	MOV 1, <21
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	MOV 717, <-20
	CMP -207, <-120
	MOV 717, <-20
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	MOV 717, <-20
