Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 21 22:47:59 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           37 |
| No           | No                    | Yes                    |              14 |            9 |
| No           | Yes                   | No                     |             203 |           99 |
| Yes          | No                    | No                     |             249 |           82 |
| Yes          | No                    | Yes                    |              64 |           25 |
| Yes          | Yes                   | No                     |            1610 |          611 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                             Enable Signal                                            |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                                                       | sigma/reset_sync/Q[0]                                |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                                 |                                                      |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 |                                                                                                      | sigma/reset_sync/pss_arst                            |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Mat2Array_U0/ap_CS_fsm_state3                                                         |                                                      |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Mat2Array_U0/ap_CS_fsm_state5                                                         | sigma/Sobel_my/Mat2Array_U0/t_V_reg_97               |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Mat2Array_U0/testmem_xif1_we_out                                                      | sigma/Sobel_my/Mat2Array_U0/t_V_1_reg_108            |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Mat2Array_U0/ap_CS_fsm_state2                                                         |                                                      |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Array2Mat_U0/E[0]                                                                     | sigma/reset_sync/Q[0]                                |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                                                          | sigma/reset_sync/SR[0]                               |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                                                    | sigma/reset_sync/Q[0]                                |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]                                                          | sigma/sigma_tile/riscv/bus_addr_bo_reg[1]            |                1 |              5 |         5.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0]                                                        | sigma/reset_sync/reset_syncbuf_reg[0]_0              |                3 |              6 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Array2Mat_U0/p_1_in2_in                                                               |                                                      |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 |                                                                                                      | sigma/udm/uart_rx/SR[0]                              |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                                     | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0     |                7 |              8 |         1.14 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                                                 | sigma/reset_sync/Q[0]                                |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf                                                                            | sigma/reset_sync/Q[0]                                |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                                                      | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0      |                5 |              8 |         1.60 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff[7]_i_1_n_0                                                   |                                                      |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/host\\.rdata[31]_i_2_n_0                                                                       | sigma/sigma_tile/riscv/bus_addr_bo_reg[3]_2          |                3 |             11 |         3.67 |
|  sys_clk/inst/clk_out1 | sigma/host\\.rdata[31]_i_2_n_0                                                                       | sigma/sigma_tile/riscv/bus_addr_bo_reg[3]_1          |                7 |             11 |         1.57 |
|  sys_clk/inst/clk_out1 |                                                                                                      | sigma/reset_sync/SR[0]                               |               10 |             13 |         1.30 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/arb_cpu/bus_we_o_reg                                                                |                                                      |                5 |             16 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/arb_cpu/bus_we_o_reg                                                                | sigma/sigma_tile/riscv/bus_we_o_reg                  |                3 |             16 |         5.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[4]_0[0]                                                       | sigma/reset_sync/SR[0]                               |                7 |             16 |         2.29 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter[0]_i_1__0_n_0                                                                | sigma/reset_sync/Q[0]                                |                5 |             20 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                                     |                                                      |               11 |             24 |         2.18 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                                            | sigma/reset_sync/Q[0]                                |               10 |             30 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                                 | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |               10 |             32 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |               16 |             32 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                                       | sigma/sigma_tile/sfr/SR[0]                           |               17 |             32 |         1.88 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_IFETCH_genpctrl_succ                                                | sigma/sigma_tile/sfr/SR[0]                           |               10 |             32 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]                           |               19 |             32 |         1.68 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               10 |             32 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               11 |             32 |         2.91 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               22 |             32 |         1.45 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Array2Mat_U0/ap_CS_fsm_state2                                                         |                                                      |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               13 |             32 |         2.46 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               14 |             32 |         2.29 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               10 |             32 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               18 |             32 |         1.78 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               11 |             32 |         2.91 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               14 |             32 |         2.29 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               16 |             32 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               11 |             32 |         2.91 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               13 |             32 |         2.46 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               20 |             32 |         1.60 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               18 |             32 |         1.78 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                                                        | sigma/reset_sync/Q[0]                                |                7 |             32 |         4.57 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                                                     | sigma/reset_sync/Q[0]                                |               17 |             32 |         1.88 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                                                    | sigma/reset_sync/Q[0]                                |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                             | sigma/sigma_tile/sfr/SR[0]                           |               16 |             32 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Filter2D_U0/Q[1]                                                                      |                                                      |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                                                       |                                                      |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Array2Mat_U0/t_V_3_reg_1450                                                           | sigma/Sobel_my/Array2Mat_U0/t_V_3_reg_145            |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Filter2D_U0/ap_CS_fsm_state6                                                          | sigma/Sobel_my/Filter2D_U0/t_V_reg_244               |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                                                         | sigma/sigma_tile/riscv/rst_o_reg[0]                  |                5 |             32 |         6.40 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Filter2D_U0/t_V_2_reg_2550                                                            | sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255[0]_i_1_n_0  |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/sw_reset_o_reg[0]                                                             | sigma/reset_sync/SR[0]                               |               15 |             32 |         2.13 |
|  sys_clk/inst/clk_out1 | sigma/Sobel_my/Array2Mat_U0/ap_CS_fsm_state6                                                         | sigma/Sobel_my/Array2Mat_U0/t_V_reg_134              |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                                                        | sigma/reset_sync/Q[0]                                |               10 |             32 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                              | sigma/sigma_tile/sfr/SR[0]                           |               12 |             32 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_MIRQEN                                                        | sigma/sigma_tile/sfr/SR[0]                           |               23 |             36 |         1.57 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/arb_cpu/testmem_resp_reg_2[0]                                                       |                                                      |               10 |             42 |         4.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[2]_2[0]                                                       |                                                      |               18 |             48 |         2.67 |
|  sys_clk/inst/clk_out1 |                                                                                                      | sigma/reset_sync/Q[0]                                |               30 |             50 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id                       | sigma/sigma_tile/sfr/SR[0]                           |               25 |             63 |         2.52 |
|  sys_clk/inst/clk_out1 |                                                                                                      |                                                      |               37 |             76 |         2.05 |
|  sys_clk/inst/clk_out1 |                                                                                                      | sigma/sigma_tile/sfr/SR[0]                           |               64 |            142 |         2.22 |
+------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


