--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X64Y78.D6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.035ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.000ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.931   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y82.D6      net (fanout=3)        0.299   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y82.CMUX    Topdc                 0.374   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X64Y78.D6      net (fanout=1)        0.446   ila0/N45
    SLICE_X64Y78.CLK     Tas                   0.158   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (1.324ns logic, 1.676ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X67Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.209ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.931   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X67Y84.AX      net (fanout=3)        0.459   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X67Y84.CLK     Tdick                -0.008   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.784ns logic, 1.390ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.205ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.931   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y84.AX      net (fanout=3)        0.459   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y84.CLK     Tdick                -0.012   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.780ns logic, 1.390ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X67Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.743ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.856   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X67Y84.AX      net (fanout=3)        0.422   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X67Y84.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.500ns logic, 1.278ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.737ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.856   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y84.AX      net (fanout=3)        0.423   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y84.CLK     Tckdi       (-Th)     0.236   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.493ns logic, 1.279ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X64Y78.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.500ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.535ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.AQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y82.B2      net (fanout=1)        0.856   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y82.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y82.D6      net (fanout=3)        0.275   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y82.CMUX    Topdc                 0.344   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X64Y78.D6      net (fanout=1)        0.411   ila0/N45
    SLICE_X64Y78.CLK     Tah         (-Th)     0.080   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.993ns logic, 1.542ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X71Y84.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.732ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.732ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y77.BQ      Tcko                  0.450   icon0/U0/U_ICON/iCORE_ID<3>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X67Y78.C1      net (fanout=6)        1.030   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X67Y78.C       Tilo                  0.094   control0<20>
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X76Y93.B2      net (fanout=9)        1.881   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X76Y93.B       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y84.CLK     net (fanout=5)        1.183   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.638ns logic, 4.094ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.553ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.553ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.DQ      Tcko                  0.471   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X72Y89.B1      net (fanout=10)       1.620   icon0/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X72Y89.B       Tilo                  0.094   icon0/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X76Y93.B1      net (fanout=1)        1.091   icon0/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X76Y93.B       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y84.CLK     net (fanout=5)        1.183   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.659ns logic, 3.894ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.516ns (data path)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.516ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.AQ      Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X61Y76.A4      net (fanout=2)        0.670   icon0/U0/U_ICON/iSYNC
    SLICE_X61Y76.A       Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X76Y93.B3      net (fanout=13)       2.025   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X76Y93.B       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y84.CLK     net (fanout=5)        1.183   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (0.638ns logic, 3.878ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.771ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X64Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y76.D1      net (fanout=3)        1.116   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X56Y76.D       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y80.CE      net (fanout=3)        0.850   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y80.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.770ns logic, 1.966ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X64Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y76.D1      net (fanout=3)        1.116   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X56Y76.D       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y80.CE      net (fanout=3)        0.850   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y80.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.770ns logic, 1.966ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X64Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y76.D1      net (fanout=3)        1.116   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X56Y76.D       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y80.CE      net (fanout=3)        0.850   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y80.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.770ns logic, 1.966ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X51Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y76.D5      net (fanout=3)        0.513   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X50Y76.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y77.SR      net (fanout=3)        0.416   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y77.CLK     Tcksr       (-Th)    -0.207   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.708ns logic, 0.929ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X51Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y76.D5      net (fanout=3)        0.513   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X50Y76.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y77.SR      net (fanout=3)        0.416   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y77.CLK     Tcksr       (-Th)    -0.208   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.709ns logic, 0.929ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X51Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y76.D5      net (fanout=3)        0.513   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X50Y76.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y77.SR      net (fanout=3)        0.416   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y77.CLK     Tcksr       (-Th)    -0.208   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.709ns logic, 0.929ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.880ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y74.A4      net (fanout=3)        0.369   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X49Y74.CLK     Tas                   0.026   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.476ns logic, 0.369ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y74.A4      net (fanout=3)        0.340   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X49Y74.CLK     Tah         (-Th)     0.197   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.217ns logic, 0.340ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 97 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X44Y74.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.037ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y78.AMUX    Treg                  1.983   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X44Y74.SR      net (fanout=3)        1.478   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X44Y74.CLK     Tsrck                 0.541   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (2.524ns logic, 1.478ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.036ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y78.AMUX    Treg                  1.982   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X44Y74.SR      net (fanout=3)        1.478   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X44Y74.CLK     Tsrck                 0.541   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (2.523ns logic, 1.478ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X44Y74.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.569ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32 to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.B       Treg                  1.722   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32
    SLICE_X44Y74.CE      net (fanout=1)        1.586   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE
    SLICE_X44Y74.CLK     Tceck                 0.226   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.948ns logic, 1.586ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X57Y73.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.226ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y79.AMUX    Treg                  1.983   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X57Y73.SR      net (fanout=3)        0.661   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X57Y73.CLK     Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (2.530ns logic, 0.661ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.225ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y79.AMUX    Treg                  1.982   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X57Y73.SR      net (fanout=3)        0.661   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X57Y73.CLK     Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (2.529ns logic, 0.661ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X69Y88.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.422ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.BQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X69Y88.AX      net (fanout=1)        0.272   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X69Y88.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X69Y81.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.472ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.BQ      Tcko                  0.433   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X69Y81.B6      net (fanout=2)        0.270   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X69Y81.CLK     Tah         (-Th)     0.196   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.237ns logic, 0.270ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X69Y81.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.476ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.AQ      Tcko                  0.433   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X69Y81.A6      net (fanout=2)        0.275   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X69Y81.CLK     Tah         (-Th)     0.197   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.236ns logic, 0.275ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 2301 paths analyzed, 533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_TDO_reg (SLICE_X62Y76.A3), 75 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.522ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      13.487ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y0.DOADOL3  Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X92Y57.B2      net (fanout=1)        6.473   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<24>
    SLICE_X92Y57.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/iDATA<27>
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X93Y56.C1      net (fanout=1)        0.848   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X93Y56.CMUX    Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A4      net (fanout=1)        0.511   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A       Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X72Y77.C3      net (fanout=1)        1.717   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X72Y77.C       Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X62Y76.A3      net (fanout=1)        1.058   control0<3>
    SLICE_X62Y76.CLK     Tas                   0.026   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.487ns (2.880ns logic, 10.607ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.246ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      13.211ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y0.DOPADOPL0Trcko_DOPAW           2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X92Y57.B1      net (fanout=1)        6.197   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<26>
    SLICE_X92Y57.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/iDATA<27>
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X93Y56.C1      net (fanout=1)        0.848   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X93Y56.CMUX    Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A4      net (fanout=1)        0.511   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A       Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X72Y77.C3      net (fanout=1)        1.717   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X72Y77.C       Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X62Y76.A3      net (fanout=1)        1.058   control0<3>
    SLICE_X62Y76.CLK     Tas                   0.026   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.211ns (2.880ns logic, 10.331ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.857ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      12.822ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y0.DOADOL0  Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X93Y55.A5      net (fanout=1)        5.858   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X93Y55.A       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X93Y56.C2      net (fanout=1)        0.798   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X93Y56.CMUX    Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A4      net (fanout=1)        0.511   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X93Y57.A       Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X72Y77.C3      net (fanout=1)        1.717   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X72Y77.C       Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X62Y76.A3      net (fanout=1)        1.058   control0<3>
    SLICE_X62Y76.CLK     Tas                   0.026   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.822ns (2.880ns logic, 9.942ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y0.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.459ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y80.BQ        Tcko                  0.471   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                         icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X71Y82.A2        net (fanout=10)       1.213   icon0/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X71Y82.A         Tilo                  0.094   icon0/U0/U_ICON/iCOMMAND_SEL<2>
                                                         icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X72Y77.D2        net (fanout=2)        1.112   icon0/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENARDENL   net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.424ns (1.073ns logic, 8.351ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.349ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y80.DQ        Tcko                  0.471   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                         icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X71Y82.A1        net (fanout=10)       1.103   icon0/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X71Y82.A         Tilo                  0.094   icon0/U0/U_ICON/iCOMMAND_SEL<2>
                                                         icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X72Y77.D2        net (fanout=2)        1.112   icon0/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENARDENL   net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.314ns (1.073ns logic, 8.241ns route)
                                                         (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.244ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.209ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X55Y76.AQ        Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                         icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X61Y76.A4        net (fanout=2)        0.670   icon0/U0/U_ICON/iSYNC
    SLICE_X61Y76.A         Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X72Y77.D1        net (fanout=13)       1.461   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENARDENL   net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.209ns (1.052ns logic, 8.157ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y0.ENAU), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.459ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y80.BQ        Tcko                  0.471   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                         icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X71Y82.A2        net (fanout=10)       1.213   icon0/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X71Y82.A         Tilo                  0.094   icon0/U0/U_ICON/iCOMMAND_SEL<2>
                                                         icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X72Y77.D2        net (fanout=2)        1.112   icon0/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENAU       net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.424ns (1.073ns logic, 8.351ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.349ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y80.DQ        Tcko                  0.471   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                         icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X71Y82.A1        net (fanout=10)       1.103   icon0/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X71Y82.A         Tilo                  0.094   icon0/U0/U_ICON/iCOMMAND_SEL<2>
                                                         icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X72Y77.D2        net (fanout=2)        1.112   icon0/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENAU       net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.314ns (1.073ns logic, 8.241ns route)
                                                         (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.244ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      9.209ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X55Y76.AQ        Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                         icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X61Y76.A4        net (fanout=2)        0.670   icon0/U0/U_ICON/iSYNC
    SLICE_X61Y76.A         Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X72Y77.D1        net (fanout=13)       1.461   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X72Y77.D         Tilo                  0.094   control0<6>
                                                         icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y0.ENAU       net (fanout=9)        6.026   control0<6>
    RAMB36_X0Y0.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        9.209ns (1.052ns logic, 8.157ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_STAT/U_TDO (SLICE_X63Y69.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.496ns (datapath - clock path skew - uncertainty)
  Source:               icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination:          icon0/U0/U_ICON/U_STAT/U_TDO (FF)
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE to icon0/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y69.AQ      Tcko                  0.414   icon0/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE
    SLICE_X63Y69.D6      net (fanout=2)        0.277   icon0/U0/U_ICON/U_STAT/iSTAT_CNT<0>
    SLICE_X63Y69.CLK     Tah         (-Th)     0.195   icon0/U0/U_ICON/iTDO_VEC<15>
                                                       icon0/U0/U_ICON/U_STAT/U_TDO_next
                                                       icon0/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.219ns logic, 0.277ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point vio0/U0/I_VIO/reset_f_edge/U_DOUT1 (SLICE_X65Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.467ns (datapath - clock path skew - uncertainty)
  Source:               vio0/U0/I_VIO/reset_f_edge/U_DOUT0 (FF)
  Destination:          vio0/U0/I_VIO/reset_f_edge/U_DOUT1 (FF)
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio0/U0/I_VIO/reset_f_edge/U_DOUT0 to vio0/U0/I_VIO/reset_f_edge/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y76.BQ      Tcko                  0.414   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       vio0/U0/I_VIO/reset_f_edge/U_DOUT0
    SLICE_X65Y76.AX      net (fanout=1)        0.282   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
    SLICE_X65Y76.CLK     Tckdi       (-Th)     0.229   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       vio0/U0/I_VIO/reset_f_edge/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_NO_CLK.USER_REG (SLICE_X65Y83.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.473ns (datapath - clock path skew - uncertainty)
  Source:               vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_NO_CLK.USER_REG (FF)
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG to vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_NO_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y83.BQ      Tcko                  0.414   vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/out_temp
                                                       vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG
    SLICE_X65Y83.AX      net (fanout=1)        0.288   vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/out_temp
    SLICE_X65Y83.CLK     Tckdi       (-Th)     0.229   vio0/U0/I_VIO/UPDATE<0>
                                                       vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/GEN_NO_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.185ns logic, 0.288ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X0Y0.CLKARDCLKU
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 43782956 paths analyzed, 19293 endpoints analyzed, 145 failing endpoints
 145 timing errors detected. (145 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.280ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UA_PREG10/DOUT_16 (SLICE_X54Y41.B5), 111005 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1 (FF)
  Destination:          CPU0/UA_PREG10/DOUT_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.437ns (Levels of Logic = 11)
  Clock Path Skew:      -0.130ns (1.263 - 1.393)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1 to CPU0/UA_PREG10/DOUT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y34.AQ      Tcko                  0.450   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
                                                       CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
    SLICE_X59Y34.D2      net (fanout=1)        0.748   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
    SLICE_X59Y34.D       Tilo                  0.094   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
                                                       CPU0/UF_ALU/bin<0>21
    SLICE_X60Y32.A2      net (fanout=33)       1.073   CPU0/UF_ALU/N106
    SLICE_X60Y32.CMUX    Topac                 0.676   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X61Y48.D6      net (fanout=1)        1.066   CPU0/UF_ALU/sum<2>
    SLICE_X61Y48.D       Tilo                  0.094   CPU0/UA_PREG01/DOUT<2>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X49Y48.B6      net (fanout=7)        0.513   CPU0/uf_alu_result<2>
    SLICE_X49Y48.B       Tilo                  0.094   N665
                                                       CPU0/UA_MUX06/DOUT<2>1
    SLICE_X49Y47.D3      net (fanout=4)        0.597   CPU0/ua_mux06_dout<2>
    SLICE_X49Y47.D       Tilo                  0.094   CPU0/UF_SFTvar/int1<2>
                                                       CPU0/UF_SFTvar/int1<2>1
    SLICE_X47Y49.A6      net (fanout=3)        0.695   CPU0/UF_SFTvar/int1<2>
    SLICE_X47Y49.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<1>
                                                       CPU0/UF_SFTvar/int2<4>1_SW1
    SLICE_X47Y49.B5      net (fanout=1)        0.367   N666
    SLICE_X47Y49.B       Tilo                  0.094   CPU0/UF_SFTvar/int4<1>
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A4      net (fanout=2)        1.004   CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A       Tilo                  0.094   CPU0/UA_MUX19/Mmux_DOUT18955
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X43Y44.C4      net (fanout=3)        1.027   CPU0/UF_SFTvar/int8<0>
    SLICE_X43Y44.C       Tilo                  0.094   CPU0/UF_SFTvar/int8<16>
                                                       CPU0/UF_SFTvar/int16<16>1
    SLICE_X55Y41.C6      net (fanout=4)        0.967   CPU0/uf_sftvar_data_out<16>
    SLICE_X55Y41.C       Tilo                  0.094   CPU0/UA_PREG03/DOUT<17>
                                                       CPU0/UF_FWU0/data_out<16>129
    SLICE_X54Y41.B5      net (fanout=1)        0.381   CPU0/uf_fwu0_data_out<16>
    SLICE_X54Y41.CLK     Tas                   0.027   CPU0/UA_PREG10/DOUT<17>
                                                       CPU0/UA_MUX03/DOUT<16>1
                                                       CPU0/UA_PREG10/DOUT_16
    -------------------------------------------------  ---------------------------
    Total                                     10.437ns (1.999ns logic, 8.438ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 (FF)
  Destination:          CPU0/UA_PREG10/DOUT_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.432ns (Levels of Logic = 11)
  Clock Path Skew:      -0.132ns (1.263 - 1.395)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1 to CPU0/UA_PREG10/DOUT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.CQ      Tcko                  0.471   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
                                                       CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X59Y34.D4      net (fanout=15)       0.722   CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1
    SLICE_X59Y34.D       Tilo                  0.094   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
                                                       CPU0/UF_ALU/bin<0>21
    SLICE_X60Y32.A2      net (fanout=33)       1.073   CPU0/UF_ALU/N106
    SLICE_X60Y32.CMUX    Topac                 0.676   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X61Y48.D6      net (fanout=1)        1.066   CPU0/UF_ALU/sum<2>
    SLICE_X61Y48.D       Tilo                  0.094   CPU0/UA_PREG01/DOUT<2>
                                                       CPU0/UF_ALU/pre_result<2>
    SLICE_X49Y48.B6      net (fanout=7)        0.513   CPU0/uf_alu_result<2>
    SLICE_X49Y48.B       Tilo                  0.094   N665
                                                       CPU0/UA_MUX06/DOUT<2>1
    SLICE_X49Y47.D3      net (fanout=4)        0.597   CPU0/ua_mux06_dout<2>
    SLICE_X49Y47.D       Tilo                  0.094   CPU0/UF_SFTvar/int1<2>
                                                       CPU0/UF_SFTvar/int1<2>1
    SLICE_X47Y49.A6      net (fanout=3)        0.695   CPU0/UF_SFTvar/int1<2>
    SLICE_X47Y49.A       Tilo                  0.094   CPU0/UF_SFTvar/int4<1>
                                                       CPU0/UF_SFTvar/int2<4>1_SW1
    SLICE_X47Y49.B5      net (fanout=1)        0.367   N666
    SLICE_X47Y49.B       Tilo                  0.094   CPU0/UF_SFTvar/int4<1>
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A4      net (fanout=2)        1.004   CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A       Tilo                  0.094   CPU0/UA_MUX19/Mmux_DOUT18955
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X43Y44.C4      net (fanout=3)        1.027   CPU0/UF_SFTvar/int8<0>
    SLICE_X43Y44.C       Tilo                  0.094   CPU0/UF_SFTvar/int8<16>
                                                       CPU0/UF_SFTvar/int16<16>1
    SLICE_X55Y41.C6      net (fanout=4)        0.967   CPU0/uf_sftvar_data_out<16>
    SLICE_X55Y41.C       Tilo                  0.094   CPU0/UA_PREG03/DOUT<17>
                                                       CPU0/UF_FWU0/data_out<16>129
    SLICE_X54Y41.B5      net (fanout=1)        0.381   CPU0/uf_fwu0_data_out<16>
    SLICE_X54Y41.CLK     Tas                   0.027   CPU0/UA_PREG10/DOUT<17>
                                                       CPU0/UA_MUX03/DOUT<16>1
                                                       CPU0/UA_PREG10/DOUT_16
    -------------------------------------------------  ---------------------------
    Total                                     10.432ns (2.020ns logic, 8.412ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1 (FF)
  Destination:          CPU0/UA_PREG10/DOUT_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.431ns (Levels of Logic = 11)
  Clock Path Skew:      -0.130ns (1.263 - 1.393)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1 to CPU0/UA_PREG10/DOUT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y34.AQ      Tcko                  0.450   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
                                                       CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
    SLICE_X59Y34.D2      net (fanout=1)        0.748   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
    SLICE_X59Y34.D       Tilo                  0.094   CPU0/UA_CTRL/UA_CW_EXE/DOUT_79_1
                                                       CPU0/UF_ALU/bin<0>21
    SLICE_X60Y32.A2      net (fanout=33)       1.073   CPU0/UF_ALU/N106
    SLICE_X60Y32.COUT    Topcya                0.499   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X60Y33.CIN     net (fanout=1)        0.000   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>
    SLICE_X60Y33.DMUX    Tcind                 0.405   CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7>
                                                       CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7>
    SLICE_X59Y48.D6      net (fanout=2)        1.028   CPU0/UF_ALU/sum<7>
    SLICE_X59Y48.D       Tilo                  0.094   CPU0/UA_PREG01/DOUT<7>
                                                       CPU0/UF_ALU/pre_result<7>
    SLICE_X49Y50.C6      net (fanout=8)        0.543   CPU0/uf_alu_result<7>
    SLICE_X49Y50.C       Tilo                  0.094   CPU0/ua_mux06_dout<7>
                                                       CPU0/UA_MUX06/DOUT<7>1
    SLICE_X46Y47.C5      net (fanout=3)        0.965   CPU0/ua_mux06_dout<7>
    SLICE_X46Y47.C       Tilo                  0.094   CPU0/UF_SFTvar/int2<4>
                                                       CPU0/UF_SFTvar/int1<6>1
    SLICE_X47Y49.B4      net (fanout=5)        0.562   CPU0/UF_SFTvar/int1<6>
    SLICE_X47Y49.B       Tilo                  0.094   CPU0/UF_SFTvar/int4<1>
                                                       CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A4      net (fanout=2)        1.004   CPU0/UF_SFTvar/int4<0>
    SLICE_X51Y47.A       Tilo                  0.094   CPU0/UA_MUX19/Mmux_DOUT18955
                                                       CPU0/UF_SFTvar/int8<0>1
    SLICE_X43Y44.C4      net (fanout=3)        1.027   CPU0/UF_SFTvar/int8<0>
    SLICE_X43Y44.C       Tilo                  0.094   CPU0/UF_SFTvar/int8<16>
                                                       CPU0/UF_SFTvar/int16<16>1
    SLICE_X55Y41.C6      net (fanout=4)        0.967   CPU0/uf_sftvar_data_out<16>
    SLICE_X55Y41.C       Tilo                  0.094   CPU0/UA_PREG03/DOUT<17>
                                                       CPU0/UF_FWU0/data_out<16>129
    SLICE_X54Y41.B5      net (fanout=1)        0.381   CPU0/uf_fwu0_data_out<16>
    SLICE_X54Y41.CLK     Tas                   0.027   CPU0/UA_PREG10/DOUT<17>
                                                       CPU0/UA_MUX03/DOUT<16>1
                                                       CPU0/UA_PREG10/DOUT_16
    -------------------------------------------------  ---------------------------
    Total                                     10.431ns (2.133ns logic, 8.298ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_16 (SLICE_X89Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.399ns (1.412 - 1.811)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y2.DOADOL0  Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X89Y31.A6      net (fanout=1)        2.953   instrdb<16>
    SLICE_X89Y31.CLK     Tas                   0.026   CPU0/UF_IR/data_out<19>
                                                       CPU0/UF_IR/data_out_mux0000<15>1
                                                       CPU0/UF_IR/data_out_16
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.206ns logic, 2.953ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_0 (SLICE_X81Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 1)
  Clock Path Skew:      -0.351ns (1.417 - 1.768)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOADOL0  Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X81Y36.A6      net (fanout=1)        2.991   instrdb<0>
    SLICE_X81Y36.CLK     Tas                   0.026   CPU0/UF_IR/data_out<3>
                                                       CPU0/UF_IR/data_out_mux0000<31>1
                                                       CPU0/UF_IR/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (2.206ns logic, 2.991ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (SLICE_X69Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y77.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X69Y77.AX      net (fanout=2)        0.152   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X69Y77.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.185ns logic, 0.152ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (SLICE_X67Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X67Y82.AX      net (fanout=2)        0.155   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X67Y82.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM (SLICE_X65Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM to ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y80.CQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X65Y80.CX      net (fanout=2)        0.156   ila0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X65Y80.CLK     Tckdi       (-Th)     0.218   ila0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.196ns logic, 0.156ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X0Y0.CLKBWRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Location pin: RAMB36_X0Y0.CLKBWRCLKU
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     11.280ns|            0|          145|            0|     43782956|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     11.280ns|            0|          145|            0|     43782956|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     11.280ns|          N/A|          145|            0|     43782956|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.649|    5.640|    4.852|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 145  Score: 26556  (Setup/Max: 26556, Hold: 0)

Constraints cover 43785387 paths, 0 nets, and 34378 connections

Design statistics:
   Minimum period:  11.280ns{1}   (Maximum frequency:  88.652MHz)
   Maximum path delay from/to any node:   2.771ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 23 14:35:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



