Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Thu Dec 03 18:25:06 2015
| Host         : Luis-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Array8_control_sets_placed.rpt
| Design       : Array8
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             128 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | pm_array[7].pm7.pm/regS[7]_i_1__6_n_0       |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[7].pm7.pm/regB[7]_i_1__6_n_0       |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[6].pm_middle.pm/regS[7]_i_1__5_n_0 |                  |                3 |              8 |
|  clk_IBUF_BUFG | pm_array[6].pm_middle.pm/regB[7]_i_1__5_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[5].pm_middle.pm/regS[7]_i_1__4_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[5].pm_middle.pm/regB[7]_i_1__4_n_0 |                  |                3 |              8 |
|  clk_IBUF_BUFG | pm_array[4].pm_middle.pm/regS[7]_i_1__3_n_0 |                  |                4 |              8 |
|  clk_IBUF_BUFG | pm_array[4].pm_middle.pm/regB[7]_i_1__3_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[3].pm_middle.pm/regS[7]_i_1__2_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[3].pm_middle.pm/regB[7]_i_1__2_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[2].pm_middle.pm/regS[7]_i_1__1_n_0 |                  |                3 |              8 |
|  clk_IBUF_BUFG | pm_array[2].pm_middle.pm/regB[7]_i_1__1_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[1].pm_middle.pm/regS[7]_i_1__0_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[1].pm_middle.pm/regB[7]_i_1__0_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[0].pm1.pm/regS[7]_i_1_n_0          |                  |                2 |              8 |
|  clk_IBUF_BUFG | pm_array[0].pm1.pm/regB[7]_i_1_n_0          |                  |                3 |              8 |
+----------------+---------------------------------------------+------------------+------------------+----------------+


