// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------
#pragma warning disable CS1591 // Missing XML comment for publicly visible type or member
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.Float;

[TestClass]
public class Arm64InstructionFactoryTests_FCVTZS_Float : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_sisd_32h_0()
    {
        TestInst(FCVTZS(S0, H1), asm => asm.FCVTZS(S0, H1), Arm64InstructionId.FCVTZS_sisd_32h, Arm64Mnemonic.FCVTZS, "FCVTZS S0, H1");
        TestInst(FCVTZS(S31, H1), asm => asm.FCVTZS(S31, H1), Arm64InstructionId.FCVTZS_sisd_32h, Arm64Mnemonic.FCVTZS, "FCVTZS S31, H1");
        TestInst(FCVTZS(S0, H31), asm => asm.FCVTZS(S0, H31), Arm64InstructionId.FCVTZS_sisd_32h, Arm64Mnemonic.FCVTZS, "FCVTZS S0, H31");
        TestInst(FCVTZS(S31, H31), asm => asm.FCVTZS(S31, H31), Arm64InstructionId.FCVTZS_sisd_32h, Arm64Mnemonic.FCVTZS, "FCVTZS S31, H31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_sisd_64h_1()
    {
        TestInst(FCVTZS(D0, H1), asm => asm.FCVTZS(D0, H1), Arm64InstructionId.FCVTZS_sisd_64h, Arm64Mnemonic.FCVTZS, "FCVTZS D0, H1");
        TestInst(FCVTZS(D31, H1), asm => asm.FCVTZS(D31, H1), Arm64InstructionId.FCVTZS_sisd_64h, Arm64Mnemonic.FCVTZS, "FCVTZS D31, H1");
        TestInst(FCVTZS(D0, H31), asm => asm.FCVTZS(D0, H31), Arm64InstructionId.FCVTZS_sisd_64h, Arm64Mnemonic.FCVTZS, "FCVTZS D0, H31");
        TestInst(FCVTZS(D31, H31), asm => asm.FCVTZS(D31, H31), Arm64InstructionId.FCVTZS_sisd_64h, Arm64Mnemonic.FCVTZS, "FCVTZS D31, H31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_sisd_64s_2()
    {
        TestInst(FCVTZS(D0, S1), asm => asm.FCVTZS(D0, S1), Arm64InstructionId.FCVTZS_sisd_64s, Arm64Mnemonic.FCVTZS, "FCVTZS D0, S1");
        TestInst(FCVTZS(D31, S1), asm => asm.FCVTZS(D31, S1), Arm64InstructionId.FCVTZS_sisd_64s, Arm64Mnemonic.FCVTZS, "FCVTZS D31, S1");
        TestInst(FCVTZS(D0, S31), asm => asm.FCVTZS(D0, S31), Arm64InstructionId.FCVTZS_sisd_64s, Arm64Mnemonic.FCVTZS, "FCVTZS D0, S31");
        TestInst(FCVTZS(D31, S31), asm => asm.FCVTZS(D31, S31), Arm64InstructionId.FCVTZS_sisd_64s, Arm64Mnemonic.FCVTZS, "FCVTZS D31, S31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_sisd_32d_3()
    {
        TestInst(FCVTZS(S0, D1), asm => asm.FCVTZS(S0, D1), Arm64InstructionId.FCVTZS_sisd_32d, Arm64Mnemonic.FCVTZS, "FCVTZS S0, D1");
        TestInst(FCVTZS(S31, D1), asm => asm.FCVTZS(S31, D1), Arm64InstructionId.FCVTZS_sisd_32d, Arm64Mnemonic.FCVTZS, "FCVTZS S31, D1");
        TestInst(FCVTZS(S0, D31), asm => asm.FCVTZS(S0, D31), Arm64InstructionId.FCVTZS_sisd_32d, Arm64Mnemonic.FCVTZS, "FCVTZS S0, D31");
        TestInst(FCVTZS(S31, D31), asm => asm.FCVTZS(S31, D31), Arm64InstructionId.FCVTZS_sisd_32d, Arm64Mnemonic.FCVTZS, "FCVTZS S31, D31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32h_float2fix_4()
    {
        TestInst(FCVTZS(W0, H1, 5), asm => asm.FCVTZS(W0, H1, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, H1, #5");
        TestInst(FCVTZS(W15, H1, 5), asm => asm.FCVTZS(W15, H1, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, H1, #5");
        TestInst(FCVTZS(WZR, H1, 5), asm => asm.FCVTZS(WZR, H1, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, H1, #5");
        TestInst(FCVTZS(W0, H31, 5), asm => asm.FCVTZS(W0, H31, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, H31, #5");
        TestInst(FCVTZS(W15, H31, 5), asm => asm.FCVTZS(W15, H31, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, H31, #5");
        TestInst(FCVTZS(WZR, H31, 5), asm => asm.FCVTZS(WZR, H31, 5), Arm64InstructionId.FCVTZS_32h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, H31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64h_float2fix_5()
    {
        TestInst(FCVTZS(X0, H1, 5), asm => asm.FCVTZS(X0, H1, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, H1, #5");
        TestInst(FCVTZS(X15, H1, 5), asm => asm.FCVTZS(X15, H1, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, H1, #5");
        TestInst(FCVTZS(XZR, H1, 5), asm => asm.FCVTZS(XZR, H1, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, H1, #5");
        TestInst(FCVTZS(X0, H31, 5), asm => asm.FCVTZS(X0, H31, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, H31, #5");
        TestInst(FCVTZS(X15, H31, 5), asm => asm.FCVTZS(X15, H31, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, H31, #5");
        TestInst(FCVTZS(XZR, H31, 5), asm => asm.FCVTZS(XZR, H31, 5), Arm64InstructionId.FCVTZS_64h_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, H31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32s_float2fix_6()
    {
        TestInst(FCVTZS(W0, S1, 5), asm => asm.FCVTZS(W0, S1, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, S1, #5");
        TestInst(FCVTZS(W15, S1, 5), asm => asm.FCVTZS(W15, S1, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, S1, #5");
        TestInst(FCVTZS(WZR, S1, 5), asm => asm.FCVTZS(WZR, S1, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, S1, #5");
        TestInst(FCVTZS(W0, S31, 5), asm => asm.FCVTZS(W0, S31, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, S31, #5");
        TestInst(FCVTZS(W15, S31, 5), asm => asm.FCVTZS(W15, S31, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, S31, #5");
        TestInst(FCVTZS(WZR, S31, 5), asm => asm.FCVTZS(WZR, S31, 5), Arm64InstructionId.FCVTZS_32s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, S31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64s_float2fix_7()
    {
        TestInst(FCVTZS(X0, S1, 5), asm => asm.FCVTZS(X0, S1, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, S1, #5");
        TestInst(FCVTZS(X15, S1, 5), asm => asm.FCVTZS(X15, S1, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, S1, #5");
        TestInst(FCVTZS(XZR, S1, 5), asm => asm.FCVTZS(XZR, S1, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, S1, #5");
        TestInst(FCVTZS(X0, S31, 5), asm => asm.FCVTZS(X0, S31, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, S31, #5");
        TestInst(FCVTZS(X15, S31, 5), asm => asm.FCVTZS(X15, S31, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, S31, #5");
        TestInst(FCVTZS(XZR, S31, 5), asm => asm.FCVTZS(XZR, S31, 5), Arm64InstructionId.FCVTZS_64s_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, S31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32d_float2fix_8()
    {
        TestInst(FCVTZS(W0, D1, 5), asm => asm.FCVTZS(W0, D1, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, D1, #5");
        TestInst(FCVTZS(W15, D1, 5), asm => asm.FCVTZS(W15, D1, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, D1, #5");
        TestInst(FCVTZS(WZR, D1, 5), asm => asm.FCVTZS(WZR, D1, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, D1, #5");
        TestInst(FCVTZS(W0, D31, 5), asm => asm.FCVTZS(W0, D31, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W0, D31, #5");
        TestInst(FCVTZS(W15, D31, 5), asm => asm.FCVTZS(W15, D31, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS W15, D31, #5");
        TestInst(FCVTZS(WZR, D31, 5), asm => asm.FCVTZS(WZR, D31, 5), Arm64InstructionId.FCVTZS_32d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, D31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64d_float2fix_9()
    {
        TestInst(FCVTZS(X0, D1, 5), asm => asm.FCVTZS(X0, D1, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, D1, #5");
        TestInst(FCVTZS(X15, D1, 5), asm => asm.FCVTZS(X15, D1, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, D1, #5");
        TestInst(FCVTZS(XZR, D1, 5), asm => asm.FCVTZS(XZR, D1, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, D1, #5");
        TestInst(FCVTZS(X0, D31, 5), asm => asm.FCVTZS(X0, D31, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X0, D31, #5");
        TestInst(FCVTZS(X15, D31, 5), asm => asm.FCVTZS(X15, D31, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS X15, D31, #5");
        TestInst(FCVTZS(XZR, D31, 5), asm => asm.FCVTZS(XZR, D31, 5), Arm64InstructionId.FCVTZS_64d_float2fix, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, D31, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32h_float2int_10()
    {
        TestInst(FCVTZS(W0, H1), asm => asm.FCVTZS(W0, H1), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, H1");
        TestInst(FCVTZS(W15, H1), asm => asm.FCVTZS(W15, H1), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, H1");
        TestInst(FCVTZS(WZR, H1), asm => asm.FCVTZS(WZR, H1), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, H1");
        TestInst(FCVTZS(W0, H31), asm => asm.FCVTZS(W0, H31), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, H31");
        TestInst(FCVTZS(W15, H31), asm => asm.FCVTZS(W15, H31), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, H31");
        TestInst(FCVTZS(WZR, H31), asm => asm.FCVTZS(WZR, H31), Arm64InstructionId.FCVTZS_32h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, H31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64h_float2int_11()
    {
        TestInst(FCVTZS(X0, H1), asm => asm.FCVTZS(X0, H1), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, H1");
        TestInst(FCVTZS(X15, H1), asm => asm.FCVTZS(X15, H1), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, H1");
        TestInst(FCVTZS(XZR, H1), asm => asm.FCVTZS(XZR, H1), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, H1");
        TestInst(FCVTZS(X0, H31), asm => asm.FCVTZS(X0, H31), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, H31");
        TestInst(FCVTZS(X15, H31), asm => asm.FCVTZS(X15, H31), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, H31");
        TestInst(FCVTZS(XZR, H31), asm => asm.FCVTZS(XZR, H31), Arm64InstructionId.FCVTZS_64h_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, H31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32s_float2int_12()
    {
        TestInst(FCVTZS(W0, S1), asm => asm.FCVTZS(W0, S1), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, S1");
        TestInst(FCVTZS(W15, S1), asm => asm.FCVTZS(W15, S1), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, S1");
        TestInst(FCVTZS(WZR, S1), asm => asm.FCVTZS(WZR, S1), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, S1");
        TestInst(FCVTZS(W0, S31), asm => asm.FCVTZS(W0, S31), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, S31");
        TestInst(FCVTZS(W15, S31), asm => asm.FCVTZS(W15, S31), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, S31");
        TestInst(FCVTZS(WZR, S31), asm => asm.FCVTZS(WZR, S31), Arm64InstructionId.FCVTZS_32s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, S31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64s_float2int_13()
    {
        TestInst(FCVTZS(X0, S1), asm => asm.FCVTZS(X0, S1), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, S1");
        TestInst(FCVTZS(X15, S1), asm => asm.FCVTZS(X15, S1), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, S1");
        TestInst(FCVTZS(XZR, S1), asm => asm.FCVTZS(XZR, S1), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, S1");
        TestInst(FCVTZS(X0, S31), asm => asm.FCVTZS(X0, S31), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, S31");
        TestInst(FCVTZS(X15, S31), asm => asm.FCVTZS(X15, S31), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, S31");
        TestInst(FCVTZS(XZR, S31), asm => asm.FCVTZS(XZR, S31), Arm64InstructionId.FCVTZS_64s_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, S31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_32d_float2int_14()
    {
        TestInst(FCVTZS(W0, D1), asm => asm.FCVTZS(W0, D1), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, D1");
        TestInst(FCVTZS(W15, D1), asm => asm.FCVTZS(W15, D1), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, D1");
        TestInst(FCVTZS(WZR, D1), asm => asm.FCVTZS(WZR, D1), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, D1");
        TestInst(FCVTZS(W0, D31), asm => asm.FCVTZS(W0, D31), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W0, D31");
        TestInst(FCVTZS(W15, D31), asm => asm.FCVTZS(W15, D31), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS W15, D31");
        TestInst(FCVTZS(WZR, D31), asm => asm.FCVTZS(WZR, D31), Arm64InstructionId.FCVTZS_32d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS WZR, D31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FCVTZS"/>.
    /// </summary>
    [TestMethod]
    public void Test_FCVTZS_64d_float2int_15()
    {
        TestInst(FCVTZS(X0, D1), asm => asm.FCVTZS(X0, D1), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, D1");
        TestInst(FCVTZS(X15, D1), asm => asm.FCVTZS(X15, D1), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, D1");
        TestInst(FCVTZS(XZR, D1), asm => asm.FCVTZS(XZR, D1), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, D1");
        TestInst(FCVTZS(X0, D31), asm => asm.FCVTZS(X0, D31), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X0, D31");
        TestInst(FCVTZS(X15, D31), asm => asm.FCVTZS(X15, D31), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS X15, D31");
        TestInst(FCVTZS(XZR, D31), asm => asm.FCVTZS(XZR, D31), Arm64InstructionId.FCVTZS_64d_float2int, Arm64Mnemonic.FCVTZS, "FCVTZS XZR, D31");
    }
}
