--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_16bit_top.twx cpu_16bit_top.ncd -o cpu_16bit_top.twr
cpu_16bit_top.pcf -ucf cpu_16bit_top.ucf

Design file:              cpu_16bit_top.ncd
Physical constraint file: cpu_16bit_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_1<0>   |    0.095(R)|    1.087(R)|clk_BUFGP         |   0.000|
data_1<1>   |    0.014(R)|    1.152(R)|clk_BUFGP         |   0.000|
data_1<2>   |    0.178(R)|    1.021(R)|clk_BUFGP         |   0.000|
data_1<3>   |    0.155(R)|    1.038(R)|clk_BUFGP         |   0.000|
data_1<4>   |    0.131(R)|    1.060(R)|clk_BUFGP         |   0.000|
data_1<5>   |    0.056(R)|    1.120(R)|clk_BUFGP         |   0.000|
data_1<6>   |   -0.044(R)|    1.199(R)|clk_BUFGP         |   0.000|
data_1<7>   |   -0.081(R)|    1.228(R)|clk_BUFGP         |   0.000|
data_1<8>   |    0.522(R)|    0.736(R)|clk_BUFGP         |   0.000|
data_1<9>   |    0.240(R)|    0.962(R)|clk_BUFGP         |   0.000|
data_1<10>  |    0.129(R)|    1.060(R)|clk_BUFGP         |   0.000|
data_1<11>  |    0.105(R)|    1.079(R)|clk_BUFGP         |   0.000|
data_1<12>  |    0.446(R)|    0.795(R)|clk_BUFGP         |   0.000|
data_1<13>  |    0.246(R)|    0.955(R)|clk_BUFGP         |   0.000|
data_1<14>  |    0.054(R)|    1.122(R)|clk_BUFGP         |   0.000|
data_1<15>  |    0.094(R)|    1.090(R)|clk_BUFGP         |   0.000|
data_2<0>   |   -0.455(R)|    1.524(R)|clk_BUFGP         |   0.000|
data_2<1>   |    0.510(R)|    0.752(R)|clk_BUFGP         |   0.000|
data_2<2>   |    0.054(R)|    1.119(R)|clk_BUFGP         |   0.000|
data_2<3>   |    0.268(R)|    0.948(R)|clk_BUFGP         |   0.000|
data_2<4>   |   -0.238(R)|    1.347(R)|clk_BUFGP         |   0.000|
data_2<5>   |    0.009(R)|    1.149(R)|clk_BUFGP         |   0.000|
data_2<6>   |    0.002(R)|    1.160(R)|clk_BUFGP         |   0.000|
data_2<7>   |   -0.071(R)|    1.219(R)|clk_BUFGP         |   0.000|
data_2<8>   |   -0.203(R)|    1.312(R)|clk_BUFGP         |   0.000|
data_2<9>   |    0.327(R)|    0.888(R)|clk_BUFGP         |   0.000|
data_2<10>  |   -0.078(R)|    1.223(R)|clk_BUFGP         |   0.000|
data_2<11>  |   -0.096(R)|    1.238(R)|clk_BUFGP         |   0.000|
data_2<12>  |   -0.002(R)|    1.152(R)|clk_BUFGP         |   0.000|
data_2<13>  |    0.270(R)|    0.934(R)|clk_BUFGP         |   0.000|
data_2<14>  |   -0.195(R)|    1.309(R)|clk_BUFGP         |   0.000|
data_2<15>  |    0.108(R)|    1.066(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
addr_1<0>   |   12.007(R)|clk_BUFGP         |   0.000|
addr_1<1>   |   12.397(R)|clk_BUFGP         |   0.000|
addr_1<2>   |   11.790(R)|clk_BUFGP         |   0.000|
addr_1<3>   |   11.140(R)|clk_BUFGP         |   0.000|
addr_1<4>   |   11.789(R)|clk_BUFGP         |   0.000|
addr_1<5>   |   11.751(R)|clk_BUFGP         |   0.000|
addr_1<6>   |   10.864(R)|clk_BUFGP         |   0.000|
addr_1<7>   |   11.799(R)|clk_BUFGP         |   0.000|
addr_1<8>   |   10.966(R)|clk_BUFGP         |   0.000|
addr_1<9>   |   11.207(R)|clk_BUFGP         |   0.000|
addr_1<10>  |   11.390(R)|clk_BUFGP         |   0.000|
addr_1<11>  |   11.292(R)|clk_BUFGP         |   0.000|
addr_1<12>  |   10.759(R)|clk_BUFGP         |   0.000|
addr_1<13>  |   11.176(R)|clk_BUFGP         |   0.000|
addr_1<14>  |   10.924(R)|clk_BUFGP         |   0.000|
addr_1<15>  |   10.398(R)|clk_BUFGP         |   0.000|
addr_2<0>   |   11.146(R)|clk_BUFGP         |   0.000|
addr_2<1>   |   12.859(R)|clk_BUFGP         |   0.000|
addr_2<2>   |   10.842(R)|clk_BUFGP         |   0.000|
addr_2<3>   |   10.662(R)|clk_BUFGP         |   0.000|
addr_2<4>   |   11.108(R)|clk_BUFGP         |   0.000|
addr_2<5>   |   11.243(R)|clk_BUFGP         |   0.000|
addr_2<6>   |   11.524(R)|clk_BUFGP         |   0.000|
addr_2<7>   |   12.091(R)|clk_BUFGP         |   0.000|
addr_2<8>   |   11.355(R)|clk_BUFGP         |   0.000|
addr_2<9>   |   12.252(R)|clk_BUFGP         |   0.000|
addr_2<10>  |   13.403(R)|clk_BUFGP         |   0.000|
addr_2<11>  |   11.007(R)|clk_BUFGP         |   0.000|
addr_2<12>  |   11.431(R)|clk_BUFGP         |   0.000|
addr_2<13>  |   11.695(R)|clk_BUFGP         |   0.000|
addr_2<14>  |   11.725(R)|clk_BUFGP         |   0.000|
addr_2<15>  |   11.853(R)|clk_BUFGP         |   0.000|
data_1<0>   |   14.854(R)|clk_BUFGP         |   0.000|
data_1<1>   |   14.462(R)|clk_BUFGP         |   0.000|
data_1<2>   |   14.672(R)|clk_BUFGP         |   0.000|
data_1<3>   |   14.212(R)|clk_BUFGP         |   0.000|
data_1<4>   |   14.935(R)|clk_BUFGP         |   0.000|
data_1<5>   |   14.600(R)|clk_BUFGP         |   0.000|
data_1<6>   |   13.842(R)|clk_BUFGP         |   0.000|
data_1<7>   |   13.989(R)|clk_BUFGP         |   0.000|
data_1<8>   |   14.057(R)|clk_BUFGP         |   0.000|
data_1<9>   |   13.844(R)|clk_BUFGP         |   0.000|
data_1<10>  |   13.515(R)|clk_BUFGP         |   0.000|
data_1<11>  |   15.312(R)|clk_BUFGP         |   0.000|
data_1<12>  |   13.837(R)|clk_BUFGP         |   0.000|
data_1<13>  |   13.604(R)|clk_BUFGP         |   0.000|
data_1<14>  |   13.803(R)|clk_BUFGP         |   0.000|
data_1<15>  |   14.039(R)|clk_BUFGP         |   0.000|
data_2<0>   |   10.637(R)|clk_BUFGP         |   0.000|
data_2<1>   |   11.251(R)|clk_BUFGP         |   0.000|
data_2<2>   |   10.996(R)|clk_BUFGP         |   0.000|
data_2<3>   |   10.999(R)|clk_BUFGP         |   0.000|
data_2<4>   |   10.952(R)|clk_BUFGP         |   0.000|
data_2<5>   |   11.466(R)|clk_BUFGP         |   0.000|
data_2<6>   |   11.477(R)|clk_BUFGP         |   0.000|
data_2<7>   |   10.848(R)|clk_BUFGP         |   0.000|
data_2<8>   |   11.149(R)|clk_BUFGP         |   0.000|
data_2<9>   |   11.935(R)|clk_BUFGP         |   0.000|
data_2<10>  |   11.240(R)|clk_BUFGP         |   0.000|
data_2<11>  |   11.693(R)|clk_BUFGP         |   0.000|
data_2<12>  |   11.396(R)|clk_BUFGP         |   0.000|
data_2<13>  |   12.399(R)|clk_BUFGP         |   0.000|
data_2<14>  |   10.631(R)|clk_BUFGP         |   0.000|
data_2<15>  |   11.622(R)|clk_BUFGP         |   0.000|
dyp0<4>     |   13.389(R)|clk_BUFGP         |   0.000|
dyp0<5>     |   13.633(R)|clk_BUFGP         |   0.000|
dyp0<6>     |   12.778(R)|clk_BUFGP         |   0.000|
dyp1<4>     |   14.160(R)|clk_BUFGP         |   0.000|
dyp1<5>     |   14.244(R)|clk_BUFGP         |   0.000|
dyp1<6>     |   12.492(R)|clk_BUFGP         |   0.000|
en_1        |   13.929(R)|clk_BUFGP         |   0.000|
led<0>      |   11.980(R)|clk_BUFGP         |   0.000|
led<1>      |   11.727(R)|clk_BUFGP         |   0.000|
led<2>      |   11.455(R)|clk_BUFGP         |   0.000|
led<3>      |   12.602(R)|clk_BUFGP         |   0.000|
led<4>      |   11.395(R)|clk_BUFGP         |   0.000|
led<5>      |   12.342(R)|clk_BUFGP         |   0.000|
led<6>      |   11.323(R)|clk_BUFGP         |   0.000|
led<7>      |   10.523(R)|clk_BUFGP         |   0.000|
led<8>      |   11.188(R)|clk_BUFGP         |   0.000|
led<9>      |   10.609(R)|clk_BUFGP         |   0.000|
led<10>     |   12.381(R)|clk_BUFGP         |   0.000|
led<11>     |   12.297(R)|clk_BUFGP         |   0.000|
led<12>     |   11.319(R)|clk_BUFGP         |   0.000|
led<13>     |   10.278(R)|clk_BUFGP         |   0.000|
led<14>     |   12.322(R)|clk_BUFGP         |   0.000|
led<15>     |   11.005(R)|clk_BUFGP         |   0.000|
oe_1        |   10.297(R)|clk_BUFGP         |   0.000|
oe_2        |   10.905(R)|clk_BUFGP         |   0.000|
rdn         |   15.216(R)|clk_BUFGP         |   0.000|
we_1        |   11.894(R)|clk_BUFGP         |   0.000|
we_2        |   12.645(R)|clk_BUFGP         |   0.000|
wrn         |   17.301(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.967|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_ready     |data_1<1>      |    6.872|
tbre           |data_1<0>      |    7.303|
tsre           |data_1<0>      |    8.005|
---------------+---------------+---------+


Analysis completed Wed Nov 29 19:57:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



