
fr_31_TaskNotifications.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005708  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080058a8  080058a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005910  08005910  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08005910  08005910  00015910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005918  08005918  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005918  08005918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800591c  0800591c  0001591c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b4c  2000006c  0800598c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bb8  0800598c  00024bb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000171b3  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003616  00000000  00000000  00037292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014c8  00000000  00000000  0003a8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001012  00000000  00000000  0003bd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004cb3  00000000  00000000  0003cd82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000172f0  00000000  00000000  00041a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099eb8  00000000  00000000  00058d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d34  00000000  00000000  000f2be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f8914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005890 	.word	0x08005890

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08005890 	.word	0x08005890

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	db0b      	blt.n	8000506 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	f003 021f 	and.w	r2, r3, #31
 80004f4:	4907      	ldr	r1, [pc, #28]	; (8000514 <__NVIC_EnableIRQ+0x38>)
 80004f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004fa:	095b      	lsrs	r3, r3, #5
 80004fc:	2001      	movs	r0, #1
 80004fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	e000e100 	.word	0xe000e100

08000518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	6039      	str	r1, [r7, #0]
 8000522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000528:	2b00      	cmp	r3, #0
 800052a:	db0a      	blt.n	8000542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	b2da      	uxtb	r2, r3
 8000530:	490c      	ldr	r1, [pc, #48]	; (8000564 <__NVIC_SetPriority+0x4c>)
 8000532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000536:	0112      	lsls	r2, r2, #4
 8000538:	b2d2      	uxtb	r2, r2
 800053a:	440b      	add	r3, r1
 800053c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000540:	e00a      	b.n	8000558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	b2da      	uxtb	r2, r3
 8000546:	4908      	ldr	r1, [pc, #32]	; (8000568 <__NVIC_SetPriority+0x50>)
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	f003 030f 	and.w	r3, r3, #15
 800054e:	3b04      	subs	r3, #4
 8000550:	0112      	lsls	r2, r2, #4
 8000552:	b2d2      	uxtb	r2, r2
 8000554:	440b      	add	r3, r1
 8000556:	761a      	strb	r2, [r3, #24]
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	e000e100 	.word	0xe000e100
 8000568:	e000ed00 	.word	0xe000ed00

0800056c <p13_interrupt_init>:
#include "stm32f4xx_hal.h"
#include "exti.h"

void p13_interrupt_init(void) {
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0

	// Enable GPIOC clock
	RCC->AHB1ENR |= 4; // 4 = 0B 0100
 8000570:	4b19      	ldr	r3, [pc, #100]	; (80005d8 <p13_interrupt_init+0x6c>)
 8000572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000574:	4a18      	ldr	r2, [pc, #96]	; (80005d8 <p13_interrupt_init+0x6c>)
 8000576:	f043 0304 	orr.w	r3, r3, #4
 800057a:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable SYSCFG clock
	RCC->APB2ENR |= 0x4000;
 800057c:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <p13_interrupt_init+0x6c>)
 800057e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000580:	4a15      	ldr	r2, [pc, #84]	; (80005d8 <p13_interrupt_init+0x6c>)
 8000582:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000586:	6453      	str	r3, [r2, #68]	; 0x44

	// Configure PC13 for push button interrupt
	GPIOC->MODER &= ~0xC000000;
 8000588:	4b14      	ldr	r3, [pc, #80]	; (80005dc <p13_interrupt_init+0x70>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a13      	ldr	r2, [pc, #76]	; (80005dc <p13_interrupt_init+0x70>)
 800058e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000592:	6013      	str	r3, [r2, #0]

	// Clear port selection for EXTI13
	SYSCFG->EXTICR[3] &= ~0x00F0;
 8000594:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <p13_interrupt_init+0x74>)
 8000596:	695b      	ldr	r3, [r3, #20]
 8000598:	4a11      	ldr	r2, [pc, #68]	; (80005e0 <p13_interrupt_init+0x74>)
 800059a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800059e:	6153      	str	r3, [r2, #20]

	// Select port C for EXTI13
	SYSCFG->EXTICR[3] |= 0x0020;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <p13_interrupt_init+0x74>)
 80005a2:	695b      	ldr	r3, [r3, #20]
 80005a4:	4a0e      	ldr	r2, [pc, #56]	; (80005e0 <p13_interrupt_init+0x74>)
 80005a6:	f043 0320 	orr.w	r3, r3, #32
 80005aa:	6153      	str	r3, [r2, #20]

	// unmask EXTI13
	EXTI->IMR |= 0x2000;
 80005ac:	4b0d      	ldr	r3, [pc, #52]	; (80005e4 <p13_interrupt_init+0x78>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a0c      	ldr	r2, [pc, #48]	; (80005e4 <p13_interrupt_init+0x78>)
 80005b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005b6:	6013      	str	r3, [r2, #0]

	// Select falling edge trigger
	EXTI->FTSR |= 0x2000;
 80005b8:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <p13_interrupt_init+0x78>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <p13_interrupt_init+0x78>)
 80005be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005c2:	60d3      	str	r3, [r2, #12]

	  /*  set the priority of the interrupt associated with the EXTI (External Interrupt) lines 15 to 10 */
	NVIC_SetPriority(EXTI15_10_IRQn,6);
 80005c4:	2106      	movs	r1, #6
 80005c6:	2028      	movs	r0, #40	; 0x28
 80005c8:	f7ff ffa6 	bl	8000518 <__NVIC_SetPriority>

	    /* Enable EXTI  in the NVIC Nested Vector Interrupt Controller for the group of lines 15 till 10 */
	NVIC_EnableIRQ(EXTI15_10_IRQn); // EXTI15_10_IRQn refers to the group of external interrupt lines 15 to 10.
 80005cc:	2028      	movs	r0, #40	; 0x28
 80005ce:	f7ff ff85 	bl	80004dc <__NVIC_EnableIRQ>
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40023800 	.word	0x40023800
 80005dc:	40020800 	.word	0x40020800
 80005e0:	40013800 	.word	0x40013800
 80005e4:	40013c00 	.word	0x40013c00

080005e8 <main>:
static TaskHandle_t xHandlerTask = NULL;

void HandlerTask(void *pvParams);

int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af02      	add	r7, sp, #8

  HAL_Init();
 80005ee:	f000 fb13 	bl	8000c18 <HAL_Init>

  SystemClock_Config();
 80005f2:	f000 f853 	bl	800069c <SystemClock_Config>


  MX_GPIO_Init();
 80005f6:	f000 f8af 	bl	8000758 <MX_GPIO_Init>
  USART2_UART_TX_Init();
 80005fa:	f000 fa9b 	bl	8000b34 <USART2_UART_TX_Init>

  p13_interrupt_init();
 80005fe:	f7ff ffb5 	bl	800056c <p13_interrupt_init>

  xTaskCreate(HandlerTask,
 8000602:	4b06      	ldr	r3, [pc, #24]	; (800061c <main+0x34>)
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	2303      	movs	r3, #3
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2300      	movs	r3, #0
 800060c:	2280      	movs	r2, #128	; 0x80
 800060e:	4904      	ldr	r1, [pc, #16]	; (8000620 <main+0x38>)
 8000610:	4804      	ldr	r0, [pc, #16]	; (8000624 <main+0x3c>)
 8000612:	f002 fdb6 	bl	8003182 <xTaskCreate>
		  STACK_SIZE,
		  NULL,
		  3,
		  &xHandlerTask);

  vTaskStartScheduler();
 8000616:	f002 fef9 	bl	800340c <vTaskStartScheduler>

  while (1)
 800061a:	e7fe      	b.n	800061a <main+0x32>
 800061c:	20000088 	.word	0x20000088
 8000620:	080058a8 	.word	0x080058a8
 8000624:	08000629 	.word	0x08000629

08000628 <HandlerTask>:
  }

}

void HandlerTask(void *pvParams)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	const TickType_t xMaxExpectedBlockTime= pdMS_TO_TICKS(100);
 8000630:	2364      	movs	r3, #100	; 0x64
 8000632:	60fb      	str	r3, [r7, #12]

	while(1)
		{
			if(0!=(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime)))
 8000634:	68f9      	ldr	r1, [r7, #12]
 8000636:	2000      	movs	r0, #0
 8000638:	f003 fbbc 	bl	8003db4 <ulTaskNotifyTake>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d0f8      	beq.n	8000634 <HandlerTask+0xc>
			{
				printf("Handler task ----------- processing events\r\n");
 8000642:	4802      	ldr	r0, [pc, #8]	; (800064c <HandlerTask+0x24>)
 8000644:	f004 fd80 	bl	8005148 <puts>
			if(0!=(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime)))
 8000648:	e7f4      	b.n	8000634 <HandlerTask+0xc>
 800064a:	bf00      	nop
 800064c:	080058b4 	.word	0x080058b4

08000650 <EXTI15_10_IRQHandler>:
		}
}


void EXTI15_10_IRQHandler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
	//clear interrupt event register
	EXTI->PR = 0x2000; //we deal about PC13
 8000656:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <EXTI15_10_IRQHandler+0x40>)
 8000658:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800065c:	615a      	str	r2, [r3, #20]


	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800065e:	2300      	movs	r3, #0
 8000660:	607b      	str	r3, [r7, #4]
	vTaskNotifyGiveFromISR(xHandlerTask, &xHigherPriorityTaskWoken);
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <EXTI15_10_IRQHandler+0x44>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	1d3a      	adds	r2, r7, #4
 8000668:	4611      	mov	r1, r2
 800066a:	4618      	mov	r0, r3
 800066c:	f003 fbea 	bl	8003e44 <vTaskNotifyGiveFromISR>


	//request a context switch
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d007      	beq.n	8000686 <EXTI15_10_IRQHandler+0x36>
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <EXTI15_10_IRQHandler+0x48>)
 8000678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	f3bf 8f4f 	dsb	sy
 8000682:	f3bf 8f6f 	isb	sy
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40013c00 	.word	0x40013c00
 8000694:	20000088 	.word	0x20000088
 8000698:	e000ed04 	.word	0xe000ed04

0800069c <SystemClock_Config>:



void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b094      	sub	sp, #80	; 0x50
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	2230      	movs	r2, #48	; 0x30
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 fe2c 	bl	8005308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	4b22      	ldr	r3, [pc, #136]	; (8000750 <SystemClock_Config+0xb4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <SystemClock_Config+0xb4>)
 80006ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ce:	6413      	str	r3, [r2, #64]	; 0x40
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <SystemClock_Config+0xb4>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b1c      	ldr	r3, [pc, #112]	; (8000754 <SystemClock_Config+0xb8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1b      	ldr	r2, [pc, #108]	; (8000754 <SystemClock_Config+0xb8>)
 80006e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b19      	ldr	r3, [pc, #100]	; (8000754 <SystemClock_Config+0xb8>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f8:	2302      	movs	r3, #2
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fc:	2301      	movs	r3, #1
 80006fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	2310      	movs	r3, #16
 8000702:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000704:	2300      	movs	r3, #0
 8000706:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000708:	f107 0320 	add.w	r3, r7, #32
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fd2b 	bl	8001168 <HAL_RCC_OscConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000718:	f000 f84a 	bl	80007b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	230f      	movs	r3, #15
 800071e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f000 ff8e 	bl	8001658 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000742:	f000 f835 	bl	80007b0 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3750      	adds	r7, #80	; 0x50
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	40007000 	.word	0x40007000

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <MX_GPIO_Init+0x30>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a08      	ldr	r2, [pc, #32]	; (8000788 <MX_GPIO_Init+0x30>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
 800076e:	4b06      	ldr	r3, [pc, #24]	; (8000788 <MX_GPIO_Init+0x30>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800

0800078c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a04      	ldr	r2, [pc, #16]	; (80007ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d101      	bne.n	80007a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800079e:	f000 fa5d 	bl	8000c5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40010000 	.word	0x40010000

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b4:	b672      	cpsid	i
}
 80007b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b8:	e7fe      	b.n	80007b8 <Error_Handler+0x8>
	...

080007bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <HAL_MspInit+0x54>)
 80007c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ca:	4a11      	ldr	r2, [pc, #68]	; (8000810 <HAL_MspInit+0x54>)
 80007cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d0:	6453      	str	r3, [r2, #68]	; 0x44
 80007d2:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <HAL_MspInit+0x54>)
 80007d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <HAL_MspInit+0x54>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	4a0a      	ldr	r2, [pc, #40]	; (8000810 <HAL_MspInit+0x54>)
 80007e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ec:	6413      	str	r3, [r2, #64]	; 0x40
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <HAL_MspInit+0x54>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007fa:	2200      	movs	r2, #0
 80007fc:	210f      	movs	r1, #15
 80007fe:	f06f 0001 	mvn.w	r0, #1
 8000802:	f000 fb03 	bl	8000e0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800

08000814 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	; 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a19      	ldr	r2, [pc, #100]	; (8000898 <HAL_UART_MspInit+0x84>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12b      	bne.n	800088e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b18      	ldr	r3, [pc, #96]	; (800089c <HAL_UART_MspInit+0x88>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	4a17      	ldr	r2, [pc, #92]	; (800089c <HAL_UART_MspInit+0x88>)
 8000840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000844:	6413      	str	r3, [r2, #64]	; 0x40
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <HAL_UART_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <HAL_UART_MspInit+0x88>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a10      	ldr	r2, [pc, #64]	; (800089c <HAL_UART_MspInit+0x88>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b0e      	ldr	r3, [pc, #56]	; (800089c <HAL_UART_MspInit+0x88>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800086e:	230c      	movs	r3, #12
 8000870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087a:	2303      	movs	r3, #3
 800087c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800087e:	2307      	movs	r3, #7
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	4805      	ldr	r0, [pc, #20]	; (80008a0 <HAL_UART_MspInit+0x8c>)
 800088a:	f000 fae9 	bl	8000e60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800088e:	bf00      	nop
 8000890:	3728      	adds	r7, #40	; 0x28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40004400 	.word	0x40004400
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020000 	.word	0x40020000

080008a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08c      	sub	sp, #48	; 0x30
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008ac:	2300      	movs	r3, #0
 80008ae:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	4b2e      	ldr	r3, [pc, #184]	; (8000974 <HAL_InitTick+0xd0>)
 80008ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008bc:	4a2d      	ldr	r2, [pc, #180]	; (8000974 <HAL_InitTick+0xd0>)
 80008be:	f043 0301 	orr.w	r3, r3, #1
 80008c2:	6453      	str	r3, [r2, #68]	; 0x44
 80008c4:	4b2b      	ldr	r3, [pc, #172]	; (8000974 <HAL_InitTick+0xd0>)
 80008c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c8:	f003 0301 	and.w	r3, r3, #1
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008d0:	f107 020c 	add.w	r2, r7, #12
 80008d4:	f107 0310 	add.w	r3, r7, #16
 80008d8:	4611      	mov	r1, r2
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 f89c 	bl	8001a18 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008e0:	f001 f886 	bl	80019f0 <HAL_RCC_GetPCLK2Freq>
 80008e4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e8:	4a23      	ldr	r2, [pc, #140]	; (8000978 <HAL_InitTick+0xd4>)
 80008ea:	fba2 2303 	umull	r2, r3, r2, r3
 80008ee:	0c9b      	lsrs	r3, r3, #18
 80008f0:	3b01      	subs	r3, #1
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008f4:	4b21      	ldr	r3, [pc, #132]	; (800097c <HAL_InitTick+0xd8>)
 80008f6:	4a22      	ldr	r2, [pc, #136]	; (8000980 <HAL_InitTick+0xdc>)
 80008f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008fa:	4b20      	ldr	r3, [pc, #128]	; (800097c <HAL_InitTick+0xd8>)
 80008fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000900:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000902:	4a1e      	ldr	r2, [pc, #120]	; (800097c <HAL_InitTick+0xd8>)
 8000904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000906:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <HAL_InitTick+0xd8>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090e:	4b1b      	ldr	r3, [pc, #108]	; (800097c <HAL_InitTick+0xd8>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000914:	4b19      	ldr	r3, [pc, #100]	; (800097c <HAL_InitTick+0xd8>)
 8000916:	2200      	movs	r2, #0
 8000918:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800091a:	4818      	ldr	r0, [pc, #96]	; (800097c <HAL_InitTick+0xd8>)
 800091c:	f001 f8ae 	bl	8001a7c <HAL_TIM_Base_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000926:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800092a:	2b00      	cmp	r3, #0
 800092c:	d11b      	bne.n	8000966 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800092e:	4813      	ldr	r0, [pc, #76]	; (800097c <HAL_InitTick+0xd8>)
 8000930:	f001 f8fe 	bl	8001b30 <HAL_TIM_Base_Start_IT>
 8000934:	4603      	mov	r3, r0
 8000936:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800093a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800093e:	2b00      	cmp	r3, #0
 8000940:	d111      	bne.n	8000966 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000942:	2019      	movs	r0, #25
 8000944:	f000 fa7e 	bl	8000e44 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b0f      	cmp	r3, #15
 800094c:	d808      	bhi.n	8000960 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800094e:	2200      	movs	r2, #0
 8000950:	6879      	ldr	r1, [r7, #4]
 8000952:	2019      	movs	r0, #25
 8000954:	f000 fa5a 	bl	8000e0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000958:	4a0a      	ldr	r2, [pc, #40]	; (8000984 <HAL_InitTick+0xe0>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6013      	str	r3, [r2, #0]
 800095e:	e002      	b.n	8000966 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000960:	2301      	movs	r3, #1
 8000962:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000966:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800096a:	4618      	mov	r0, r3
 800096c:	3730      	adds	r7, #48	; 0x30
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800
 8000978:	431bde83 	.word	0x431bde83
 800097c:	2000008c 	.word	0x2000008c
 8000980:	40010000 	.word	0x40010000
 8000984:	20000004 	.word	0x20000004

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800098c:	e7fe      	b.n	800098c <NMI_Handler+0x4>

0800098e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <MemManage_Handler+0x4>

0800099a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <BusFault_Handler+0x4>

080009a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <UsageFault_Handler+0x4>

080009a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009b8:	4802      	ldr	r0, [pc, #8]	; (80009c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009ba:	f001 f91b 	bl	8001bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2000008c 	.word	0x2000008c

080009c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	e00a      	b.n	80009f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009da:	f3af 8000 	nop.w
 80009de:	4601      	mov	r1, r0
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	1c5a      	adds	r2, r3, #1
 80009e4:	60ba      	str	r2, [r7, #8]
 80009e6:	b2ca      	uxtb	r2, r1
 80009e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	3301      	adds	r3, #1
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697a      	ldr	r2, [r7, #20]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	dbf0      	blt.n	80009da <_read+0x12>
  }

  return len;
 80009f8:	687b      	ldr	r3, [r7, #4]
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3718      	adds	r7, #24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b086      	sub	sp, #24
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	60f8      	str	r0, [r7, #12]
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
 8000a12:	e009      	b.n	8000a28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	60ba      	str	r2, [r7, #8]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f000 f8c5 	bl	8000bac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	dbf1      	blt.n	8000a14 <_write+0x12>
  }
  return len;
 8000a30:	687b      	ldr	r3, [r7, #4]
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <_close>:

int _close(int file)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
 8000a5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a62:	605a      	str	r2, [r3, #4]
  return 0;
 8000a64:	2300      	movs	r3, #0
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <_isatty>:

int _isatty(int file)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3714      	adds	r7, #20
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
	...

08000aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aac:	4a14      	ldr	r2, [pc, #80]	; (8000b00 <_sbrk+0x5c>)
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <_sbrk+0x60>)
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <_sbrk+0x64>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	; (8000b0c <_sbrk+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac6:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d207      	bcs.n	8000ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad4:	f004 fc66 	bl	80053a4 <__errno>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	e009      	b.n	8000af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <_sbrk+0x64>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aea:	4b07      	ldr	r3, [pc, #28]	; (8000b08 <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a05      	ldr	r2, [pc, #20]	; (8000b08 <_sbrk+0x64>)
 8000af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af6:	68fb      	ldr	r3, [r7, #12]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20020000 	.word	0x20020000
 8000b04:	00000400 	.word	0x00000400
 8000b08:	200000d4 	.word	0x200000d4
 8000b0c:	20004bb8 	.word	0x20004bb8

08000b10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <SystemInit+0x20>)
 8000b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b1a:	4a05      	ldr	r2, [pc, #20]	; (8000b30 <SystemInit+0x20>)
 8000b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <USART2_UART_TX_Init>:

UART_HandleTypeDef huart2;


void USART2_UART_TX_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000b38:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b3a:	4a0f      	ldr	r2, [pc, #60]	; (8000b78 <USART2_UART_TX_Init+0x44>)
 8000b3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b4c:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b5a:	2208      	movs	r2, #8
 8000b5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5e:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {}
 8000b6a:	4802      	ldr	r0, [pc, #8]	; (8000b74 <USART2_UART_TX_Init+0x40>)
 8000b6c:	f001 fa06 	bl	8001f7c <HAL_UART_Init>
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200000d8 	.word	0x200000d8
 8000b78:	40004400 	.word	0x40004400

08000b7c <USART2_write>:
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK) {}
}

int USART2_write(int ch) {
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	while(!(USART2 -> SR & 0x0080)) {}
 8000b84:	bf00      	nop
 8000b86:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <USART2_write+0x2c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d0f9      	beq.n	8000b86 <USART2_write+0xa>
	USART2-> DR = (ch & 0xFF);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a04      	ldr	r2, [pc, #16]	; (8000ba8 <USART2_write+0x2c>)
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	6053      	str	r3, [r2, #4]

	return ch;
 8000b9a:	687b      	ldr	r3, [r7, #4]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr
 8000ba8:	40004400 	.word	0x40004400

08000bac <__io_putchar>:


int __io_putchar(int ch){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	USART2_write(ch);
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f7ff ffe1 	bl	8000b7c <USART2_write>

	return ch;
 8000bba:	687b      	ldr	r3, [r7, #4]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bc8:	480d      	ldr	r0, [pc, #52]	; (8000c00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bca:	490e      	ldr	r1, [pc, #56]	; (8000c04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bcc:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000be0:	4c0b      	ldr	r4, [pc, #44]	; (8000c10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bee:	f7ff ff8f 	bl	8000b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bf2:	f004 fbdd 	bl	80053b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf6:	f7ff fcf7 	bl	80005e8 <main>
  bx  lr    
 8000bfa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c04:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c08:	08005920 	.word	0x08005920
  ldr r2, =_sbss
 8000c0c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c10:	20004bb8 	.word	0x20004bb8

08000c14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c14:	e7fe      	b.n	8000c14 <ADC_IRQHandler>
	...

08000c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <HAL_Init+0x40>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <HAL_Init+0x40>)
 8000c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <HAL_Init+0x40>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a0a      	ldr	r2, [pc, #40]	; (8000c58 <HAL_Init+0x40>)
 8000c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_Init+0x40>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <HAL_Init+0x40>)
 8000c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c40:	2003      	movs	r0, #3
 8000c42:	f000 f8d8 	bl	8000df6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c46:	200f      	movs	r0, #15
 8000c48:	f7ff fe2c 	bl	80008a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c4c:	f7ff fdb6 	bl	80007bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40023c00 	.word	0x40023c00

08000c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <HAL_IncTick+0x20>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <HAL_IncTick+0x24>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a04      	ldr	r2, [pc, #16]	; (8000c80 <HAL_IncTick+0x24>)
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	2000011c 	.word	0x2000011c

08000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_GetTick+0x14>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	2000011c 	.word	0x2000011c

08000c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cce:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	60d3      	str	r3, [r2, #12]
}
 8000cd4:	bf00      	nop
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce8:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <__NVIC_GetPriorityGrouping+0x18>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	f003 0307 	and.w	r3, r3, #7
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	db0b      	blt.n	8000d2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	f003 021f 	and.w	r2, r3, #31
 8000d18:	4907      	ldr	r1, [pc, #28]	; (8000d38 <__NVIC_EnableIRQ+0x38>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	095b      	lsrs	r3, r3, #5
 8000d20:	2001      	movs	r0, #1
 8000d22:	fa00 f202 	lsl.w	r2, r0, r2
 8000d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000e100 	.word	0xe000e100

08000d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	db0a      	blt.n	8000d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	490c      	ldr	r1, [pc, #48]	; (8000d88 <__NVIC_SetPriority+0x4c>)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	0112      	lsls	r2, r2, #4
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	440b      	add	r3, r1
 8000d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d64:	e00a      	b.n	8000d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4908      	ldr	r1, [pc, #32]	; (8000d8c <__NVIC_SetPriority+0x50>)
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	f003 030f 	and.w	r3, r3, #15
 8000d72:	3b04      	subs	r3, #4
 8000d74:	0112      	lsls	r2, r2, #4
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	440b      	add	r3, r1
 8000d7a:	761a      	strb	r2, [r3, #24]
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000e100 	.word	0xe000e100
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b089      	sub	sp, #36	; 0x24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	f003 0307 	and.w	r3, r3, #7
 8000da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	f1c3 0307 	rsb	r3, r3, #7
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	bf28      	it	cs
 8000dae:	2304      	movcs	r3, #4
 8000db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	3304      	adds	r3, #4
 8000db6:	2b06      	cmp	r3, #6
 8000db8:	d902      	bls.n	8000dc0 <NVIC_EncodePriority+0x30>
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3b03      	subs	r3, #3
 8000dbe:	e000      	b.n	8000dc2 <NVIC_EncodePriority+0x32>
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	43d9      	mvns	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	4313      	orrs	r3, r2
         );
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3724      	adds	r7, #36	; 0x24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ff4c 	bl	8000c9c <__NVIC_SetPriorityGrouping>
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
 8000e18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e1e:	f7ff ff61 	bl	8000ce4 <__NVIC_GetPriorityGrouping>
 8000e22:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	68b9      	ldr	r1, [r7, #8]
 8000e28:	6978      	ldr	r0, [r7, #20]
 8000e2a:	f7ff ffb1 	bl	8000d90 <NVIC_EncodePriority>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff80 	bl	8000d3c <__NVIC_SetPriority>
}
 8000e3c:	bf00      	nop
 8000e3e:	3718      	adds	r7, #24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff ff54 	bl	8000d00 <__NVIC_EnableIRQ>
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
 8000e7a:	e159      	b.n	8001130 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	697a      	ldr	r2, [r7, #20]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	f040 8148 	bne.w	800112a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0303 	and.w	r3, r3, #3
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d005      	beq.n	8000eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d130      	bne.n	8000f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	68da      	ldr	r2, [r3, #12]
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ee8:	2201      	movs	r2, #1
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	69ba      	ldr	r2, [r7, #24]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	091b      	lsrs	r3, r3, #4
 8000efe:	f003 0201 	and.w	r2, r3, #1
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d017      	beq.n	8000f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	689a      	ldr	r2, [r3, #8]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f003 0303 	and.w	r3, r3, #3
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d123      	bne.n	8000fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	08da      	lsrs	r2, r3, #3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3208      	adds	r2, #8
 8000f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	f003 0307 	and.w	r3, r3, #7
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	220f      	movs	r2, #15
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	691a      	ldr	r2, [r3, #16]
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	08da      	lsrs	r2, r3, #3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	3208      	adds	r2, #8
 8000f9e:	69b9      	ldr	r1, [r7, #24]
 8000fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0203 	and.w	r2, r3, #3
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 80a2 	beq.w	800112a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b57      	ldr	r3, [pc, #348]	; (8001148 <HAL_GPIO_Init+0x2e8>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	4a56      	ldr	r2, [pc, #344]	; (8001148 <HAL_GPIO_Init+0x2e8>)
 8000ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ff6:	4b54      	ldr	r3, [pc, #336]	; (8001148 <HAL_GPIO_Init+0x2e8>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001002:	4a52      	ldr	r2, [pc, #328]	; (800114c <HAL_GPIO_Init+0x2ec>)
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	089b      	lsrs	r3, r3, #2
 8001008:	3302      	adds	r3, #2
 800100a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800100e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f003 0303 	and.w	r3, r3, #3
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	220f      	movs	r2, #15
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43db      	mvns	r3, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4013      	ands	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a49      	ldr	r2, [pc, #292]	; (8001150 <HAL_GPIO_Init+0x2f0>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d019      	beq.n	8001062 <HAL_GPIO_Init+0x202>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a48      	ldr	r2, [pc, #288]	; (8001154 <HAL_GPIO_Init+0x2f4>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d013      	beq.n	800105e <HAL_GPIO_Init+0x1fe>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a47      	ldr	r2, [pc, #284]	; (8001158 <HAL_GPIO_Init+0x2f8>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d00d      	beq.n	800105a <HAL_GPIO_Init+0x1fa>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a46      	ldr	r2, [pc, #280]	; (800115c <HAL_GPIO_Init+0x2fc>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d007      	beq.n	8001056 <HAL_GPIO_Init+0x1f6>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a45      	ldr	r2, [pc, #276]	; (8001160 <HAL_GPIO_Init+0x300>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d101      	bne.n	8001052 <HAL_GPIO_Init+0x1f2>
 800104e:	2304      	movs	r3, #4
 8001050:	e008      	b.n	8001064 <HAL_GPIO_Init+0x204>
 8001052:	2307      	movs	r3, #7
 8001054:	e006      	b.n	8001064 <HAL_GPIO_Init+0x204>
 8001056:	2303      	movs	r3, #3
 8001058:	e004      	b.n	8001064 <HAL_GPIO_Init+0x204>
 800105a:	2302      	movs	r3, #2
 800105c:	e002      	b.n	8001064 <HAL_GPIO_Init+0x204>
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <HAL_GPIO_Init+0x204>
 8001062:	2300      	movs	r3, #0
 8001064:	69fa      	ldr	r2, [r7, #28]
 8001066:	f002 0203 	and.w	r2, r2, #3
 800106a:	0092      	lsls	r2, r2, #2
 800106c:	4093      	lsls	r3, r2
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001074:	4935      	ldr	r1, [pc, #212]	; (800114c <HAL_GPIO_Init+0x2ec>)
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	089b      	lsrs	r3, r3, #2
 800107a:	3302      	adds	r3, #2
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001082:	4b38      	ldr	r3, [pc, #224]	; (8001164 <HAL_GPIO_Init+0x304>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	43db      	mvns	r3, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4013      	ands	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010a6:	4a2f      	ldr	r2, [pc, #188]	; (8001164 <HAL_GPIO_Init+0x304>)
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <HAL_GPIO_Init+0x304>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010d0:	4a24      	ldr	r2, [pc, #144]	; (8001164 <HAL_GPIO_Init+0x304>)
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010d6:	4b23      	ldr	r3, [pc, #140]	; (8001164 <HAL_GPIO_Init+0x304>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d003      	beq.n	80010fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010fa:	4a1a      	ldr	r2, [pc, #104]	; (8001164 <HAL_GPIO_Init+0x304>)
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001100:	4b18      	ldr	r3, [pc, #96]	; (8001164 <HAL_GPIO_Init+0x304>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d003      	beq.n	8001124 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	4313      	orrs	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001124:	4a0f      	ldr	r2, [pc, #60]	; (8001164 <HAL_GPIO_Init+0x304>)
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3301      	adds	r3, #1
 800112e:	61fb      	str	r3, [r7, #28]
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	2b0f      	cmp	r3, #15
 8001134:	f67f aea2 	bls.w	8000e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	3724      	adds	r7, #36	; 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40023800 	.word	0x40023800
 800114c:	40013800 	.word	0x40013800
 8001150:	40020000 	.word	0x40020000
 8001154:	40020400 	.word	0x40020400
 8001158:	40020800 	.word	0x40020800
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40021000 	.word	0x40021000
 8001164:	40013c00 	.word	0x40013c00

08001168 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e267      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b00      	cmp	r3, #0
 8001184:	d075      	beq.n	8001272 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001186:	4b88      	ldr	r3, [pc, #544]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f003 030c 	and.w	r3, r3, #12
 800118e:	2b04      	cmp	r3, #4
 8001190:	d00c      	beq.n	80011ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001192:	4b85      	ldr	r3, [pc, #532]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800119a:	2b08      	cmp	r3, #8
 800119c:	d112      	bne.n	80011c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800119e:	4b82      	ldr	r3, [pc, #520]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011aa:	d10b      	bne.n	80011c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ac:	4b7e      	ldr	r3, [pc, #504]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d05b      	beq.n	8001270 <HAL_RCC_OscConfig+0x108>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d157      	bne.n	8001270 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e242      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011cc:	d106      	bne.n	80011dc <HAL_RCC_OscConfig+0x74>
 80011ce:	4b76      	ldr	r3, [pc, #472]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a75      	ldr	r2, [pc, #468]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	e01d      	b.n	8001218 <HAL_RCC_OscConfig+0xb0>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011e4:	d10c      	bne.n	8001200 <HAL_RCC_OscConfig+0x98>
 80011e6:	4b70      	ldr	r3, [pc, #448]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a6f      	ldr	r2, [pc, #444]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	4b6d      	ldr	r3, [pc, #436]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a6c      	ldr	r2, [pc, #432]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80011f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	e00b      	b.n	8001218 <HAL_RCC_OscConfig+0xb0>
 8001200:	4b69      	ldr	r3, [pc, #420]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a68      	ldr	r2, [pc, #416]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001206:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	4b66      	ldr	r3, [pc, #408]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a65      	ldr	r2, [pc, #404]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001212:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001216:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d013      	beq.n	8001248 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001220:	f7ff fd30 	bl	8000c84 <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001228:	f7ff fd2c 	bl	8000c84 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b64      	cmp	r3, #100	; 0x64
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e207      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123a:	4b5b      	ldr	r3, [pc, #364]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d0f0      	beq.n	8001228 <HAL_RCC_OscConfig+0xc0>
 8001246:	e014      	b.n	8001272 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001248:	f7ff fd1c 	bl	8000c84 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001250:	f7ff fd18 	bl	8000c84 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b64      	cmp	r3, #100	; 0x64
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e1f3      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001262:	4b51      	ldr	r3, [pc, #324]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0xe8>
 800126e:	e000      	b.n	8001272 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d063      	beq.n	8001346 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800127e:	4b4a      	ldr	r3, [pc, #296]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00b      	beq.n	80012a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128a:	4b47      	ldr	r3, [pc, #284]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001292:	2b08      	cmp	r3, #8
 8001294:	d11c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001296:	4b44      	ldr	r3, [pc, #272]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d116      	bne.n	80012d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a2:	4b41      	ldr	r3, [pc, #260]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d005      	beq.n	80012ba <HAL_RCC_OscConfig+0x152>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d001      	beq.n	80012ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e1c7      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ba:	4b3b      	ldr	r3, [pc, #236]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	691b      	ldr	r3, [r3, #16]
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	4937      	ldr	r1, [pc, #220]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ce:	e03a      	b.n	8001346 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d020      	beq.n	800131a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d8:	4b34      	ldr	r3, [pc, #208]	; (80013ac <HAL_RCC_OscConfig+0x244>)
 80012da:	2201      	movs	r2, #1
 80012dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012de:	f7ff fcd1 	bl	8000c84 <HAL_GetTick>
 80012e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fccd 	bl	8000c84 <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e1a8      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f8:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d0f0      	beq.n	80012e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001304:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	4925      	ldr	r1, [pc, #148]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 8001314:	4313      	orrs	r3, r2
 8001316:	600b      	str	r3, [r1, #0]
 8001318:	e015      	b.n	8001346 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800131a:	4b24      	ldr	r3, [pc, #144]	; (80013ac <HAL_RCC_OscConfig+0x244>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001320:	f7ff fcb0 	bl	8000c84 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001328:	f7ff fcac 	bl	8000c84 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e187      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133a:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f0      	bne.n	8001328 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	2b00      	cmp	r3, #0
 8001350:	d036      	beq.n	80013c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d016      	beq.n	8001388 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <HAL_RCC_OscConfig+0x248>)
 800135c:	2201      	movs	r2, #1
 800135e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001360:	f7ff fc90 	bl	8000c84 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001368:	f7ff fc8c 	bl	8000c84 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e167      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <HAL_RCC_OscConfig+0x240>)
 800137c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x200>
 8001386:	e01b      	b.n	80013c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_RCC_OscConfig+0x248>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138e:	f7ff fc79 	bl	8000c84 <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001394:	e00e      	b.n	80013b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001396:	f7ff fc75 	bl	8000c84 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d907      	bls.n	80013b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e150      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
 80013a8:	40023800 	.word	0x40023800
 80013ac:	42470000 	.word	0x42470000
 80013b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b4:	4b88      	ldr	r3, [pc, #544]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80013b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ea      	bne.n	8001396 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f000 8097 	beq.w	80014fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d2:	4b81      	ldr	r3, [pc, #516]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10f      	bne.n	80013fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	4b7d      	ldr	r3, [pc, #500]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	4a7c      	ldr	r2, [pc, #496]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ec:	6413      	str	r3, [r2, #64]	; 0x40
 80013ee:	4b7a      	ldr	r3, [pc, #488]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fe:	4b77      	ldr	r3, [pc, #476]	; (80015dc <HAL_RCC_OscConfig+0x474>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001406:	2b00      	cmp	r3, #0
 8001408:	d118      	bne.n	800143c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800140a:	4b74      	ldr	r3, [pc, #464]	; (80015dc <HAL_RCC_OscConfig+0x474>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a73      	ldr	r2, [pc, #460]	; (80015dc <HAL_RCC_OscConfig+0x474>)
 8001410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001416:	f7ff fc35 	bl	8000c84 <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141e:	f7ff fc31 	bl	8000c84 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e10c      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	4b6a      	ldr	r3, [pc, #424]	; (80015dc <HAL_RCC_OscConfig+0x474>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d106      	bne.n	8001452 <HAL_RCC_OscConfig+0x2ea>
 8001444:	4b64      	ldr	r3, [pc, #400]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001448:	4a63      	ldr	r2, [pc, #396]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6713      	str	r3, [r2, #112]	; 0x70
 8001450:	e01c      	b.n	800148c <HAL_RCC_OscConfig+0x324>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b05      	cmp	r3, #5
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x30c>
 800145a:	4b5f      	ldr	r3, [pc, #380]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145e:	4a5e      	ldr	r2, [pc, #376]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	6713      	str	r3, [r2, #112]	; 0x70
 8001466:	4b5c      	ldr	r3, [pc, #368]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146a:	4a5b      	ldr	r2, [pc, #364]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6713      	str	r3, [r2, #112]	; 0x70
 8001472:	e00b      	b.n	800148c <HAL_RCC_OscConfig+0x324>
 8001474:	4b58      	ldr	r3, [pc, #352]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001478:	4a57      	ldr	r2, [pc, #348]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800147a:	f023 0301 	bic.w	r3, r3, #1
 800147e:	6713      	str	r3, [r2, #112]	; 0x70
 8001480:	4b55      	ldr	r3, [pc, #340]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001484:	4a54      	ldr	r2, [pc, #336]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001486:	f023 0304 	bic.w	r3, r3, #4
 800148a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d015      	beq.n	80014c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fbf6 	bl	8000c84 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800149a:	e00a      	b.n	80014b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800149c:	f7ff fbf2 	bl	8000c84 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e0cb      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b2:	4b49      	ldr	r3, [pc, #292]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80014b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0ee      	beq.n	800149c <HAL_RCC_OscConfig+0x334>
 80014be:	e014      	b.n	80014ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c0:	f7ff fbe0 	bl	8000c84 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c6:	e00a      	b.n	80014de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c8:	f7ff fbdc 	bl	8000c84 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e0b5      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014de:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80014e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1ee      	bne.n	80014c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014ea:	7dfb      	ldrb	r3, [r7, #23]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d105      	bne.n	80014fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014f0:	4b39      	ldr	r3, [pc, #228]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f4:	4a38      	ldr	r2, [pc, #224]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80014f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80a1 	beq.w	8001648 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001506:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 030c 	and.w	r3, r3, #12
 800150e:	2b08      	cmp	r3, #8
 8001510:	d05c      	beq.n	80015cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d141      	bne.n	800159e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151a:	4b31      	ldr	r3, [pc, #196]	; (80015e0 <HAL_RCC_OscConfig+0x478>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fbb0 	bl	8000c84 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001528:	f7ff fbac 	bl	8000c84 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e087      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800153a:	4b27      	ldr	r3, [pc, #156]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69da      	ldr	r2, [r3, #28]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a1b      	ldr	r3, [r3, #32]
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001554:	019b      	lsls	r3, r3, #6
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800155c:	085b      	lsrs	r3, r3, #1
 800155e:	3b01      	subs	r3, #1
 8001560:	041b      	lsls	r3, r3, #16
 8001562:	431a      	orrs	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001568:	061b      	lsls	r3, r3, #24
 800156a:	491b      	ldr	r1, [pc, #108]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001570:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x478>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001576:	f7ff fb85 	bl	8000c84 <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800157e:	f7ff fb81 	bl	8000c84 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e05c      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0f0      	beq.n	800157e <HAL_RCC_OscConfig+0x416>
 800159c:	e054      	b.n	8001648 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <HAL_RCC_OscConfig+0x478>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7ff fb6e 	bl	8000c84 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ac:	f7ff fb6a 	bl	8000c84 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e045      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_RCC_OscConfig+0x470>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x444>
 80015ca:	e03d      	b.n	8001648 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d107      	bne.n	80015e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e038      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40007000 	.word	0x40007000
 80015e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015e4:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <HAL_RCC_OscConfig+0x4ec>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d028      	beq.n	8001644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d121      	bne.n	8001644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d11a      	bne.n	8001644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001614:	4013      	ands	r3, r2
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800161a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800161c:	4293      	cmp	r3, r2
 800161e:	d111      	bne.n	8001644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800162a:	085b      	lsrs	r3, r3, #1
 800162c:	3b01      	subs	r3, #1
 800162e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001630:	429a      	cmp	r2, r3
 8001632:	d107      	bne.n	8001644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001640:	429a      	cmp	r2, r3
 8001642:	d001      	beq.n	8001648 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40023800 	.word	0x40023800

08001658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0cc      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800166c:	4b68      	ldr	r3, [pc, #416]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d90c      	bls.n	8001694 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b65      	ldr	r3, [pc, #404]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001682:	4b63      	ldr	r3, [pc, #396]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	429a      	cmp	r2, r3
 800168e:	d001      	beq.n	8001694 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e0b8      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d020      	beq.n	80016e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016ac:	4b59      	ldr	r3, [pc, #356]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	4a58      	ldr	r2, [pc, #352]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d005      	beq.n	80016d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016c4:	4b53      	ldr	r3, [pc, #332]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4a52      	ldr	r2, [pc, #328]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d0:	4b50      	ldr	r3, [pc, #320]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	494d      	ldr	r1, [pc, #308]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d044      	beq.n	8001778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d107      	bne.n	8001706 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016f6:	4b47      	ldr	r3, [pc, #284]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d119      	bne.n	8001736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e07f      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d003      	beq.n	8001716 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001712:	2b03      	cmp	r3, #3
 8001714:	d107      	bne.n	8001726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001716:	4b3f      	ldr	r3, [pc, #252]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d109      	bne.n	8001736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e06f      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001726:	4b3b      	ldr	r3, [pc, #236]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d101      	bne.n	8001736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e067      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001736:	4b37      	ldr	r3, [pc, #220]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f023 0203 	bic.w	r2, r3, #3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	4934      	ldr	r1, [pc, #208]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 8001744:	4313      	orrs	r3, r2
 8001746:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001748:	f7ff fa9c 	bl	8000c84 <HAL_GetTick>
 800174c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174e:	e00a      	b.n	8001766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001750:	f7ff fa98 	bl	8000c84 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	f241 3288 	movw	r2, #5000	; 0x1388
 800175e:	4293      	cmp	r3, r2
 8001760:	d901      	bls.n	8001766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e04f      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001766:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 020c 	and.w	r2, r3, #12
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	429a      	cmp	r2, r3
 8001776:	d1eb      	bne.n	8001750 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001778:	4b25      	ldr	r3, [pc, #148]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0307 	and.w	r3, r3, #7
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	d20c      	bcs.n	80017a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001786:	4b22      	ldr	r3, [pc, #136]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800178e:	4b20      	ldr	r3, [pc, #128]	; (8001810 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	429a      	cmp	r2, r3
 800179a:	d001      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e032      	b.n	8001806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d008      	beq.n	80017be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ac:	4b19      	ldr	r3, [pc, #100]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	4916      	ldr	r1, [pc, #88]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d009      	beq.n	80017de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ca:	4b12      	ldr	r3, [pc, #72]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	490e      	ldr	r1, [pc, #56]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017de:	f000 f821 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 80017e2:	4602      	mov	r2, r0
 80017e4:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	091b      	lsrs	r3, r3, #4
 80017ea:	f003 030f 	and.w	r3, r3, #15
 80017ee:	490a      	ldr	r1, [pc, #40]	; (8001818 <HAL_RCC_ClockConfig+0x1c0>)
 80017f0:	5ccb      	ldrb	r3, [r1, r3]
 80017f2:	fa22 f303 	lsr.w	r3, r2, r3
 80017f6:	4a09      	ldr	r2, [pc, #36]	; (800181c <HAL_RCC_ClockConfig+0x1c4>)
 80017f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_RCC_ClockConfig+0x1c8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff f850 	bl	80008a4 <HAL_InitTick>

  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023c00 	.word	0x40023c00
 8001814:	40023800 	.word	0x40023800
 8001818:	080058f8 	.word	0x080058f8
 800181c:	20000000 	.word	0x20000000
 8001820:	20000004 	.word	0x20000004

08001824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001828:	b090      	sub	sp, #64	; 0x40
 800182a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	; 0x34
 8001830:	2300      	movs	r3, #0
 8001832:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001834:	2300      	movs	r3, #0
 8001836:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800183c:	4b59      	ldr	r3, [pc, #356]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 030c 	and.w	r3, r3, #12
 8001844:	2b08      	cmp	r3, #8
 8001846:	d00d      	beq.n	8001864 <HAL_RCC_GetSysClockFreq+0x40>
 8001848:	2b08      	cmp	r3, #8
 800184a:	f200 80a1 	bhi.w	8001990 <HAL_RCC_GetSysClockFreq+0x16c>
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x34>
 8001852:	2b04      	cmp	r3, #4
 8001854:	d003      	beq.n	800185e <HAL_RCC_GetSysClockFreq+0x3a>
 8001856:	e09b      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001858:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800185a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800185c:	e09b      	b.n	8001996 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800185e:	4b53      	ldr	r3, [pc, #332]	; (80019ac <HAL_RCC_GetSysClockFreq+0x188>)
 8001860:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001862:	e098      	b.n	8001996 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001864:	4b4f      	ldr	r3, [pc, #316]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800186c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800186e:	4b4d      	ldr	r3, [pc, #308]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d028      	beq.n	80018cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800187a:	4b4a      	ldr	r3, [pc, #296]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	099b      	lsrs	r3, r3, #6
 8001880:	2200      	movs	r2, #0
 8001882:	623b      	str	r3, [r7, #32]
 8001884:	627a      	str	r2, [r7, #36]	; 0x24
 8001886:	6a3b      	ldr	r3, [r7, #32]
 8001888:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800188c:	2100      	movs	r1, #0
 800188e:	4b47      	ldr	r3, [pc, #284]	; (80019ac <HAL_RCC_GetSysClockFreq+0x188>)
 8001890:	fb03 f201 	mul.w	r2, r3, r1
 8001894:	2300      	movs	r3, #0
 8001896:	fb00 f303 	mul.w	r3, r0, r3
 800189a:	4413      	add	r3, r2
 800189c:	4a43      	ldr	r2, [pc, #268]	; (80019ac <HAL_RCC_GetSysClockFreq+0x188>)
 800189e:	fba0 1202 	umull	r1, r2, r0, r2
 80018a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80018a4:	460a      	mov	r2, r1
 80018a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80018a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018aa:	4413      	add	r3, r2
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b0:	2200      	movs	r2, #0
 80018b2:	61bb      	str	r3, [r7, #24]
 80018b4:	61fa      	str	r2, [r7, #28]
 80018b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018be:	f7fe fc8f 	bl	80001e0 <__aeabi_uldivmod>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4613      	mov	r3, r2
 80018c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ca:	e053      	b.n	8001974 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018cc:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	099b      	lsrs	r3, r3, #6
 80018d2:	2200      	movs	r2, #0
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	617a      	str	r2, [r7, #20]
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80018de:	f04f 0b00 	mov.w	fp, #0
 80018e2:	4652      	mov	r2, sl
 80018e4:	465b      	mov	r3, fp
 80018e6:	f04f 0000 	mov.w	r0, #0
 80018ea:	f04f 0100 	mov.w	r1, #0
 80018ee:	0159      	lsls	r1, r3, #5
 80018f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018f4:	0150      	lsls	r0, r2, #5
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	ebb2 080a 	subs.w	r8, r2, sl
 80018fe:	eb63 090b 	sbc.w	r9, r3, fp
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800190e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001912:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001916:	ebb2 0408 	subs.w	r4, r2, r8
 800191a:	eb63 0509 	sbc.w	r5, r3, r9
 800191e:	f04f 0200 	mov.w	r2, #0
 8001922:	f04f 0300 	mov.w	r3, #0
 8001926:	00eb      	lsls	r3, r5, #3
 8001928:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800192c:	00e2      	lsls	r2, r4, #3
 800192e:	4614      	mov	r4, r2
 8001930:	461d      	mov	r5, r3
 8001932:	eb14 030a 	adds.w	r3, r4, sl
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	eb45 030b 	adc.w	r3, r5, fp
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	e9d7 4500 	ldrd	r4, r5, [r7]
 800194a:	4629      	mov	r1, r5
 800194c:	028b      	lsls	r3, r1, #10
 800194e:	4621      	mov	r1, r4
 8001950:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001954:	4621      	mov	r1, r4
 8001956:	028a      	lsls	r2, r1, #10
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800195e:	2200      	movs	r2, #0
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	60fa      	str	r2, [r7, #12]
 8001964:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001968:	f7fe fc3a 	bl	80001e0 <__aeabi_uldivmod>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4613      	mov	r3, r2
 8001972:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	0c1b      	lsrs	r3, r3, #16
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	3301      	adds	r3, #1
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001984:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001988:	fbb2 f3f3 	udiv	r3, r2, r3
 800198c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800198e:	e002      	b.n	8001996 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001990:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001992:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001994:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001998:	4618      	mov	r0, r3
 800199a:	3740      	adds	r7, #64	; 0x40
 800199c:	46bd      	mov	sp, r7
 800199e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	00f42400 	.word	0x00f42400
 80019ac:	017d7840 	.word	0x017d7840

080019b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	20000000 	.word	0x20000000

080019c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019cc:	f7ff fff0 	bl	80019b0 <HAL_RCC_GetHCLKFreq>
 80019d0:	4602      	mov	r2, r0
 80019d2:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	0a9b      	lsrs	r3, r3, #10
 80019d8:	f003 0307 	and.w	r3, r3, #7
 80019dc:	4903      	ldr	r1, [pc, #12]	; (80019ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80019de:	5ccb      	ldrb	r3, [r1, r3]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40023800 	.word	0x40023800
 80019ec:	08005908 	.word	0x08005908

080019f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019f4:	f7ff ffdc 	bl	80019b0 <HAL_RCC_GetHCLKFreq>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	0b5b      	lsrs	r3, r3, #13
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	4903      	ldr	r1, [pc, #12]	; (8001a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a06:	5ccb      	ldrb	r3, [r1, r3]
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40023800 	.word	0x40023800
 8001a14:	08005908 	.word	0x08005908

08001a18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	220f      	movs	r2, #15
 8001a26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_RCC_GetClockConfig+0x5c>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f003 0203 	and.w	r2, r3, #3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a34:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <HAL_RCC_GetClockConfig+0x5c>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <HAL_RCC_GetClockConfig+0x5c>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a4c:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <HAL_RCC_GetClockConfig+0x5c>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	08db      	lsrs	r3, r3, #3
 8001a52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a5a:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <HAL_RCC_GetClockConfig+0x60>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0207 	and.w	r2, r3, #7
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	601a      	str	r2, [r3, #0]
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40023c00 	.word	0x40023c00

08001a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e041      	b.n	8001b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d106      	bne.n	8001aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f000 f839 	bl	8001b1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3304      	adds	r3, #4
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4610      	mov	r0, r2
 8001abc:	f000 f9ca 	bl	8001e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d001      	beq.n	8001b48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e044      	b.n	8001bd2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f042 0201 	orr.w	r2, r2, #1
 8001b5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a1e      	ldr	r2, [pc, #120]	; (8001be0 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d018      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x6c>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b72:	d013      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x6c>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1a      	ldr	r2, [pc, #104]	; (8001be4 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d00e      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x6c>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a19      	ldr	r2, [pc, #100]	; (8001be8 <HAL_TIM_Base_Start_IT+0xb8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d009      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x6c>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a17      	ldr	r2, [pc, #92]	; (8001bec <HAL_TIM_Base_Start_IT+0xbc>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d004      	beq.n	8001b9c <HAL_TIM_Base_Start_IT+0x6c>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a16      	ldr	r2, [pc, #88]	; (8001bf0 <HAL_TIM_Base_Start_IT+0xc0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d111      	bne.n	8001bc0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d010      	beq.n	8001bd0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f042 0201 	orr.w	r2, r2, #1
 8001bbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bbe:	e007      	b.n	8001bd0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40010000 	.word	0x40010000
 8001be4:	40000400 	.word	0x40000400
 8001be8:	40000800 	.word	0x40000800
 8001bec:	40000c00 	.word	0x40000c00
 8001bf0:	40014000 	.word	0x40014000

08001bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d122      	bne.n	8001c50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d11b      	bne.n	8001c50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f06f 0202 	mvn.w	r2, #2
 8001c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2201      	movs	r2, #1
 8001c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f8ee 	bl	8001e18 <HAL_TIM_IC_CaptureCallback>
 8001c3c:	e005      	b.n	8001c4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f8e0 	bl	8001e04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 f8f1 	bl	8001e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	d122      	bne.n	8001ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f003 0304 	and.w	r3, r3, #4
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d11b      	bne.n	8001ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f06f 0204 	mvn.w	r2, #4
 8001c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2202      	movs	r2, #2
 8001c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f8c4 	bl	8001e18 <HAL_TIM_IC_CaptureCallback>
 8001c90:	e005      	b.n	8001c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f8b6 	bl	8001e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8c7 	bl	8001e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	f003 0308 	and.w	r3, r3, #8
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	d122      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0308 	and.w	r3, r3, #8
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d11b      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f06f 0208 	mvn.w	r2, #8
 8001cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2204      	movs	r2, #4
 8001cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f89a 	bl	8001e18 <HAL_TIM_IC_CaptureCallback>
 8001ce4:	e005      	b.n	8001cf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f88c 	bl	8001e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f89d 	bl	8001e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	f003 0310 	and.w	r3, r3, #16
 8001d02:	2b10      	cmp	r3, #16
 8001d04:	d122      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	2b10      	cmp	r3, #16
 8001d12:	d11b      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f06f 0210 	mvn.w	r2, #16
 8001d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2208      	movs	r2, #8
 8001d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f870 	bl	8001e18 <HAL_TIM_IC_CaptureCallback>
 8001d38:	e005      	b.n	8001d46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f862 	bl	8001e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f873 	bl	8001e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d10e      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d107      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0201 	mvn.w	r2, #1
 8001d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7fe fd0a 	bl	800078c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d82:	2b80      	cmp	r3, #128	; 0x80
 8001d84:	d10e      	bne.n	8001da4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d90:	2b80      	cmp	r3, #128	; 0x80
 8001d92:	d107      	bne.n	8001da4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8e2 	bl	8001f68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dae:	2b40      	cmp	r3, #64	; 0x40
 8001db0:	d10e      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dbc:	2b40      	cmp	r3, #64	; 0x40
 8001dbe:	d107      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f838 	bl	8001e40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	f003 0320 	and.w	r3, r3, #32
 8001dda:	2b20      	cmp	r3, #32
 8001ddc:	d10e      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f003 0320 	and.w	r3, r3, #32
 8001de8:	2b20      	cmp	r3, #32
 8001dea:	d107      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f06f 0220 	mvn.w	r2, #32
 8001df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f8ac 	bl	8001f54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a34      	ldr	r2, [pc, #208]	; (8001f38 <TIM_Base_SetConfig+0xe4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d00f      	beq.n	8001e8c <TIM_Base_SetConfig+0x38>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e72:	d00b      	beq.n	8001e8c <TIM_Base_SetConfig+0x38>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a31      	ldr	r2, [pc, #196]	; (8001f3c <TIM_Base_SetConfig+0xe8>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d007      	beq.n	8001e8c <TIM_Base_SetConfig+0x38>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a30      	ldr	r2, [pc, #192]	; (8001f40 <TIM_Base_SetConfig+0xec>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d003      	beq.n	8001e8c <TIM_Base_SetConfig+0x38>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a2f      	ldr	r2, [pc, #188]	; (8001f44 <TIM_Base_SetConfig+0xf0>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d108      	bne.n	8001e9e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a25      	ldr	r2, [pc, #148]	; (8001f38 <TIM_Base_SetConfig+0xe4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d01b      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eac:	d017      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a22      	ldr	r2, [pc, #136]	; (8001f3c <TIM_Base_SetConfig+0xe8>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d013      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a21      	ldr	r2, [pc, #132]	; (8001f40 <TIM_Base_SetConfig+0xec>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d00f      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a20      	ldr	r2, [pc, #128]	; (8001f44 <TIM_Base_SetConfig+0xf0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d00b      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a1f      	ldr	r2, [pc, #124]	; (8001f48 <TIM_Base_SetConfig+0xf4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d007      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <TIM_Base_SetConfig+0xf8>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d003      	beq.n	8001ede <TIM_Base_SetConfig+0x8a>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a1d      	ldr	r2, [pc, #116]	; (8001f50 <TIM_Base_SetConfig+0xfc>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d108      	bne.n	8001ef0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <TIM_Base_SetConfig+0xe4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d103      	bne.n	8001f24 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	691a      	ldr	r2, [r3, #16]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	615a      	str	r2, [r3, #20]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40010000 	.word	0x40010000
 8001f3c:	40000400 	.word	0x40000400
 8001f40:	40000800 	.word	0x40000800
 8001f44:	40000c00 	.word	0x40000c00
 8001f48:	40014000 	.word	0x40014000
 8001f4c:	40014400 	.word	0x40014400
 8001f50:	40014800 	.word	0x40014800

08001f54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e03f      	b.n	800200e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d106      	bne.n	8001fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7fe fc36 	bl	8000814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2224      	movs	r2, #36	; 0x24
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f829 	bl	8002018 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	691a      	ldr	r2, [r3, #16]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2220      	movs	r2, #32
 8002000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2220      	movs	r2, #32
 8002008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800201c:	b0c0      	sub	sp, #256	; 0x100
 800201e:	af00      	add	r7, sp, #0
 8002020:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002034:	68d9      	ldr	r1, [r3, #12]
 8002036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	ea40 0301 	orr.w	r3, r0, r1
 8002040:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	431a      	orrs	r2, r3
 8002050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	431a      	orrs	r2, r3
 8002058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	4313      	orrs	r3, r2
 8002060:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002070:	f021 010c 	bic.w	r1, r1, #12
 8002074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800207e:	430b      	orrs	r3, r1
 8002080:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800208e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002092:	6999      	ldr	r1, [r3, #24]
 8002094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	ea40 0301 	orr.w	r3, r0, r1
 800209e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	4b8f      	ldr	r3, [pc, #572]	; (80022e4 <UART_SetConfig+0x2cc>)
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d005      	beq.n	80020b8 <UART_SetConfig+0xa0>
 80020ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4b8d      	ldr	r3, [pc, #564]	; (80022e8 <UART_SetConfig+0x2d0>)
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d104      	bne.n	80020c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020b8:	f7ff fc9a 	bl	80019f0 <HAL_RCC_GetPCLK2Freq>
 80020bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020c0:	e003      	b.n	80020ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020c2:	f7ff fc81 	bl	80019c8 <HAL_RCC_GetPCLK1Freq>
 80020c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020d4:	f040 810c 	bne.w	80022f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020dc:	2200      	movs	r2, #0
 80020de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020ea:	4622      	mov	r2, r4
 80020ec:	462b      	mov	r3, r5
 80020ee:	1891      	adds	r1, r2, r2
 80020f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80020f2:	415b      	adcs	r3, r3
 80020f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020fa:	4621      	mov	r1, r4
 80020fc:	eb12 0801 	adds.w	r8, r2, r1
 8002100:	4629      	mov	r1, r5
 8002102:	eb43 0901 	adc.w	r9, r3, r1
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	f04f 0300 	mov.w	r3, #0
 800210e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800211a:	4690      	mov	r8, r2
 800211c:	4699      	mov	r9, r3
 800211e:	4623      	mov	r3, r4
 8002120:	eb18 0303 	adds.w	r3, r8, r3
 8002124:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002128:	462b      	mov	r3, r5
 800212a:	eb49 0303 	adc.w	r3, r9, r3
 800212e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800213e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002142:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002146:	460b      	mov	r3, r1
 8002148:	18db      	adds	r3, r3, r3
 800214a:	653b      	str	r3, [r7, #80]	; 0x50
 800214c:	4613      	mov	r3, r2
 800214e:	eb42 0303 	adc.w	r3, r2, r3
 8002152:	657b      	str	r3, [r7, #84]	; 0x54
 8002154:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002158:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800215c:	f7fe f840 	bl	80001e0 <__aeabi_uldivmod>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4b61      	ldr	r3, [pc, #388]	; (80022ec <UART_SetConfig+0x2d4>)
 8002166:	fba3 2302 	umull	r2, r3, r3, r2
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	011c      	lsls	r4, r3, #4
 800216e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002172:	2200      	movs	r2, #0
 8002174:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002178:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800217c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002180:	4642      	mov	r2, r8
 8002182:	464b      	mov	r3, r9
 8002184:	1891      	adds	r1, r2, r2
 8002186:	64b9      	str	r1, [r7, #72]	; 0x48
 8002188:	415b      	adcs	r3, r3
 800218a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800218c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002190:	4641      	mov	r1, r8
 8002192:	eb12 0a01 	adds.w	sl, r2, r1
 8002196:	4649      	mov	r1, r9
 8002198:	eb43 0b01 	adc.w	fp, r3, r1
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021b0:	4692      	mov	sl, r2
 80021b2:	469b      	mov	fp, r3
 80021b4:	4643      	mov	r3, r8
 80021b6:	eb1a 0303 	adds.w	r3, sl, r3
 80021ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021be:	464b      	mov	r3, r9
 80021c0:	eb4b 0303 	adc.w	r3, fp, r3
 80021c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80021d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80021dc:	460b      	mov	r3, r1
 80021de:	18db      	adds	r3, r3, r3
 80021e0:	643b      	str	r3, [r7, #64]	; 0x40
 80021e2:	4613      	mov	r3, r2
 80021e4:	eb42 0303 	adc.w	r3, r2, r3
 80021e8:	647b      	str	r3, [r7, #68]	; 0x44
 80021ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80021f2:	f7fd fff5 	bl	80001e0 <__aeabi_uldivmod>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4611      	mov	r1, r2
 80021fc:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <UART_SetConfig+0x2d4>)
 80021fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002202:	095b      	lsrs	r3, r3, #5
 8002204:	2264      	movs	r2, #100	; 0x64
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	1acb      	subs	r3, r1, r3
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002212:	4b36      	ldr	r3, [pc, #216]	; (80022ec <UART_SetConfig+0x2d4>)
 8002214:	fba3 2302 	umull	r2, r3, r3, r2
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002220:	441c      	add	r4, r3
 8002222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002226:	2200      	movs	r2, #0
 8002228:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800222c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002230:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002234:	4642      	mov	r2, r8
 8002236:	464b      	mov	r3, r9
 8002238:	1891      	adds	r1, r2, r2
 800223a:	63b9      	str	r1, [r7, #56]	; 0x38
 800223c:	415b      	adcs	r3, r3
 800223e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002240:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002244:	4641      	mov	r1, r8
 8002246:	1851      	adds	r1, r2, r1
 8002248:	6339      	str	r1, [r7, #48]	; 0x30
 800224a:	4649      	mov	r1, r9
 800224c:	414b      	adcs	r3, r1
 800224e:	637b      	str	r3, [r7, #52]	; 0x34
 8002250:	f04f 0200 	mov.w	r2, #0
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800225c:	4659      	mov	r1, fp
 800225e:	00cb      	lsls	r3, r1, #3
 8002260:	4651      	mov	r1, sl
 8002262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002266:	4651      	mov	r1, sl
 8002268:	00ca      	lsls	r2, r1, #3
 800226a:	4610      	mov	r0, r2
 800226c:	4619      	mov	r1, r3
 800226e:	4603      	mov	r3, r0
 8002270:	4642      	mov	r2, r8
 8002272:	189b      	adds	r3, r3, r2
 8002274:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002278:	464b      	mov	r3, r9
 800227a:	460a      	mov	r2, r1
 800227c:	eb42 0303 	adc.w	r3, r2, r3
 8002280:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002290:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002294:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002298:	460b      	mov	r3, r1
 800229a:	18db      	adds	r3, r3, r3
 800229c:	62bb      	str	r3, [r7, #40]	; 0x28
 800229e:	4613      	mov	r3, r2
 80022a0:	eb42 0303 	adc.w	r3, r2, r3
 80022a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022ae:	f7fd ff97 	bl	80001e0 <__aeabi_uldivmod>
 80022b2:	4602      	mov	r2, r0
 80022b4:	460b      	mov	r3, r1
 80022b6:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <UART_SetConfig+0x2d4>)
 80022b8:	fba3 1302 	umull	r1, r3, r3, r2
 80022bc:	095b      	lsrs	r3, r3, #5
 80022be:	2164      	movs	r1, #100	; 0x64
 80022c0:	fb01 f303 	mul.w	r3, r1, r3
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	3332      	adds	r3, #50	; 0x32
 80022ca:	4a08      	ldr	r2, [pc, #32]	; (80022ec <UART_SetConfig+0x2d4>)
 80022cc:	fba2 2303 	umull	r2, r3, r2, r3
 80022d0:	095b      	lsrs	r3, r3, #5
 80022d2:	f003 0207 	and.w	r2, r3, #7
 80022d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4422      	add	r2, r4
 80022de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022e0:	e106      	b.n	80024f0 <UART_SetConfig+0x4d8>
 80022e2:	bf00      	nop
 80022e4:	40011000 	.word	0x40011000
 80022e8:	40011400 	.word	0x40011400
 80022ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022f4:	2200      	movs	r2, #0
 80022f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80022fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80022fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002302:	4642      	mov	r2, r8
 8002304:	464b      	mov	r3, r9
 8002306:	1891      	adds	r1, r2, r2
 8002308:	6239      	str	r1, [r7, #32]
 800230a:	415b      	adcs	r3, r3
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
 800230e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002312:	4641      	mov	r1, r8
 8002314:	1854      	adds	r4, r2, r1
 8002316:	4649      	mov	r1, r9
 8002318:	eb43 0501 	adc.w	r5, r3, r1
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	00eb      	lsls	r3, r5, #3
 8002326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800232a:	00e2      	lsls	r2, r4, #3
 800232c:	4614      	mov	r4, r2
 800232e:	461d      	mov	r5, r3
 8002330:	4643      	mov	r3, r8
 8002332:	18e3      	adds	r3, r4, r3
 8002334:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002338:	464b      	mov	r3, r9
 800233a:	eb45 0303 	adc.w	r3, r5, r3
 800233e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800234e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002352:	f04f 0200 	mov.w	r2, #0
 8002356:	f04f 0300 	mov.w	r3, #0
 800235a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800235e:	4629      	mov	r1, r5
 8002360:	008b      	lsls	r3, r1, #2
 8002362:	4621      	mov	r1, r4
 8002364:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002368:	4621      	mov	r1, r4
 800236a:	008a      	lsls	r2, r1, #2
 800236c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002370:	f7fd ff36 	bl	80001e0 <__aeabi_uldivmod>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4b60      	ldr	r3, [pc, #384]	; (80024fc <UART_SetConfig+0x4e4>)
 800237a:	fba3 2302 	umull	r2, r3, r3, r2
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	011c      	lsls	r4, r3, #4
 8002382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002386:	2200      	movs	r2, #0
 8002388:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800238c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002390:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002394:	4642      	mov	r2, r8
 8002396:	464b      	mov	r3, r9
 8002398:	1891      	adds	r1, r2, r2
 800239a:	61b9      	str	r1, [r7, #24]
 800239c:	415b      	adcs	r3, r3
 800239e:	61fb      	str	r3, [r7, #28]
 80023a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a4:	4641      	mov	r1, r8
 80023a6:	1851      	adds	r1, r2, r1
 80023a8:	6139      	str	r1, [r7, #16]
 80023aa:	4649      	mov	r1, r9
 80023ac:	414b      	adcs	r3, r1
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023bc:	4659      	mov	r1, fp
 80023be:	00cb      	lsls	r3, r1, #3
 80023c0:	4651      	mov	r1, sl
 80023c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023c6:	4651      	mov	r1, sl
 80023c8:	00ca      	lsls	r2, r1, #3
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	4603      	mov	r3, r0
 80023d0:	4642      	mov	r2, r8
 80023d2:	189b      	adds	r3, r3, r2
 80023d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023d8:	464b      	mov	r3, r9
 80023da:	460a      	mov	r2, r1
 80023dc:	eb42 0303 	adc.w	r3, r2, r3
 80023e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80023ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80023fc:	4649      	mov	r1, r9
 80023fe:	008b      	lsls	r3, r1, #2
 8002400:	4641      	mov	r1, r8
 8002402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002406:	4641      	mov	r1, r8
 8002408:	008a      	lsls	r2, r1, #2
 800240a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800240e:	f7fd fee7 	bl	80001e0 <__aeabi_uldivmod>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4611      	mov	r1, r2
 8002418:	4b38      	ldr	r3, [pc, #224]	; (80024fc <UART_SetConfig+0x4e4>)
 800241a:	fba3 2301 	umull	r2, r3, r3, r1
 800241e:	095b      	lsrs	r3, r3, #5
 8002420:	2264      	movs	r2, #100	; 0x64
 8002422:	fb02 f303 	mul.w	r3, r2, r3
 8002426:	1acb      	subs	r3, r1, r3
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	3332      	adds	r3, #50	; 0x32
 800242c:	4a33      	ldr	r2, [pc, #204]	; (80024fc <UART_SetConfig+0x4e4>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002438:	441c      	add	r4, r3
 800243a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800243e:	2200      	movs	r2, #0
 8002440:	673b      	str	r3, [r7, #112]	; 0x70
 8002442:	677a      	str	r2, [r7, #116]	; 0x74
 8002444:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002448:	4642      	mov	r2, r8
 800244a:	464b      	mov	r3, r9
 800244c:	1891      	adds	r1, r2, r2
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	415b      	adcs	r3, r3
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002458:	4641      	mov	r1, r8
 800245a:	1851      	adds	r1, r2, r1
 800245c:	6039      	str	r1, [r7, #0]
 800245e:	4649      	mov	r1, r9
 8002460:	414b      	adcs	r3, r1
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002470:	4659      	mov	r1, fp
 8002472:	00cb      	lsls	r3, r1, #3
 8002474:	4651      	mov	r1, sl
 8002476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800247a:	4651      	mov	r1, sl
 800247c:	00ca      	lsls	r2, r1, #3
 800247e:	4610      	mov	r0, r2
 8002480:	4619      	mov	r1, r3
 8002482:	4603      	mov	r3, r0
 8002484:	4642      	mov	r2, r8
 8002486:	189b      	adds	r3, r3, r2
 8002488:	66bb      	str	r3, [r7, #104]	; 0x68
 800248a:	464b      	mov	r3, r9
 800248c:	460a      	mov	r2, r1
 800248e:	eb42 0303 	adc.w	r3, r2, r3
 8002492:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	663b      	str	r3, [r7, #96]	; 0x60
 800249e:	667a      	str	r2, [r7, #100]	; 0x64
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024ac:	4649      	mov	r1, r9
 80024ae:	008b      	lsls	r3, r1, #2
 80024b0:	4641      	mov	r1, r8
 80024b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024b6:	4641      	mov	r1, r8
 80024b8:	008a      	lsls	r2, r1, #2
 80024ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024be:	f7fd fe8f 	bl	80001e0 <__aeabi_uldivmod>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4b0d      	ldr	r3, [pc, #52]	; (80024fc <UART_SetConfig+0x4e4>)
 80024c8:	fba3 1302 	umull	r1, r3, r3, r2
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	2164      	movs	r1, #100	; 0x64
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	3332      	adds	r3, #50	; 0x32
 80024da:	4a08      	ldr	r2, [pc, #32]	; (80024fc <UART_SetConfig+0x4e4>)
 80024dc:	fba2 2303 	umull	r2, r3, r2, r3
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	f003 020f 	and.w	r2, r3, #15
 80024e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4422      	add	r2, r4
 80024ee:	609a      	str	r2, [r3, #8]
}
 80024f0:	bf00      	nop
 80024f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80024f6:	46bd      	mov	sp, r7
 80024f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024fc:	51eb851f 	.word	0x51eb851f

08002500 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <SysTick_Handler+0x1c>)
 8002506:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002508:	f001 fbc8 	bl	8003c9c <xTaskGetSchedulerState>
 800250c:	4603      	mov	r3, r0
 800250e:	2b01      	cmp	r3, #1
 8002510:	d001      	beq.n	8002516 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002512:	f002 fa89 	bl	8004a28 <xPortSysTickHandler>
  }
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	e000e010 	.word	0xe000e010

08002520 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <vApplicationGetIdleTaskMemory+0x2c>)
 8002530:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	4a06      	ldr	r2, [pc, #24]	; (8002550 <vApplicationGetIdleTaskMemory+0x30>)
 8002536:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2280      	movs	r2, #128	; 0x80
 800253c:	601a      	str	r2, [r3, #0]
}
 800253e:	bf00      	nop
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000120 	.word	0x20000120
 8002550:	2000017c 	.word	0x2000017c

08002554 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4a07      	ldr	r2, [pc, #28]	; (8002580 <vApplicationGetTimerTaskMemory+0x2c>)
 8002564:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	4a06      	ldr	r2, [pc, #24]	; (8002584 <vApplicationGetTimerTaskMemory+0x30>)
 800256a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002572:	601a      	str	r2, [r3, #0]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	2000037c 	.word	0x2000037c
 8002584:	200003d8 	.word	0x200003d8

08002588 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f103 0208 	add.w	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f04f 32ff 	mov.w	r2, #4294967295
 80025a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f103 0208 	add.w	r2, r3, #8
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f103 0208 	add.w	r2, r3, #8
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025e2:	b480      	push	{r7}
 80025e4:	b085      	sub	sp, #20
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	601a      	str	r2, [r3, #0]
}
 800261e:	bf00      	nop
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800262a:	b480      	push	{r7}
 800262c:	b085      	sub	sp, #20
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d103      	bne.n	800264a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	e00c      	b.n	8002664 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3308      	adds	r3, #8
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	e002      	b.n	8002658 <vListInsert+0x2e>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	429a      	cmp	r2, r3
 8002662:	d2f6      	bcs.n	8002652 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	601a      	str	r2, [r3, #0]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6892      	ldr	r2, [r2, #8]
 80026b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6852      	ldr	r2, [r2, #4]
 80026bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d103      	bne.n	80026d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	1e5a      	subs	r2, r3, #1
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10a      	bne.n	800271a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002708:	f383 8811 	msr	BASEPRI, r3
 800270c:	f3bf 8f6f 	isb	sy
 8002710:	f3bf 8f4f 	dsb	sy
 8002714:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002716:	bf00      	nop
 8002718:	e7fe      	b.n	8002718 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800271a:	f002 f8f3 	bl	8004904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002726:	68f9      	ldr	r1, [r7, #12]
 8002728:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800272a:	fb01 f303 	mul.w	r3, r1, r3
 800272e:	441a      	add	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274a:	3b01      	subs	r3, #1
 800274c:	68f9      	ldr	r1, [r7, #12]
 800274e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	441a      	add	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	22ff      	movs	r2, #255	; 0xff
 800275e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	22ff      	movs	r2, #255	; 0xff
 8002766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d114      	bne.n	800279a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01a      	beq.n	80027ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	3310      	adds	r3, #16
 800277c:	4618      	mov	r0, r3
 800277e:	f001 f8cf 	bl	8003920 <xTaskRemoveFromEventList>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d012      	beq.n	80027ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <xQueueGenericReset+0xcc>)
 800278a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	f3bf 8f4f 	dsb	sy
 8002794:	f3bf 8f6f 	isb	sy
 8002798:	e009      	b.n	80027ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3310      	adds	r3, #16
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fef2 	bl	8002588 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	3324      	adds	r3, #36	; 0x24
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff feed 	bl	8002588 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80027ae:	f002 f8d9 	bl	8004964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80027b2:	2301      	movs	r3, #1
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	e000ed04 	.word	0xe000ed04

080027c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08e      	sub	sp, #56	; 0x38
 80027c4:	af02      	add	r7, sp, #8
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10a      	bne.n	80027ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80027d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d8:	f383 8811 	msr	BASEPRI, r3
 80027dc:	f3bf 8f6f 	isb	sy
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80027e6:	bf00      	nop
 80027e8:	e7fe      	b.n	80027e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10a      	bne.n	8002806 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80027f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f4:	f383 8811 	msr	BASEPRI, r3
 80027f8:	f3bf 8f6f 	isb	sy
 80027fc:	f3bf 8f4f 	dsb	sy
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002802:	bf00      	nop
 8002804:	e7fe      	b.n	8002804 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <xQueueGenericCreateStatic+0x52>
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <xQueueGenericCreateStatic+0x56>
 8002812:	2301      	movs	r3, #1
 8002814:	e000      	b.n	8002818 <xQueueGenericCreateStatic+0x58>
 8002816:	2300      	movs	r3, #0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d10a      	bne.n	8002832 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800281c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002820:	f383 8811 	msr	BASEPRI, r3
 8002824:	f3bf 8f6f 	isb	sy
 8002828:	f3bf 8f4f 	dsb	sy
 800282c:	623b      	str	r3, [r7, #32]
}
 800282e:	bf00      	nop
 8002830:	e7fe      	b.n	8002830 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d102      	bne.n	800283e <xQueueGenericCreateStatic+0x7e>
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <xQueueGenericCreateStatic+0x82>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <xQueueGenericCreateStatic+0x84>
 8002842:	2300      	movs	r3, #0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10a      	bne.n	800285e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800284c:	f383 8811 	msr	BASEPRI, r3
 8002850:	f3bf 8f6f 	isb	sy
 8002854:	f3bf 8f4f 	dsb	sy
 8002858:	61fb      	str	r3, [r7, #28]
}
 800285a:	bf00      	nop
 800285c:	e7fe      	b.n	800285c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800285e:	2350      	movs	r3, #80	; 0x50
 8002860:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2b50      	cmp	r3, #80	; 0x50
 8002866:	d00a      	beq.n	800287e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286c:	f383 8811 	msr	BASEPRI, r3
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	f3bf 8f4f 	dsb	sy
 8002878:	61bb      	str	r3, [r7, #24]
}
 800287a:	bf00      	nop
 800287c:	e7fe      	b.n	800287c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800287e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00d      	beq.n	80028a6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002892:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	4613      	mov	r3, r2
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	68b9      	ldr	r1, [r7, #8]
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 f805 	bl	80028b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80028a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3730      	adds	r7, #48	; 0x30
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d103      	bne.n	80028cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	e002      	b.n	80028d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80028de:	2101      	movs	r1, #1
 80028e0:	69b8      	ldr	r0, [r7, #24]
 80028e2:	f7ff ff05 	bl	80026f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	78fa      	ldrb	r2, [r7, #3]
 80028ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b08e      	sub	sp, #56	; 0x38
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002906:	2300      	movs	r3, #0
 8002908:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800290e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10a      	bne.n	800292a <xQueueGenericSend+0x32>
	__asm volatile
 8002914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002918:	f383 8811 	msr	BASEPRI, r3
 800291c:	f3bf 8f6f 	isb	sy
 8002920:	f3bf 8f4f 	dsb	sy
 8002924:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002926:	bf00      	nop
 8002928:	e7fe      	b.n	8002928 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d103      	bne.n	8002938 <xQueueGenericSend+0x40>
 8002930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <xQueueGenericSend+0x44>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <xQueueGenericSend+0x46>
 800293c:	2300      	movs	r3, #0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10a      	bne.n	8002958 <xQueueGenericSend+0x60>
	__asm volatile
 8002942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002954:	bf00      	nop
 8002956:	e7fe      	b.n	8002956 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	2b02      	cmp	r3, #2
 800295c:	d103      	bne.n	8002966 <xQueueGenericSend+0x6e>
 800295e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <xQueueGenericSend+0x72>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <xQueueGenericSend+0x74>
 800296a:	2300      	movs	r3, #0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10a      	bne.n	8002986 <xQueueGenericSend+0x8e>
	__asm volatile
 8002970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002974:	f383 8811 	msr	BASEPRI, r3
 8002978:	f3bf 8f6f 	isb	sy
 800297c:	f3bf 8f4f 	dsb	sy
 8002980:	623b      	str	r3, [r7, #32]
}
 8002982:	bf00      	nop
 8002984:	e7fe      	b.n	8002984 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002986:	f001 f989 	bl	8003c9c <xTaskGetSchedulerState>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d102      	bne.n	8002996 <xQueueGenericSend+0x9e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <xQueueGenericSend+0xa2>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <xQueueGenericSend+0xa4>
 800299a:	2300      	movs	r3, #0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10a      	bne.n	80029b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80029a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a4:	f383 8811 	msr	BASEPRI, r3
 80029a8:	f3bf 8f6f 	isb	sy
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	61fb      	str	r3, [r7, #28]
}
 80029b2:	bf00      	nop
 80029b4:	e7fe      	b.n	80029b4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80029b6:	f001 ffa5 	bl	8004904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d302      	bcc.n	80029cc <xQueueGenericSend+0xd4>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d129      	bne.n	8002a20 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029d2:	f000 fa0b 	bl	8002dec <prvCopyDataToQueue>
 80029d6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80029d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d010      	beq.n	8002a02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80029e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e2:	3324      	adds	r3, #36	; 0x24
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 ff9b 	bl	8003920 <xTaskRemoveFromEventList>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d013      	beq.n	8002a18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80029f0:	4b3f      	ldr	r3, [pc, #252]	; (8002af0 <xQueueGenericSend+0x1f8>)
 80029f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	e00a      	b.n	8002a18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002a08:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <xQueueGenericSend+0x1f8>)
 8002a0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002a18:	f001 ffa4 	bl	8004964 <vPortExitCritical>
				return pdPASS;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e063      	b.n	8002ae8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d103      	bne.n	8002a2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a26:	f001 ff9d 	bl	8004964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e05c      	b.n	8002ae8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d106      	bne.n	8002a42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 ffd5 	bl	80039e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a42:	f001 ff8f 	bl	8004964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a46:	f000 fd47 	bl	80034d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a4a:	f001 ff5b 	bl	8004904 <vPortEnterCritical>
 8002a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d103      	bne.n	8002a64 <xQueueGenericSend+0x16c>
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a6a:	b25b      	sxtb	r3, r3
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d103      	bne.n	8002a7a <xQueueGenericSend+0x182>
 8002a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a7a:	f001 ff73 	bl	8004964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a7e:	1d3a      	adds	r2, r7, #4
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 ffc4 	bl	8003a14 <xTaskCheckForTimeOut>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d124      	bne.n	8002adc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002a92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a94:	f000 faa2 	bl	8002fdc <prvIsQueueFull>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d018      	beq.n	8002ad0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa0:	3310      	adds	r3, #16
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 feea 	bl	8003880 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002aac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002aae:	f000 fa2d 	bl	8002f0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ab2:	f000 fd1f 	bl	80034f4 <xTaskResumeAll>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f47f af7c 	bne.w	80029b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002abe:	4b0c      	ldr	r3, [pc, #48]	; (8002af0 <xQueueGenericSend+0x1f8>)
 8002ac0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	f3bf 8f6f 	isb	sy
 8002ace:	e772      	b.n	80029b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ad2:	f000 fa1b 	bl	8002f0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ad6:	f000 fd0d 	bl	80034f4 <xTaskResumeAll>
 8002ada:	e76c      	b.n	80029b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002adc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ade:	f000 fa15 	bl	8002f0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ae2:	f000 fd07 	bl	80034f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ae6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3738      	adds	r7, #56	; 0x38
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	e000ed04 	.word	0xe000ed04

08002af4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b090      	sub	sp, #64	; 0x40
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10a      	bne.n	8002b22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b10:	f383 8811 	msr	BASEPRI, r3
 8002b14:	f3bf 8f6f 	isb	sy
 8002b18:	f3bf 8f4f 	dsb	sy
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b1e:	bf00      	nop
 8002b20:	e7fe      	b.n	8002b20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <xQueueGenericSendFromISR+0x3c>
 8002b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <xQueueGenericSendFromISR+0x40>
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <xQueueGenericSendFromISR+0x42>
 8002b34:	2300      	movs	r3, #0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10a      	bne.n	8002b50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b3e:	f383 8811 	msr	BASEPRI, r3
 8002b42:	f3bf 8f6f 	isb	sy
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b4c:	bf00      	nop
 8002b4e:	e7fe      	b.n	8002b4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d103      	bne.n	8002b5e <xQueueGenericSendFromISR+0x6a>
 8002b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <xQueueGenericSendFromISR+0x6e>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <xQueueGenericSendFromISR+0x70>
 8002b62:	2300      	movs	r3, #0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b6c:	f383 8811 	msr	BASEPRI, r3
 8002b70:	f3bf 8f6f 	isb	sy
 8002b74:	f3bf 8f4f 	dsb	sy
 8002b78:	623b      	str	r3, [r7, #32]
}
 8002b7a:	bf00      	nop
 8002b7c:	e7fe      	b.n	8002b7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002b7e:	f001 ffa3 	bl	8004ac8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002b82:	f3ef 8211 	mrs	r2, BASEPRI
 8002b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8a:	f383 8811 	msr	BASEPRI, r3
 8002b8e:	f3bf 8f6f 	isb	sy
 8002b92:	f3bf 8f4f 	dsb	sy
 8002b96:	61fa      	str	r2, [r7, #28]
 8002b98:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002b9a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b9c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d302      	bcc.n	8002bb0 <xQueueGenericSendFromISR+0xbc>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d12f      	bne.n	8002c10 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	68b9      	ldr	r1, [r7, #8]
 8002bc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002bc6:	f000 f911 	bl	8002dec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002bca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd2:	d112      	bne.n	8002bfa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d016      	beq.n	8002c0a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bde:	3324      	adds	r3, #36	; 0x24
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 fe9d 	bl	8003920 <xTaskRemoveFromEventList>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00e      	beq.n	8002c0a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00b      	beq.n	8002c0a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	e007      	b.n	8002c0a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002bfa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002bfe:	3301      	adds	r3, #1
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	b25a      	sxtb	r2, r3
 8002c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002c0e:	e001      	b.n	8002c14 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c16:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002c1e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3740      	adds	r7, #64	; 0x40
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08c      	sub	sp, #48	; 0x30
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10a      	bne.n	8002c5c <xQueueReceive+0x30>
	__asm volatile
 8002c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c4a:	f383 8811 	msr	BASEPRI, r3
 8002c4e:	f3bf 8f6f 	isb	sy
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	623b      	str	r3, [r7, #32]
}
 8002c58:	bf00      	nop
 8002c5a:	e7fe      	b.n	8002c5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d103      	bne.n	8002c6a <xQueueReceive+0x3e>
 8002c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <xQueueReceive+0x42>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <xQueueReceive+0x44>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10a      	bne.n	8002c8a <xQueueReceive+0x5e>
	__asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	61fb      	str	r3, [r7, #28]
}
 8002c86:	bf00      	nop
 8002c88:	e7fe      	b.n	8002c88 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c8a:	f001 f807 	bl	8003c9c <xTaskGetSchedulerState>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d102      	bne.n	8002c9a <xQueueReceive+0x6e>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <xQueueReceive+0x72>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <xQueueReceive+0x74>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10a      	bne.n	8002cba <xQueueReceive+0x8e>
	__asm volatile
 8002ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca8:	f383 8811 	msr	BASEPRI, r3
 8002cac:	f3bf 8f6f 	isb	sy
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	61bb      	str	r3, [r7, #24]
}
 8002cb6:	bf00      	nop
 8002cb8:	e7fe      	b.n	8002cb8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002cba:	f001 fe23 	bl	8004904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d01f      	beq.n	8002d0a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002cca:	68b9      	ldr	r1, [r7, #8]
 8002ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cce:	f000 f8f7 	bl	8002ec0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	1e5a      	subs	r2, r3, #1
 8002cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00f      	beq.n	8002d02 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce4:	3310      	adds	r3, #16
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fe1a 	bl	8003920 <xTaskRemoveFromEventList>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d007      	beq.n	8002d02 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002cf2:	4b3d      	ldr	r3, [pc, #244]	; (8002de8 <xQueueReceive+0x1bc>)
 8002cf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002d02:	f001 fe2f 	bl	8004964 <vPortExitCritical>
				return pdPASS;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e069      	b.n	8002dde <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d103      	bne.n	8002d18 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d10:	f001 fe28 	bl	8004964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002d14:	2300      	movs	r3, #0
 8002d16:	e062      	b.n	8002dde <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d106      	bne.n	8002d2c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 fe60 	bl	80039e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d2c:	f001 fe1a 	bl	8004964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d30:	f000 fbd2 	bl	80034d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d34:	f001 fde6 	bl	8004904 <vPortEnterCritical>
 8002d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d3e:	b25b      	sxtb	r3, r3
 8002d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d44:	d103      	bne.n	8002d4e <xQueueReceive+0x122>
 8002d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d54:	b25b      	sxtb	r3, r3
 8002d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5a:	d103      	bne.n	8002d64 <xQueueReceive+0x138>
 8002d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d64:	f001 fdfe 	bl	8004964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d68:	1d3a      	adds	r2, r7, #4
 8002d6a:	f107 0310 	add.w	r3, r7, #16
 8002d6e:	4611      	mov	r1, r2
 8002d70:	4618      	mov	r0, r3
 8002d72:	f000 fe4f 	bl	8003a14 <xTaskCheckForTimeOut>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d123      	bne.n	8002dc4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d7e:	f000 f917 	bl	8002fb0 <prvIsQueueEmpty>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d017      	beq.n	8002db8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d8a:	3324      	adds	r3, #36	; 0x24
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	4611      	mov	r1, r2
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 fd75 	bl	8003880 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002d96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d98:	f000 f8b8 	bl	8002f0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002d9c:	f000 fbaa 	bl	80034f4 <xTaskResumeAll>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d189      	bne.n	8002cba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002da6:	4b10      	ldr	r3, [pc, #64]	; (8002de8 <xQueueReceive+0x1bc>)
 8002da8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	f3bf 8f4f 	dsb	sy
 8002db2:	f3bf 8f6f 	isb	sy
 8002db6:	e780      	b.n	8002cba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002db8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dba:	f000 f8a7 	bl	8002f0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002dbe:	f000 fb99 	bl	80034f4 <xTaskResumeAll>
 8002dc2:	e77a      	b.n	8002cba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002dc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dc6:	f000 f8a1 	bl	8002f0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dca:	f000 fb93 	bl	80034f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002dce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dd0:	f000 f8ee 	bl	8002fb0 <prvIsQueueEmpty>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f43f af6f 	beq.w	8002cba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002ddc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3730      	adds	r7, #48	; 0x30
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	e000ed04 	.word	0xe000ed04

08002dec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10d      	bne.n	8002e26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d14d      	bne.n	8002eae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f000 ff5e 	bl	8003cd8 <xTaskPriorityDisinherit>
 8002e1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	e043      	b.n	8002eae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d119      	bne.n	8002e60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6858      	ldr	r0, [r3, #4]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	461a      	mov	r2, r3
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	f002 fae1 	bl	80053fe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	441a      	add	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d32b      	bcc.n	8002eae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	605a      	str	r2, [r3, #4]
 8002e5e:	e026      	b.n	8002eae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	68d8      	ldr	r0, [r3, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	461a      	mov	r2, r3
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	f002 fac7 	bl	80053fe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e78:	425b      	negs	r3, r3
 8002e7a:	441a      	add	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	68da      	ldr	r2, [r3, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d207      	bcs.n	8002e9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	425b      	negs	r3, r3
 8002e96:	441a      	add	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d105      	bne.n	8002eae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002eb6:	697b      	ldr	r3, [r7, #20]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d018      	beq.n	8002f04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	441a      	add	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d303      	bcc.n	8002ef4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68d9      	ldr	r1, [r3, #12]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	461a      	mov	r2, r3
 8002efe:	6838      	ldr	r0, [r7, #0]
 8002f00:	f002 fa7d 	bl	80053fe <memcpy>
	}
}
 8002f04:	bf00      	nop
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002f14:	f001 fcf6 	bl	8004904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f20:	e011      	b.n	8002f46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d012      	beq.n	8002f50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3324      	adds	r3, #36	; 0x24
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 fcf6 	bl	8003920 <xTaskRemoveFromEventList>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002f3a:	f000 fdcd 	bl	8003ad8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	dce9      	bgt.n	8002f22 <prvUnlockQueue+0x16>
 8002f4e:	e000      	b.n	8002f52 <prvUnlockQueue+0x46>
					break;
 8002f50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	22ff      	movs	r2, #255	; 0xff
 8002f56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002f5a:	f001 fd03 	bl	8004964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002f5e:	f001 fcd1 	bl	8004904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f6a:	e011      	b.n	8002f90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d012      	beq.n	8002f9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3310      	adds	r3, #16
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 fcd1 	bl	8003920 <xTaskRemoveFromEventList>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002f84:	f000 fda8 	bl	8003ad8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002f88:	7bbb      	ldrb	r3, [r7, #14]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	dce9      	bgt.n	8002f6c <prvUnlockQueue+0x60>
 8002f98:	e000      	b.n	8002f9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002f9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	22ff      	movs	r2, #255	; 0xff
 8002fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002fa4:	f001 fcde 	bl	8004964 <vPortExitCritical>
}
 8002fa8:	bf00      	nop
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002fb8:	f001 fca4 	bl	8004904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	e001      	b.n	8002fce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002fce:	f001 fcc9 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002fe4:	f001 fc8e 	bl	8004904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d102      	bne.n	8002ffa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	e001      	b.n	8002ffe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002ffe:	f001 fcb1 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8003002:	68fb      	ldr	r3, [r7, #12]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e014      	b.n	8003046 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800301c:	4a0f      	ldr	r2, [pc, #60]	; (800305c <vQueueAddToRegistry+0x50>)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10b      	bne.n	8003040 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003028:	490c      	ldr	r1, [pc, #48]	; (800305c <vQueueAddToRegistry+0x50>)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <vQueueAddToRegistry+0x50>)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4413      	add	r3, r2
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800303e:	e006      	b.n	800304e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3301      	adds	r3, #1
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b07      	cmp	r3, #7
 800304a:	d9e7      	bls.n	800301c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	200007d8 	.word	0x200007d8

08003060 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003070:	f001 fc48 	bl	8004904 <vPortEnterCritical>
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800307a:	b25b      	sxtb	r3, r3
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d103      	bne.n	800308a <vQueueWaitForMessageRestricted+0x2a>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003090:	b25b      	sxtb	r3, r3
 8003092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003096:	d103      	bne.n	80030a0 <vQueueWaitForMessageRestricted+0x40>
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030a0:	f001 fc60 	bl	8004964 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d106      	bne.n	80030ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3324      	adds	r3, #36	; 0x24
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	68b9      	ldr	r1, [r7, #8]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 fc07 	bl	80038c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80030ba:	6978      	ldr	r0, [r7, #20]
 80030bc:	f7ff ff26 	bl	8002f0c <prvUnlockQueue>
	}
 80030c0:	bf00      	nop
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08e      	sub	sp, #56	; 0x38
 80030cc:	af04      	add	r7, sp, #16
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80030d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10a      	bne.n	80030f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80030dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e0:	f383 8811 	msr	BASEPRI, r3
 80030e4:	f3bf 8f6f 	isb	sy
 80030e8:	f3bf 8f4f 	dsb	sy
 80030ec:	623b      	str	r3, [r7, #32]
}
 80030ee:	bf00      	nop
 80030f0:	e7fe      	b.n	80030f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80030f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10a      	bne.n	800310e <xTaskCreateStatic+0x46>
	__asm volatile
 80030f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fc:	f383 8811 	msr	BASEPRI, r3
 8003100:	f3bf 8f6f 	isb	sy
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	61fb      	str	r3, [r7, #28]
}
 800310a:	bf00      	nop
 800310c:	e7fe      	b.n	800310c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800310e:	235c      	movs	r3, #92	; 0x5c
 8003110:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	2b5c      	cmp	r3, #92	; 0x5c
 8003116:	d00a      	beq.n	800312e <xTaskCreateStatic+0x66>
	__asm volatile
 8003118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311c:	f383 8811 	msr	BASEPRI, r3
 8003120:	f3bf 8f6f 	isb	sy
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	61bb      	str	r3, [r7, #24]
}
 800312a:	bf00      	nop
 800312c:	e7fe      	b.n	800312c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800312e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003132:	2b00      	cmp	r3, #0
 8003134:	d01e      	beq.n	8003174 <xTaskCreateStatic+0xac>
 8003136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01b      	beq.n	8003174 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003144:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	2202      	movs	r2, #2
 800314a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800314e:	2300      	movs	r3, #0
 8003150:	9303      	str	r3, [sp, #12]
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	9302      	str	r3, [sp, #8]
 8003156:	f107 0314 	add.w	r3, r7, #20
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	68b9      	ldr	r1, [r7, #8]
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f850 	bl	800320c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800316c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800316e:	f000 f8dd 	bl	800332c <prvAddNewTaskToReadyList>
 8003172:	e001      	b.n	8003178 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003178:	697b      	ldr	r3, [r7, #20]
	}
 800317a:	4618      	mov	r0, r3
 800317c:	3728      	adds	r7, #40	; 0x28
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003182:	b580      	push	{r7, lr}
 8003184:	b08c      	sub	sp, #48	; 0x30
 8003186:	af04      	add	r7, sp, #16
 8003188:	60f8      	str	r0, [r7, #12]
 800318a:	60b9      	str	r1, [r7, #8]
 800318c:	603b      	str	r3, [r7, #0]
 800318e:	4613      	mov	r3, r2
 8003190:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	4618      	mov	r0, r3
 8003198:	f001 fcd6 	bl	8004b48 <pvPortMalloc>
 800319c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00e      	beq.n	80031c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80031a4:	205c      	movs	r0, #92	; 0x5c
 80031a6:	f001 fccf 	bl	8004b48 <pvPortMalloc>
 80031aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	631a      	str	r2, [r3, #48]	; 0x30
 80031b8:	e005      	b.n	80031c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80031ba:	6978      	ldr	r0, [r7, #20]
 80031bc:	f001 fd90 	bl	8004ce0 <vPortFree>
 80031c0:	e001      	b.n	80031c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d017      	beq.n	80031fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	2300      	movs	r3, #0
 80031d8:	9303      	str	r3, [sp, #12]
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	9302      	str	r3, [sp, #8]
 80031de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	68b9      	ldr	r1, [r7, #8]
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f80e 	bl	800320c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80031f0:	69f8      	ldr	r0, [r7, #28]
 80031f2:	f000 f89b 	bl	800332c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80031f6:	2301      	movs	r3, #1
 80031f8:	61bb      	str	r3, [r7, #24]
 80031fa:	e002      	b.n	8003202 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003200:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003202:	69bb      	ldr	r3, [r7, #24]
	}
 8003204:	4618      	mov	r0, r3
 8003206:	3720      	adds	r7, #32
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800321a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	461a      	mov	r2, r3
 8003224:	21a5      	movs	r1, #165	; 0xa5
 8003226:	f002 f86f 	bl	8005308 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800322a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800322c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003234:	3b01      	subs	r3, #1
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	f023 0307 	bic.w	r3, r3, #7
 8003242:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <prvInitialiseNewTask+0x58>
	__asm volatile
 800324e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003252:	f383 8811 	msr	BASEPRI, r3
 8003256:	f3bf 8f6f 	isb	sy
 800325a:	f3bf 8f4f 	dsb	sy
 800325e:	617b      	str	r3, [r7, #20]
}
 8003260:	bf00      	nop
 8003262:	e7fe      	b.n	8003262 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d01f      	beq.n	80032aa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800326a:	2300      	movs	r3, #0
 800326c:	61fb      	str	r3, [r7, #28]
 800326e:	e012      	b.n	8003296 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	4413      	add	r3, r2
 8003276:	7819      	ldrb	r1, [r3, #0]
 8003278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	4413      	add	r3, r2
 800327e:	3334      	adds	r3, #52	; 0x34
 8003280:	460a      	mov	r2, r1
 8003282:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	4413      	add	r3, r2
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d006      	beq.n	800329e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	3301      	adds	r3, #1
 8003294:	61fb      	str	r3, [r7, #28]
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	2b0f      	cmp	r3, #15
 800329a:	d9e9      	bls.n	8003270 <prvInitialiseNewTask+0x64>
 800329c:	e000      	b.n	80032a0 <prvInitialiseNewTask+0x94>
			{
				break;
 800329e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80032a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032a8:	e003      	b.n	80032b2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80032aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80032b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b4:	2b37      	cmp	r3, #55	; 0x37
 80032b6:	d901      	bls.n	80032bc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80032b8:	2337      	movs	r3, #55	; 0x37
 80032ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80032bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80032c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032c6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80032c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ca:	2200      	movs	r2, #0
 80032cc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d0:	3304      	adds	r3, #4
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7ff f978 	bl	80025c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80032d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032da:	3318      	adds	r3, #24
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff f973 	bl	80025c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80032e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80032ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80032f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80032f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fa:	2200      	movs	r2, #0
 80032fc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80032fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	68f9      	ldr	r1, [r7, #12]
 800330a:	69b8      	ldr	r0, [r7, #24]
 800330c:	f001 f9ce 	bl	80046ac <pxPortInitialiseStack>
 8003310:	4602      	mov	r2, r0
 8003312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003314:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800331c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003322:	bf00      	nop
 8003324:	3720      	adds	r7, #32
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003334:	f001 fae6 	bl	8004904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003338:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <prvAddNewTaskToReadyList+0xc4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	3301      	adds	r3, #1
 800333e:	4a2c      	ldr	r2, [pc, #176]	; (80033f0 <prvAddNewTaskToReadyList+0xc4>)
 8003340:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003342:	4b2c      	ldr	r3, [pc, #176]	; (80033f4 <prvAddNewTaskToReadyList+0xc8>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d109      	bne.n	800335e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800334a:	4a2a      	ldr	r2, [pc, #168]	; (80033f4 <prvAddNewTaskToReadyList+0xc8>)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003350:	4b27      	ldr	r3, [pc, #156]	; (80033f0 <prvAddNewTaskToReadyList+0xc4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d110      	bne.n	800337a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003358:	f000 fbe2 	bl	8003b20 <prvInitialiseTaskLists>
 800335c:	e00d      	b.n	800337a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800335e:	4b26      	ldr	r3, [pc, #152]	; (80033f8 <prvAddNewTaskToReadyList+0xcc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d109      	bne.n	800337a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003366:	4b23      	ldr	r3, [pc, #140]	; (80033f4 <prvAddNewTaskToReadyList+0xc8>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	429a      	cmp	r2, r3
 8003372:	d802      	bhi.n	800337a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003374:	4a1f      	ldr	r2, [pc, #124]	; (80033f4 <prvAddNewTaskToReadyList+0xc8>)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800337a:	4b20      	ldr	r3, [pc, #128]	; (80033fc <prvAddNewTaskToReadyList+0xd0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	3301      	adds	r3, #1
 8003380:	4a1e      	ldr	r2, [pc, #120]	; (80033fc <prvAddNewTaskToReadyList+0xd0>)
 8003382:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003384:	4b1d      	ldr	r3, [pc, #116]	; (80033fc <prvAddNewTaskToReadyList+0xd0>)
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <prvAddNewTaskToReadyList+0xd4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	429a      	cmp	r2, r3
 8003396:	d903      	bls.n	80033a0 <prvAddNewTaskToReadyList+0x74>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339c:	4a18      	ldr	r2, [pc, #96]	; (8003400 <prvAddNewTaskToReadyList+0xd4>)
 800339e:	6013      	str	r3, [r2, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4a15      	ldr	r2, [pc, #84]	; (8003404 <prvAddNewTaskToReadyList+0xd8>)
 80033ae:	441a      	add	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3304      	adds	r3, #4
 80033b4:	4619      	mov	r1, r3
 80033b6:	4610      	mov	r0, r2
 80033b8:	f7ff f913 	bl	80025e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80033bc:	f001 fad2 	bl	8004964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80033c0:	4b0d      	ldr	r3, [pc, #52]	; (80033f8 <prvAddNewTaskToReadyList+0xcc>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00e      	beq.n	80033e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80033c8:	4b0a      	ldr	r3, [pc, #40]	; (80033f4 <prvAddNewTaskToReadyList+0xc8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d207      	bcs.n	80033e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80033d6:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <prvAddNewTaskToReadyList+0xdc>)
 80033d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	f3bf 8f4f 	dsb	sy
 80033e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000cec 	.word	0x20000cec
 80033f4:	20000818 	.word	0x20000818
 80033f8:	20000cf8 	.word	0x20000cf8
 80033fc:	20000d08 	.word	0x20000d08
 8003400:	20000cf4 	.word	0x20000cf4
 8003404:	2000081c 	.word	0x2000081c
 8003408:	e000ed04 	.word	0xe000ed04

0800340c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b08a      	sub	sp, #40	; 0x28
 8003410:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003412:	2300      	movs	r3, #0
 8003414:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003416:	2300      	movs	r3, #0
 8003418:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800341a:	463a      	mov	r2, r7
 800341c:	1d39      	adds	r1, r7, #4
 800341e:	f107 0308 	add.w	r3, r7, #8
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff f87c 	bl	8002520 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003428:	6839      	ldr	r1, [r7, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	9202      	str	r2, [sp, #8]
 8003430:	9301      	str	r3, [sp, #4]
 8003432:	2300      	movs	r3, #0
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	2300      	movs	r3, #0
 8003438:	460a      	mov	r2, r1
 800343a:	4921      	ldr	r1, [pc, #132]	; (80034c0 <vTaskStartScheduler+0xb4>)
 800343c:	4821      	ldr	r0, [pc, #132]	; (80034c4 <vTaskStartScheduler+0xb8>)
 800343e:	f7ff fe43 	bl	80030c8 <xTaskCreateStatic>
 8003442:	4603      	mov	r3, r0
 8003444:	4a20      	ldr	r2, [pc, #128]	; (80034c8 <vTaskStartScheduler+0xbc>)
 8003446:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003448:	4b1f      	ldr	r3, [pc, #124]	; (80034c8 <vTaskStartScheduler+0xbc>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d002      	beq.n	8003456 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003450:	2301      	movs	r3, #1
 8003452:	617b      	str	r3, [r7, #20]
 8003454:	e001      	b.n	800345a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d102      	bne.n	8003466 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003460:	f000 fdd6 	bl	8004010 <xTimerCreateTimerTask>
 8003464:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d116      	bne.n	800349a <vTaskStartScheduler+0x8e>
	__asm volatile
 800346c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003470:	f383 8811 	msr	BASEPRI, r3
 8003474:	f3bf 8f6f 	isb	sy
 8003478:	f3bf 8f4f 	dsb	sy
 800347c:	613b      	str	r3, [r7, #16]
}
 800347e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003480:	4b12      	ldr	r3, [pc, #72]	; (80034cc <vTaskStartScheduler+0xc0>)
 8003482:	f04f 32ff 	mov.w	r2, #4294967295
 8003486:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003488:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <vTaskStartScheduler+0xc4>)
 800348a:	2201      	movs	r2, #1
 800348c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <vTaskStartScheduler+0xc8>)
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003494:	f001 f994 	bl	80047c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003498:	e00e      	b.n	80034b8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a0:	d10a      	bne.n	80034b8 <vTaskStartScheduler+0xac>
	__asm volatile
 80034a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a6:	f383 8811 	msr	BASEPRI, r3
 80034aa:	f3bf 8f6f 	isb	sy
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	60fb      	str	r3, [r7, #12]
}
 80034b4:	bf00      	nop
 80034b6:	e7fe      	b.n	80034b6 <vTaskStartScheduler+0xaa>
}
 80034b8:	bf00      	nop
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	080058e0 	.word	0x080058e0
 80034c4:	08003af1 	.word	0x08003af1
 80034c8:	20000d10 	.word	0x20000d10
 80034cc:	20000d0c 	.word	0x20000d0c
 80034d0:	20000cf8 	.word	0x20000cf8
 80034d4:	20000cf0 	.word	0x20000cf0

080034d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80034dc:	4b04      	ldr	r3, [pc, #16]	; (80034f0 <vTaskSuspendAll+0x18>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	3301      	adds	r3, #1
 80034e2:	4a03      	ldr	r2, [pc, #12]	; (80034f0 <vTaskSuspendAll+0x18>)
 80034e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80034e6:	bf00      	nop
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr
 80034f0:	20000d14 	.word	0x20000d14

080034f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80034fe:	2300      	movs	r3, #0
 8003500:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003502:	4b42      	ldr	r3, [pc, #264]	; (800360c <xTaskResumeAll+0x118>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10a      	bne.n	8003520 <xTaskResumeAll+0x2c>
	__asm volatile
 800350a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800350e:	f383 8811 	msr	BASEPRI, r3
 8003512:	f3bf 8f6f 	isb	sy
 8003516:	f3bf 8f4f 	dsb	sy
 800351a:	603b      	str	r3, [r7, #0]
}
 800351c:	bf00      	nop
 800351e:	e7fe      	b.n	800351e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003520:	f001 f9f0 	bl	8004904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003524:	4b39      	ldr	r3, [pc, #228]	; (800360c <xTaskResumeAll+0x118>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	3b01      	subs	r3, #1
 800352a:	4a38      	ldr	r2, [pc, #224]	; (800360c <xTaskResumeAll+0x118>)
 800352c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800352e:	4b37      	ldr	r3, [pc, #220]	; (800360c <xTaskResumeAll+0x118>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d162      	bne.n	80035fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003536:	4b36      	ldr	r3, [pc, #216]	; (8003610 <xTaskResumeAll+0x11c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d05e      	beq.n	80035fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800353e:	e02f      	b.n	80035a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003540:	4b34      	ldr	r3, [pc, #208]	; (8003614 <xTaskResumeAll+0x120>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	3318      	adds	r3, #24
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff f8a5 	bl	800269c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	3304      	adds	r3, #4
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff f8a0 	bl	800269c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003560:	4b2d      	ldr	r3, [pc, #180]	; (8003618 <xTaskResumeAll+0x124>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d903      	bls.n	8003570 <xTaskResumeAll+0x7c>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356c:	4a2a      	ldr	r2, [pc, #168]	; (8003618 <xTaskResumeAll+0x124>)
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4a27      	ldr	r2, [pc, #156]	; (800361c <xTaskResumeAll+0x128>)
 800357e:	441a      	add	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	3304      	adds	r3, #4
 8003584:	4619      	mov	r1, r3
 8003586:	4610      	mov	r0, r2
 8003588:	f7ff f82b 	bl	80025e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003590:	4b23      	ldr	r3, [pc, #140]	; (8003620 <xTaskResumeAll+0x12c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003596:	429a      	cmp	r2, r3
 8003598:	d302      	bcc.n	80035a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800359a:	4b22      	ldr	r3, [pc, #136]	; (8003624 <xTaskResumeAll+0x130>)
 800359c:	2201      	movs	r2, #1
 800359e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035a0:	4b1c      	ldr	r3, [pc, #112]	; (8003614 <xTaskResumeAll+0x120>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1cb      	bne.n	8003540 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80035ae:	f000 fb55 	bl	8003c5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80035b2:	4b1d      	ldr	r3, [pc, #116]	; (8003628 <xTaskResumeAll+0x134>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d010      	beq.n	80035e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80035be:	f000 f847 	bl	8003650 <xTaskIncrementTick>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d002      	beq.n	80035ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80035c8:	4b16      	ldr	r3, [pc, #88]	; (8003624 <xTaskResumeAll+0x130>)
 80035ca:	2201      	movs	r2, #1
 80035cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3b01      	subs	r3, #1
 80035d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f1      	bne.n	80035be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80035da:	4b13      	ldr	r3, [pc, #76]	; (8003628 <xTaskResumeAll+0x134>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80035e0:	4b10      	ldr	r3, [pc, #64]	; (8003624 <xTaskResumeAll+0x130>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d009      	beq.n	80035fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80035e8:	2301      	movs	r3, #1
 80035ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80035ec:	4b0f      	ldr	r3, [pc, #60]	; (800362c <xTaskResumeAll+0x138>)
 80035ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035f2:	601a      	str	r2, [r3, #0]
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80035fc:	f001 f9b2 	bl	8004964 <vPortExitCritical>

	return xAlreadyYielded;
 8003600:	68bb      	ldr	r3, [r7, #8]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	20000d14 	.word	0x20000d14
 8003610:	20000cec 	.word	0x20000cec
 8003614:	20000cac 	.word	0x20000cac
 8003618:	20000cf4 	.word	0x20000cf4
 800361c:	2000081c 	.word	0x2000081c
 8003620:	20000818 	.word	0x20000818
 8003624:	20000d00 	.word	0x20000d00
 8003628:	20000cfc 	.word	0x20000cfc
 800362c:	e000ed04 	.word	0xe000ed04

08003630 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <xTaskGetTickCount+0x1c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800363c:	687b      	ldr	r3, [r7, #4]
}
 800363e:	4618      	mov	r0, r3
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	20000cf0 	.word	0x20000cf0

08003650 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800365a:	4b4f      	ldr	r3, [pc, #316]	; (8003798 <xTaskIncrementTick+0x148>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	f040 808f 	bne.w	8003782 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003664:	4b4d      	ldr	r3, [pc, #308]	; (800379c <xTaskIncrementTick+0x14c>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3301      	adds	r3, #1
 800366a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800366c:	4a4b      	ldr	r2, [pc, #300]	; (800379c <xTaskIncrementTick+0x14c>)
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d120      	bne.n	80036ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003678:	4b49      	ldr	r3, [pc, #292]	; (80037a0 <xTaskIncrementTick+0x150>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <xTaskIncrementTick+0x48>
	__asm volatile
 8003682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003686:	f383 8811 	msr	BASEPRI, r3
 800368a:	f3bf 8f6f 	isb	sy
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	603b      	str	r3, [r7, #0]
}
 8003694:	bf00      	nop
 8003696:	e7fe      	b.n	8003696 <xTaskIncrementTick+0x46>
 8003698:	4b41      	ldr	r3, [pc, #260]	; (80037a0 <xTaskIncrementTick+0x150>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	60fb      	str	r3, [r7, #12]
 800369e:	4b41      	ldr	r3, [pc, #260]	; (80037a4 <xTaskIncrementTick+0x154>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a3f      	ldr	r2, [pc, #252]	; (80037a0 <xTaskIncrementTick+0x150>)
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	4a3f      	ldr	r2, [pc, #252]	; (80037a4 <xTaskIncrementTick+0x154>)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	4b3e      	ldr	r3, [pc, #248]	; (80037a8 <xTaskIncrementTick+0x158>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	4a3d      	ldr	r2, [pc, #244]	; (80037a8 <xTaskIncrementTick+0x158>)
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	f000 fad1 	bl	8003c5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80036ba:	4b3c      	ldr	r3, [pc, #240]	; (80037ac <xTaskIncrementTick+0x15c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d349      	bcc.n	8003758 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036c4:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <xTaskIncrementTick+0x150>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d104      	bne.n	80036d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036ce:	4b37      	ldr	r3, [pc, #220]	; (80037ac <xTaskIncrementTick+0x15c>)
 80036d0:	f04f 32ff 	mov.w	r2, #4294967295
 80036d4:	601a      	str	r2, [r3, #0]
					break;
 80036d6:	e03f      	b.n	8003758 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036d8:	4b31      	ldr	r3, [pc, #196]	; (80037a0 <xTaskIncrementTick+0x150>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d203      	bcs.n	80036f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80036f0:	4a2e      	ldr	r2, [pc, #184]	; (80037ac <xTaskIncrementTick+0x15c>)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80036f6:	e02f      	b.n	8003758 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fe ffcd 	bl	800269c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003706:	2b00      	cmp	r3, #0
 8003708:	d004      	beq.n	8003714 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3318      	adds	r3, #24
 800370e:	4618      	mov	r0, r3
 8003710:	f7fe ffc4 	bl	800269c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003718:	4b25      	ldr	r3, [pc, #148]	; (80037b0 <xTaskIncrementTick+0x160>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d903      	bls.n	8003728 <xTaskIncrementTick+0xd8>
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	4a22      	ldr	r2, [pc, #136]	; (80037b0 <xTaskIncrementTick+0x160>)
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4a1f      	ldr	r2, [pc, #124]	; (80037b4 <xTaskIncrementTick+0x164>)
 8003736:	441a      	add	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	3304      	adds	r3, #4
 800373c:	4619      	mov	r1, r3
 800373e:	4610      	mov	r0, r2
 8003740:	f7fe ff4f 	bl	80025e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003748:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <xTaskIncrementTick+0x168>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374e:	429a      	cmp	r2, r3
 8003750:	d3b8      	bcc.n	80036c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003752:	2301      	movs	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003756:	e7b5      	b.n	80036c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003758:	4b17      	ldr	r3, [pc, #92]	; (80037b8 <xTaskIncrementTick+0x168>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800375e:	4915      	ldr	r1, [pc, #84]	; (80037b4 <xTaskIncrementTick+0x164>)
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d901      	bls.n	8003774 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003770:	2301      	movs	r3, #1
 8003772:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <xTaskIncrementTick+0x16c>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d007      	beq.n	800378c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800377c:	2301      	movs	r3, #1
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	e004      	b.n	800378c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003782:	4b0f      	ldr	r3, [pc, #60]	; (80037c0 <xTaskIncrementTick+0x170>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	3301      	adds	r3, #1
 8003788:	4a0d      	ldr	r2, [pc, #52]	; (80037c0 <xTaskIncrementTick+0x170>)
 800378a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800378c:	697b      	ldr	r3, [r7, #20]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	20000d14 	.word	0x20000d14
 800379c:	20000cf0 	.word	0x20000cf0
 80037a0:	20000ca4 	.word	0x20000ca4
 80037a4:	20000ca8 	.word	0x20000ca8
 80037a8:	20000d04 	.word	0x20000d04
 80037ac:	20000d0c 	.word	0x20000d0c
 80037b0:	20000cf4 	.word	0x20000cf4
 80037b4:	2000081c 	.word	0x2000081c
 80037b8:	20000818 	.word	0x20000818
 80037bc:	20000d00 	.word	0x20000d00
 80037c0:	20000cfc 	.word	0x20000cfc

080037c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80037ca:	4b28      	ldr	r3, [pc, #160]	; (800386c <vTaskSwitchContext+0xa8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80037d2:	4b27      	ldr	r3, [pc, #156]	; (8003870 <vTaskSwitchContext+0xac>)
 80037d4:	2201      	movs	r2, #1
 80037d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80037d8:	e041      	b.n	800385e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80037da:	4b25      	ldr	r3, [pc, #148]	; (8003870 <vTaskSwitchContext+0xac>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037e0:	4b24      	ldr	r3, [pc, #144]	; (8003874 <vTaskSwitchContext+0xb0>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	e010      	b.n	800380a <vTaskSwitchContext+0x46>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10a      	bne.n	8003804 <vTaskSwitchContext+0x40>
	__asm volatile
 80037ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f2:	f383 8811 	msr	BASEPRI, r3
 80037f6:	f3bf 8f6f 	isb	sy
 80037fa:	f3bf 8f4f 	dsb	sy
 80037fe:	607b      	str	r3, [r7, #4]
}
 8003800:	bf00      	nop
 8003802:	e7fe      	b.n	8003802 <vTaskSwitchContext+0x3e>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	3b01      	subs	r3, #1
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	491b      	ldr	r1, [pc, #108]	; (8003878 <vTaskSwitchContext+0xb4>)
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0e4      	beq.n	80037e8 <vTaskSwitchContext+0x24>
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4613      	mov	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4a13      	ldr	r2, [pc, #76]	; (8003878 <vTaskSwitchContext+0xb4>)
 800382a:	4413      	add	r3, r2
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	605a      	str	r2, [r3, #4]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	3308      	adds	r3, #8
 8003840:	429a      	cmp	r2, r3
 8003842:	d104      	bne.n	800384e <vTaskSwitchContext+0x8a>
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	4a09      	ldr	r2, [pc, #36]	; (800387c <vTaskSwitchContext+0xb8>)
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4a06      	ldr	r2, [pc, #24]	; (8003874 <vTaskSwitchContext+0xb0>)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6013      	str	r3, [r2, #0]
}
 800385e:	bf00      	nop
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000d14 	.word	0x20000d14
 8003870:	20000d00 	.word	0x20000d00
 8003874:	20000cf4 	.word	0x20000cf4
 8003878:	2000081c 	.word	0x2000081c
 800387c:	20000818 	.word	0x20000818

08003880 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10a      	bne.n	80038a6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003894:	f383 8811 	msr	BASEPRI, r3
 8003898:	f3bf 8f6f 	isb	sy
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	60fb      	str	r3, [r7, #12]
}
 80038a2:	bf00      	nop
 80038a4:	e7fe      	b.n	80038a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038a6:	4b07      	ldr	r3, [pc, #28]	; (80038c4 <vTaskPlaceOnEventList+0x44>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	3318      	adds	r3, #24
 80038ac:	4619      	mov	r1, r3
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fe febb 	bl	800262a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80038b4:	2101      	movs	r1, #1
 80038b6:	6838      	ldr	r0, [r7, #0]
 80038b8:	f000 fb56 	bl	8003f68 <prvAddCurrentTaskToDelayedList>
}
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	20000818 	.word	0x20000818

080038c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10a      	bne.n	80038f0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80038da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038de:	f383 8811 	msr	BASEPRI, r3
 80038e2:	f3bf 8f6f 	isb	sy
 80038e6:	f3bf 8f4f 	dsb	sy
 80038ea:	617b      	str	r3, [r7, #20]
}
 80038ec:	bf00      	nop
 80038ee:	e7fe      	b.n	80038ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038f0:	4b0a      	ldr	r3, [pc, #40]	; (800391c <vTaskPlaceOnEventListRestricted+0x54>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	3318      	adds	r3, #24
 80038f6:	4619      	mov	r1, r3
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f7fe fe72 	bl	80025e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d002      	beq.n	800390a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003904:	f04f 33ff 	mov.w	r3, #4294967295
 8003908:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	68b8      	ldr	r0, [r7, #8]
 800390e:	f000 fb2b 	bl	8003f68 <prvAddCurrentTaskToDelayedList>
	}
 8003912:	bf00      	nop
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000818 	.word	0x20000818

08003920 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10a      	bne.n	800394c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	60fb      	str	r3, [r7, #12]
}
 8003948:	bf00      	nop
 800394a:	e7fe      	b.n	800394a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	3318      	adds	r3, #24
 8003950:	4618      	mov	r0, r3
 8003952:	f7fe fea3 	bl	800269c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003956:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <xTaskRemoveFromEventList+0xb0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d11d      	bne.n	800399a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	3304      	adds	r3, #4
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fe9a 	bl	800269c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800396c:	4b19      	ldr	r3, [pc, #100]	; (80039d4 <xTaskRemoveFromEventList+0xb4>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	429a      	cmp	r2, r3
 8003972:	d903      	bls.n	800397c <xTaskRemoveFromEventList+0x5c>
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	4a16      	ldr	r2, [pc, #88]	; (80039d4 <xTaskRemoveFromEventList+0xb4>)
 800397a:	6013      	str	r3, [r2, #0]
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4a13      	ldr	r2, [pc, #76]	; (80039d8 <xTaskRemoveFromEventList+0xb8>)
 800398a:	441a      	add	r2, r3
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	3304      	adds	r3, #4
 8003990:	4619      	mov	r1, r3
 8003992:	4610      	mov	r0, r2
 8003994:	f7fe fe25 	bl	80025e2 <vListInsertEnd>
 8003998:	e005      	b.n	80039a6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	3318      	adds	r3, #24
 800399e:	4619      	mov	r1, r3
 80039a0:	480e      	ldr	r0, [pc, #56]	; (80039dc <xTaskRemoveFromEventList+0xbc>)
 80039a2:	f7fe fe1e 	bl	80025e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039aa:	4b0d      	ldr	r3, [pc, #52]	; (80039e0 <xTaskRemoveFromEventList+0xc0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d905      	bls.n	80039c0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80039b8:	4b0a      	ldr	r3, [pc, #40]	; (80039e4 <xTaskRemoveFromEventList+0xc4>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e001      	b.n	80039c4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80039c4:	697b      	ldr	r3, [r7, #20]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	20000d14 	.word	0x20000d14
 80039d4:	20000cf4 	.word	0x20000cf4
 80039d8:	2000081c 	.word	0x2000081c
 80039dc:	20000cac 	.word	0x20000cac
 80039e0:	20000818 	.word	0x20000818
 80039e4:	20000d00 	.word	0x20000d00

080039e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80039f0:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <vTaskInternalSetTimeOutState+0x24>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80039f8:	4b05      	ldr	r3, [pc, #20]	; (8003a10 <vTaskInternalSetTimeOutState+0x28>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	605a      	str	r2, [r3, #4]
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	20000d04 	.word	0x20000d04
 8003a10:	20000cf0 	.word	0x20000cf0

08003a14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10a      	bne.n	8003a3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	613b      	str	r3, [r7, #16]
}
 8003a36:	bf00      	nop
 8003a38:	e7fe      	b.n	8003a38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10a      	bne.n	8003a56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	60fb      	str	r3, [r7, #12]
}
 8003a52:	bf00      	nop
 8003a54:	e7fe      	b.n	8003a54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003a56:	f000 ff55 	bl	8004904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003a5a:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <xTaskCheckForTimeOut+0xbc>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	d102      	bne.n	8003a7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e023      	b.n	8003ac2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	4b15      	ldr	r3, [pc, #84]	; (8003ad4 <xTaskCheckForTimeOut+0xc0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d007      	beq.n	8003a96 <xTaskCheckForTimeOut+0x82>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d302      	bcc.n	8003a96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003a90:	2301      	movs	r3, #1
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	e015      	b.n	8003ac2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d20b      	bcs.n	8003ab8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	1ad2      	subs	r2, r2, r3
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7ff ff9b 	bl	80039e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	e004      	b.n	8003ac2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003ac2:	f000 ff4f 	bl	8004964 <vPortExitCritical>

	return xReturn;
 8003ac6:	69fb      	ldr	r3, [r7, #28]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000cf0 	.word	0x20000cf0
 8003ad4:	20000d04 	.word	0x20000d04

08003ad8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003adc:	4b03      	ldr	r3, [pc, #12]	; (8003aec <vTaskMissedYield+0x14>)
 8003ade:	2201      	movs	r2, #1
 8003ae0:	601a      	str	r2, [r3, #0]
}
 8003ae2:	bf00      	nop
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	20000d00 	.word	0x20000d00

08003af0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003af8:	f000 f852 	bl	8003ba0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003afc:	4b06      	ldr	r3, [pc, #24]	; (8003b18 <prvIdleTask+0x28>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d9f9      	bls.n	8003af8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <prvIdleTask+0x2c>)
 8003b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003b14:	e7f0      	b.n	8003af8 <prvIdleTask+0x8>
 8003b16:	bf00      	nop
 8003b18:	2000081c 	.word	0x2000081c
 8003b1c:	e000ed04 	.word	0xe000ed04

08003b20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b26:	2300      	movs	r3, #0
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	e00c      	b.n	8003b46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4a12      	ldr	r2, [pc, #72]	; (8003b80 <prvInitialiseTaskLists+0x60>)
 8003b38:	4413      	add	r3, r2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fd24 	bl	8002588 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3301      	adds	r3, #1
 8003b44:	607b      	str	r3, [r7, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b37      	cmp	r3, #55	; 0x37
 8003b4a:	d9ef      	bls.n	8003b2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b4c:	480d      	ldr	r0, [pc, #52]	; (8003b84 <prvInitialiseTaskLists+0x64>)
 8003b4e:	f7fe fd1b 	bl	8002588 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b52:	480d      	ldr	r0, [pc, #52]	; (8003b88 <prvInitialiseTaskLists+0x68>)
 8003b54:	f7fe fd18 	bl	8002588 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b58:	480c      	ldr	r0, [pc, #48]	; (8003b8c <prvInitialiseTaskLists+0x6c>)
 8003b5a:	f7fe fd15 	bl	8002588 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003b5e:	480c      	ldr	r0, [pc, #48]	; (8003b90 <prvInitialiseTaskLists+0x70>)
 8003b60:	f7fe fd12 	bl	8002588 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003b64:	480b      	ldr	r0, [pc, #44]	; (8003b94 <prvInitialiseTaskLists+0x74>)
 8003b66:	f7fe fd0f 	bl	8002588 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	; (8003b98 <prvInitialiseTaskLists+0x78>)
 8003b6c:	4a05      	ldr	r2, [pc, #20]	; (8003b84 <prvInitialiseTaskLists+0x64>)
 8003b6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b70:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <prvInitialiseTaskLists+0x7c>)
 8003b72:	4a05      	ldr	r2, [pc, #20]	; (8003b88 <prvInitialiseTaskLists+0x68>)
 8003b74:	601a      	str	r2, [r3, #0]
}
 8003b76:	bf00      	nop
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	2000081c 	.word	0x2000081c
 8003b84:	20000c7c 	.word	0x20000c7c
 8003b88:	20000c90 	.word	0x20000c90
 8003b8c:	20000cac 	.word	0x20000cac
 8003b90:	20000cc0 	.word	0x20000cc0
 8003b94:	20000cd8 	.word	0x20000cd8
 8003b98:	20000ca4 	.word	0x20000ca4
 8003b9c:	20000ca8 	.word	0x20000ca8

08003ba0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ba6:	e019      	b.n	8003bdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ba8:	f000 feac 	bl	8004904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bac:	4b10      	ldr	r3, [pc, #64]	; (8003bf0 <prvCheckTasksWaitingTermination+0x50>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fe fd6f 	bl	800269c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <prvCheckTasksWaitingTermination+0x54>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	4a0b      	ldr	r2, [pc, #44]	; (8003bf4 <prvCheckTasksWaitingTermination+0x54>)
 8003bc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003bd2:	f000 fec7 	bl	8004964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 f810 	bl	8003bfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bdc:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e1      	bne.n	8003ba8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20000cc0 	.word	0x20000cc0
 8003bf4:	20000cec 	.word	0x20000cec
 8003bf8:	20000cd4 	.word	0x20000cd4

08003bfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d108      	bne.n	8003c20 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	4618      	mov	r0, r3
 8003c14:	f001 f864 	bl	8004ce0 <vPortFree>
				vPortFree( pxTCB );
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f001 f861 	bl	8004ce0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003c1e:	e018      	b.n	8003c52 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d103      	bne.n	8003c32 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f001 f858 	bl	8004ce0 <vPortFree>
	}
 8003c30:	e00f      	b.n	8003c52 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d00a      	beq.n	8003c52 <prvDeleteTCB+0x56>
	__asm volatile
 8003c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c40:	f383 8811 	msr	BASEPRI, r3
 8003c44:	f3bf 8f6f 	isb	sy
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	60fb      	str	r3, [r7, #12]
}
 8003c4e:	bf00      	nop
 8003c50:	e7fe      	b.n	8003c50 <prvDeleteTCB+0x54>
	}
 8003c52:	bf00      	nop
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c62:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <prvResetNextTaskUnblockTime+0x38>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d104      	bne.n	8003c76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c6c:	4b0a      	ldr	r3, [pc, #40]	; (8003c98 <prvResetNextTaskUnblockTime+0x3c>)
 8003c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003c74:	e008      	b.n	8003c88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c76:	4b07      	ldr	r3, [pc, #28]	; (8003c94 <prvResetNextTaskUnblockTime+0x38>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	4a04      	ldr	r2, [pc, #16]	; (8003c98 <prvResetNextTaskUnblockTime+0x3c>)
 8003c86:	6013      	str	r3, [r2, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	20000ca4 	.word	0x20000ca4
 8003c98:	20000d0c 	.word	0x20000d0c

08003c9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <xTaskGetSchedulerState+0x34>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d102      	bne.n	8003cb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003caa:	2301      	movs	r3, #1
 8003cac:	607b      	str	r3, [r7, #4]
 8003cae:	e008      	b.n	8003cc2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cb0:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <xTaskGetSchedulerState+0x38>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d102      	bne.n	8003cbe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003cb8:	2302      	movs	r3, #2
 8003cba:	607b      	str	r3, [r7, #4]
 8003cbc:	e001      	b.n	8003cc2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003cc2:	687b      	ldr	r3, [r7, #4]
	}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	20000cf8 	.word	0x20000cf8
 8003cd4:	20000d14 	.word	0x20000d14

08003cd8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d056      	beq.n	8003d9c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003cee:	4b2e      	ldr	r3, [pc, #184]	; (8003da8 <xTaskPriorityDisinherit+0xd0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d00a      	beq.n	8003d0e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	60fb      	str	r3, [r7, #12]
}
 8003d0a:	bf00      	nop
 8003d0c:	e7fe      	b.n	8003d0c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10a      	bne.n	8003d2c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	60bb      	str	r3, [r7, #8]
}
 8003d28:	bf00      	nop
 8003d2a:	e7fe      	b.n	8003d2a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d30:	1e5a      	subs	r2, r3, #1
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d02c      	beq.n	8003d9c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d128      	bne.n	8003d9c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe fca4 	bl	800269c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d60:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	; (8003dac <xTaskPriorityDisinherit+0xd4>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d903      	bls.n	8003d7c <xTaskPriorityDisinherit+0xa4>
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	4a0c      	ldr	r2, [pc, #48]	; (8003dac <xTaskPriorityDisinherit+0xd4>)
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d80:	4613      	mov	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4a09      	ldr	r2, [pc, #36]	; (8003db0 <xTaskPriorityDisinherit+0xd8>)
 8003d8a:	441a      	add	r2, r3
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	3304      	adds	r3, #4
 8003d90:	4619      	mov	r1, r3
 8003d92:	4610      	mov	r0, r2
 8003d94:	f7fe fc25 	bl	80025e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003d9c:	697b      	ldr	r3, [r7, #20]
	}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000818 	.word	0x20000818
 8003dac:	20000cf4 	.word	0x20000cf4
 8003db0:	2000081c 	.word	0x2000081c

08003db4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8003dbe:	f000 fda1 	bl	8004904 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8003dc2:	4b1e      	ldr	r3, [pc, #120]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d113      	bne.n	8003df4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8003dcc:	4b1b      	ldr	r3, [pc, #108]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00b      	beq.n	8003df4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ddc:	2101      	movs	r1, #1
 8003dde:	6838      	ldr	r0, [r7, #0]
 8003de0:	f000 f8c2 	bl	8003f68 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8003de4:	4b16      	ldr	r3, [pc, #88]	; (8003e40 <ulTaskNotifyTake+0x8c>)
 8003de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8003df4:	f000 fdb6 	bl	8004964 <vPortExitCritical>

		taskENTER_CRITICAL();
 8003df8:	f000 fd84 	bl	8004904 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8003dfc:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e02:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00c      	beq.n	8003e24 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d004      	beq.n	8003e1a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8003e10:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2200      	movs	r2, #0
 8003e16:	655a      	str	r2, [r3, #84]	; 0x54
 8003e18:	e004      	b.n	8003e24 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8003e1a:	4b08      	ldr	r3, [pc, #32]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	3a01      	subs	r2, #1
 8003e22:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e24:	4b05      	ldr	r3, [pc, #20]	; (8003e3c <ulTaskNotifyTake+0x88>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8003e2e:	f000 fd99 	bl	8004964 <vPortExitCritical>

		return ulReturn;
 8003e32:	68fb      	ldr	r3, [r7, #12]
	}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20000818 	.word	0x20000818
 8003e40:	e000ed04 	.word	0xe000ed04

08003e44 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08a      	sub	sp, #40	; 0x28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10a      	bne.n	8003e6a <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 8003e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	61bb      	str	r3, [r7, #24]
}
 8003e66:	bf00      	nop
 8003e68:	e7fe      	b.n	8003e68 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e6a:	f000 fe2d 	bl	8004ac8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8003e72:	f3ef 8211 	mrs	r2, BASEPRI
 8003e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	617a      	str	r2, [r7, #20]
 8003e88:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8003e8a:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e8c:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e94:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8003e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea2:	1c5a      	adds	r2, r3, #1
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003ea8:	7ffb      	ldrb	r3, [r7, #31]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d146      	bne.n	8003f3c <vTaskNotifyGiveFromISR+0xf8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00a      	beq.n	8003ecc <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 8003eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eba:	f383 8811 	msr	BASEPRI, r3
 8003ebe:	f3bf 8f6f 	isb	sy
 8003ec2:	f3bf 8f4f 	dsb	sy
 8003ec6:	60fb      	str	r3, [r7, #12]
}
 8003ec8:	bf00      	nop
 8003eca:	e7fe      	b.n	8003eca <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ecc:	4b20      	ldr	r3, [pc, #128]	; (8003f50 <vTaskNotifyGiveFromISR+0x10c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d11d      	bne.n	8003f10 <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe fbdf 	bl	800269c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee2:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <vTaskNotifyGiveFromISR+0x110>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d903      	bls.n	8003ef2 <vTaskNotifyGiveFromISR+0xae>
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eee:	4a19      	ldr	r2, [pc, #100]	; (8003f54 <vTaskNotifyGiveFromISR+0x110>)
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4a16      	ldr	r2, [pc, #88]	; (8003f58 <vTaskNotifyGiveFromISR+0x114>)
 8003f00:	441a      	add	r2, r3
 8003f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f04:	3304      	adds	r3, #4
 8003f06:	4619      	mov	r1, r3
 8003f08:	4610      	mov	r0, r2
 8003f0a:	f7fe fb6a 	bl	80025e2 <vListInsertEnd>
 8003f0e:	e005      	b.n	8003f1c <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f12:	3318      	adds	r3, #24
 8003f14:	4619      	mov	r1, r3
 8003f16:	4811      	ldr	r0, [pc, #68]	; (8003f5c <vTaskNotifyGiveFromISR+0x118>)
 8003f18:	f7fe fb63 	bl	80025e2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <vTaskNotifyGiveFromISR+0x11c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d908      	bls.n	8003f3c <vTaskNotifyGiveFromISR+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <vTaskNotifyGiveFromISR+0xf2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <vTaskNotifyGiveFromISR+0x120>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f383 8811 	msr	BASEPRI, r3
}
 8003f46:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8003f48:	bf00      	nop
 8003f4a:	3728      	adds	r7, #40	; 0x28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000d14 	.word	0x20000d14
 8003f54:	20000cf4 	.word	0x20000cf4
 8003f58:	2000081c 	.word	0x2000081c
 8003f5c:	20000cac 	.word	0x20000cac
 8003f60:	20000818 	.word	0x20000818
 8003f64:	20000d00 	.word	0x20000d00

08003f68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003f72:	4b21      	ldr	r3, [pc, #132]	; (8003ff8 <prvAddCurrentTaskToDelayedList+0x90>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f78:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x94>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fe fb8c 	bl	800269c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8a:	d10a      	bne.n	8003fa2 <prvAddCurrentTaskToDelayedList+0x3a>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d007      	beq.n	8003fa2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f92:	4b1a      	ldr	r3, [pc, #104]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x94>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4819      	ldr	r0, [pc, #100]	; (8004000 <prvAddCurrentTaskToDelayedList+0x98>)
 8003f9c:	f7fe fb21 	bl	80025e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003fa0:	e026      	b.n	8003ff0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003faa:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x94>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d209      	bcs.n	8003fce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fba:	4b12      	ldr	r3, [pc, #72]	; (8004004 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b0f      	ldr	r3, [pc, #60]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x94>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	f7fe fb2f 	bl	800262a <vListInsert>
}
 8003fcc:	e010      	b.n	8003ff0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fce:	4b0e      	ldr	r3, [pc, #56]	; (8004008 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	; (8003ffc <prvAddCurrentTaskToDelayedList+0x94>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7fe fb25 	bl	800262a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	; (800400c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d202      	bcs.n	8003ff0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003fea:	4a08      	ldr	r2, [pc, #32]	; (800400c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	6013      	str	r3, [r2, #0]
}
 8003ff0:	bf00      	nop
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	20000cf0 	.word	0x20000cf0
 8003ffc:	20000818 	.word	0x20000818
 8004000:	20000cd8 	.word	0x20000cd8
 8004004:	20000ca8 	.word	0x20000ca8
 8004008:	20000ca4 	.word	0x20000ca4
 800400c:	20000d0c 	.word	0x20000d0c

08004010 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08a      	sub	sp, #40	; 0x28
 8004014:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800401a:	f000 fb07 	bl	800462c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800401e:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <xTimerCreateTimerTask+0x80>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d021      	beq.n	800406a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004026:	2300      	movs	r3, #0
 8004028:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800402e:	1d3a      	adds	r2, r7, #4
 8004030:	f107 0108 	add.w	r1, r7, #8
 8004034:	f107 030c 	add.w	r3, r7, #12
 8004038:	4618      	mov	r0, r3
 800403a:	f7fe fa8b 	bl	8002554 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	9202      	str	r2, [sp, #8]
 8004046:	9301      	str	r3, [sp, #4]
 8004048:	2302      	movs	r3, #2
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	2300      	movs	r3, #0
 800404e:	460a      	mov	r2, r1
 8004050:	4910      	ldr	r1, [pc, #64]	; (8004094 <xTimerCreateTimerTask+0x84>)
 8004052:	4811      	ldr	r0, [pc, #68]	; (8004098 <xTimerCreateTimerTask+0x88>)
 8004054:	f7ff f838 	bl	80030c8 <xTaskCreateStatic>
 8004058:	4603      	mov	r3, r0
 800405a:	4a10      	ldr	r2, [pc, #64]	; (800409c <xTimerCreateTimerTask+0x8c>)
 800405c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800405e:	4b0f      	ldr	r3, [pc, #60]	; (800409c <xTimerCreateTimerTask+0x8c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004066:	2301      	movs	r3, #1
 8004068:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10a      	bne.n	8004086 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004074:	f383 8811 	msr	BASEPRI, r3
 8004078:	f3bf 8f6f 	isb	sy
 800407c:	f3bf 8f4f 	dsb	sy
 8004080:	613b      	str	r3, [r7, #16]
}
 8004082:	bf00      	nop
 8004084:	e7fe      	b.n	8004084 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004086:	697b      	ldr	r3, [r7, #20]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20000d48 	.word	0x20000d48
 8004094:	080058e8 	.word	0x080058e8
 8004098:	080041d5 	.word	0x080041d5
 800409c:	20000d4c 	.word	0x20000d4c

080040a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08a      	sub	sp, #40	; 0x28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80040ae:	2300      	movs	r3, #0
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10a      	bne.n	80040ce <xTimerGenericCommand+0x2e>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	623b      	str	r3, [r7, #32]
}
 80040ca:	bf00      	nop
 80040cc:	e7fe      	b.n	80040cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80040ce:	4b1a      	ldr	r3, [pc, #104]	; (8004138 <xTimerGenericCommand+0x98>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d02a      	beq.n	800412c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	2b05      	cmp	r3, #5
 80040e6:	dc18      	bgt.n	800411a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80040e8:	f7ff fdd8 	bl	8003c9c <xTaskGetSchedulerState>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d109      	bne.n	8004106 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80040f2:	4b11      	ldr	r3, [pc, #68]	; (8004138 <xTimerGenericCommand+0x98>)
 80040f4:	6818      	ldr	r0, [r3, #0]
 80040f6:	f107 0110 	add.w	r1, r7, #16
 80040fa:	2300      	movs	r3, #0
 80040fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040fe:	f7fe fbfb 	bl	80028f8 <xQueueGenericSend>
 8004102:	6278      	str	r0, [r7, #36]	; 0x24
 8004104:	e012      	b.n	800412c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004106:	4b0c      	ldr	r3, [pc, #48]	; (8004138 <xTimerGenericCommand+0x98>)
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	f107 0110 	add.w	r1, r7, #16
 800410e:	2300      	movs	r3, #0
 8004110:	2200      	movs	r2, #0
 8004112:	f7fe fbf1 	bl	80028f8 <xQueueGenericSend>
 8004116:	6278      	str	r0, [r7, #36]	; 0x24
 8004118:	e008      	b.n	800412c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800411a:	4b07      	ldr	r3, [pc, #28]	; (8004138 <xTimerGenericCommand+0x98>)
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	f107 0110 	add.w	r1, r7, #16
 8004122:	2300      	movs	r3, #0
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	f7fe fce5 	bl	8002af4 <xQueueGenericSendFromISR>
 800412a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800412e:	4618      	mov	r0, r3
 8004130:	3728      	adds	r7, #40	; 0x28
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20000d48 	.word	0x20000d48

0800413c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b088      	sub	sp, #32
 8004140:	af02      	add	r7, sp, #8
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004146:	4b22      	ldr	r3, [pc, #136]	; (80041d0 <prvProcessExpiredTimer+0x94>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	3304      	adds	r3, #4
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe faa1 	bl	800269c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d022      	beq.n	80041ae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	699a      	ldr	r2, [r3, #24]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	18d1      	adds	r1, r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	6978      	ldr	r0, [r7, #20]
 8004176:	f000 f8d1 	bl	800431c <prvInsertTimerInActiveList>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d01f      	beq.n	80041c0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004180:	2300      	movs	r3, #0
 8004182:	9300      	str	r3, [sp, #0]
 8004184:	2300      	movs	r3, #0
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	2100      	movs	r1, #0
 800418a:	6978      	ldr	r0, [r7, #20]
 800418c:	f7ff ff88 	bl	80040a0 <xTimerGenericCommand>
 8004190:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d113      	bne.n	80041c0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419c:	f383 8811 	msr	BASEPRI, r3
 80041a0:	f3bf 8f6f 	isb	sy
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	60fb      	str	r3, [r7, #12]
}
 80041aa:	bf00      	nop
 80041ac:	e7fe      	b.n	80041ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	6978      	ldr	r0, [r7, #20]
 80041c6:	4798      	blx	r3
}
 80041c8:	bf00      	nop
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	20000d40 	.word	0x20000d40

080041d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041dc:	f107 0308 	add.w	r3, r7, #8
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 f857 	bl	8004294 <prvGetNextExpireTime>
 80041e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4619      	mov	r1, r3
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 f803 	bl	80041f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80041f2:	f000 f8d5 	bl	80043a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041f6:	e7f1      	b.n	80041dc <prvTimerTask+0x8>

080041f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004202:	f7ff f969 	bl	80034d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004206:	f107 0308 	add.w	r3, r7, #8
 800420a:	4618      	mov	r0, r3
 800420c:	f000 f866 	bl	80042dc <prvSampleTimeNow>
 8004210:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d130      	bne.n	800427a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10a      	bne.n	8004234 <prvProcessTimerOrBlockTask+0x3c>
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	429a      	cmp	r2, r3
 8004224:	d806      	bhi.n	8004234 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004226:	f7ff f965 	bl	80034f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800422a:	68f9      	ldr	r1, [r7, #12]
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff ff85 	bl	800413c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004232:	e024      	b.n	800427e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d008      	beq.n	800424c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800423a:	4b13      	ldr	r3, [pc, #76]	; (8004288 <prvProcessTimerOrBlockTask+0x90>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <prvProcessTimerOrBlockTask+0x50>
 8004244:	2301      	movs	r3, #1
 8004246:	e000      	b.n	800424a <prvProcessTimerOrBlockTask+0x52>
 8004248:	2300      	movs	r3, #0
 800424a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800424c:	4b0f      	ldr	r3, [pc, #60]	; (800428c <prvProcessTimerOrBlockTask+0x94>)
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	4619      	mov	r1, r3
 800425a:	f7fe ff01 	bl	8003060 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800425e:	f7ff f949 	bl	80034f4 <xTaskResumeAll>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10a      	bne.n	800427e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004268:	4b09      	ldr	r3, [pc, #36]	; (8004290 <prvProcessTimerOrBlockTask+0x98>)
 800426a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	f3bf 8f6f 	isb	sy
}
 8004278:	e001      	b.n	800427e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800427a:	f7ff f93b 	bl	80034f4 <xTaskResumeAll>
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20000d44 	.word	0x20000d44
 800428c:	20000d48 	.word	0x20000d48
 8004290:	e000ed04 	.word	0xe000ed04

08004294 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800429c:	4b0e      	ldr	r3, [pc, #56]	; (80042d8 <prvGetNextExpireTime+0x44>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <prvGetNextExpireTime+0x16>
 80042a6:	2201      	movs	r2, #1
 80042a8:	e000      	b.n	80042ac <prvGetNextExpireTime+0x18>
 80042aa:	2200      	movs	r2, #0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d105      	bne.n	80042c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80042b8:	4b07      	ldr	r3, [pc, #28]	; (80042d8 <prvGetNextExpireTime+0x44>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	e001      	b.n	80042c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80042c8:	68fb      	ldr	r3, [r7, #12]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3714      	adds	r7, #20
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	20000d40 	.word	0x20000d40

080042dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80042e4:	f7ff f9a4 	bl	8003630 <xTaskGetTickCount>
 80042e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80042ea:	4b0b      	ldr	r3, [pc, #44]	; (8004318 <prvSampleTimeNow+0x3c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d205      	bcs.n	8004300 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80042f4:	f000 f936 	bl	8004564 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	e002      	b.n	8004306 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004306:	4a04      	ldr	r2, [pc, #16]	; (8004318 <prvSampleTimeNow+0x3c>)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800430c:	68fb      	ldr	r3, [r7, #12]
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20000d50 	.word	0x20000d50

0800431c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	429a      	cmp	r2, r3
 8004340:	d812      	bhi.n	8004368 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	1ad2      	subs	r2, r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004350:	2301      	movs	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	e01b      	b.n	800438e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004356:	4b10      	ldr	r3, [pc, #64]	; (8004398 <prvInsertTimerInActiveList+0x7c>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	3304      	adds	r3, #4
 800435e:	4619      	mov	r1, r3
 8004360:	4610      	mov	r0, r2
 8004362:	f7fe f962 	bl	800262a <vListInsert>
 8004366:	e012      	b.n	800438e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	429a      	cmp	r2, r3
 800436e:	d206      	bcs.n	800437e <prvInsertTimerInActiveList+0x62>
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d302      	bcc.n	800437e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004378:	2301      	movs	r3, #1
 800437a:	617b      	str	r3, [r7, #20]
 800437c:	e007      	b.n	800438e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800437e:	4b07      	ldr	r3, [pc, #28]	; (800439c <prvInsertTimerInActiveList+0x80>)
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	3304      	adds	r3, #4
 8004386:	4619      	mov	r1, r3
 8004388:	4610      	mov	r0, r2
 800438a:	f7fe f94e 	bl	800262a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800438e:	697b      	ldr	r3, [r7, #20]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	20000d44 	.word	0x20000d44
 800439c:	20000d40 	.word	0x20000d40

080043a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08e      	sub	sp, #56	; 0x38
 80043a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80043a6:	e0ca      	b.n	800453e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	da18      	bge.n	80043e0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80043ae:	1d3b      	adds	r3, r7, #4
 80043b0:	3304      	adds	r3, #4
 80043b2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80043b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10a      	bne.n	80043d0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	61fb      	str	r3, [r7, #28]
}
 80043cc:	bf00      	nop
 80043ce:	e7fe      	b.n	80043ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80043d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043d6:	6850      	ldr	r0, [r2, #4]
 80043d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043da:	6892      	ldr	r2, [r2, #8]
 80043dc:	4611      	mov	r1, r2
 80043de:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f2c0 80ab 	blt.w	800453e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80043ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d004      	beq.n	80043fe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f6:	3304      	adds	r3, #4
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fe f94f 	bl	800269c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043fe:	463b      	mov	r3, r7
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff ff6b 	bl	80042dc <prvSampleTimeNow>
 8004406:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b09      	cmp	r3, #9
 800440c:	f200 8096 	bhi.w	800453c <prvProcessReceivedCommands+0x19c>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <prvProcessReceivedCommands+0x78>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	08004441 	.word	0x08004441
 800441c:	08004441 	.word	0x08004441
 8004420:	08004441 	.word	0x08004441
 8004424:	080044b5 	.word	0x080044b5
 8004428:	080044c9 	.word	0x080044c9
 800442c:	08004513 	.word	0x08004513
 8004430:	08004441 	.word	0x08004441
 8004434:	08004441 	.word	0x08004441
 8004438:	080044b5 	.word	0x080044b5
 800443c:	080044c9 	.word	0x080044c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004442:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004446:	f043 0301 	orr.w	r3, r3, #1
 800444a:	b2da      	uxtb	r2, r3
 800444c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	18d1      	adds	r1, r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800445e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004460:	f7ff ff5c 	bl	800431c <prvInsertTimerInActiveList>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d069      	beq.n	800453e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800446a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004470:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004474:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d05e      	beq.n	800453e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	441a      	add	r2, r3
 8004488:	2300      	movs	r3, #0
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	2300      	movs	r3, #0
 800448e:	2100      	movs	r1, #0
 8004490:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004492:	f7ff fe05 	bl	80040a0 <xTimerGenericCommand>
 8004496:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d14f      	bne.n	800453e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	61bb      	str	r3, [r7, #24]
}
 80044b0:	bf00      	nop
 80044b2:	e7fe      	b.n	80044b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044ba:	f023 0301 	bic.w	r3, r3, #1
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80044c6:	e03a      	b.n	800453e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80044c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	b2da      	uxtb	r2, r3
 80044d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10a      	bne.n	80044fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	617b      	str	r3, [r7, #20]
}
 80044fa:	bf00      	nop
 80044fc:	e7fe      	b.n	80044fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80044fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004500:	699a      	ldr	r2, [r3, #24]
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	18d1      	adds	r1, r2, r3
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800450c:	f7ff ff06 	bl	800431c <prvInsertTimerInActiveList>
					break;
 8004510:	e015      	b.n	800453e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004514:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d103      	bne.n	8004528 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004520:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004522:	f000 fbdd 	bl	8004ce0 <vPortFree>
 8004526:	e00a      	b.n	800453e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800452e:	f023 0301 	bic.w	r3, r3, #1
 8004532:	b2da      	uxtb	r2, r3
 8004534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004536:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800453a:	e000      	b.n	800453e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800453c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <prvProcessReceivedCommands+0x1c0>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	1d39      	adds	r1, r7, #4
 8004544:	2200      	movs	r2, #0
 8004546:	4618      	mov	r0, r3
 8004548:	f7fe fb70 	bl	8002c2c <xQueueReceive>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	f47f af2a 	bne.w	80043a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	3730      	adds	r7, #48	; 0x30
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000d48 	.word	0x20000d48

08004564 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800456a:	e048      	b.n	80045fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800456c:	4b2d      	ldr	r3, [pc, #180]	; (8004624 <prvSwitchTimerLists+0xc0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004576:	4b2b      	ldr	r3, [pc, #172]	; (8004624 <prvSwitchTimerLists+0xc0>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	3304      	adds	r3, #4
 8004584:	4618      	mov	r0, r3
 8004586:	f7fe f889 	bl	800269c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004598:	f003 0304 	and.w	r3, r3, #4
 800459c:	2b00      	cmp	r3, #0
 800459e:	d02e      	beq.n	80045fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4413      	add	r3, r2
 80045a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d90e      	bls.n	80045d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045be:	4b19      	ldr	r3, [pc, #100]	; (8004624 <prvSwitchTimerLists+0xc0>)
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	3304      	adds	r3, #4
 80045c6:	4619      	mov	r1, r3
 80045c8:	4610      	mov	r0, r2
 80045ca:	f7fe f82e 	bl	800262a <vListInsert>
 80045ce:	e016      	b.n	80045fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045d0:	2300      	movs	r3, #0
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	2300      	movs	r3, #0
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	2100      	movs	r1, #0
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff fd60 	bl	80040a0 <xTimerGenericCommand>
 80045e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10a      	bne.n	80045fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 80045e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ec:	f383 8811 	msr	BASEPRI, r3
 80045f0:	f3bf 8f6f 	isb	sy
 80045f4:	f3bf 8f4f 	dsb	sy
 80045f8:	603b      	str	r3, [r7, #0]
}
 80045fa:	bf00      	nop
 80045fc:	e7fe      	b.n	80045fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80045fe:	4b09      	ldr	r3, [pc, #36]	; (8004624 <prvSwitchTimerLists+0xc0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1b1      	bne.n	800456c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004608:	4b06      	ldr	r3, [pc, #24]	; (8004624 <prvSwitchTimerLists+0xc0>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800460e:	4b06      	ldr	r3, [pc, #24]	; (8004628 <prvSwitchTimerLists+0xc4>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a04      	ldr	r2, [pc, #16]	; (8004624 <prvSwitchTimerLists+0xc0>)
 8004614:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004616:	4a04      	ldr	r2, [pc, #16]	; (8004628 <prvSwitchTimerLists+0xc4>)
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	6013      	str	r3, [r2, #0]
}
 800461c:	bf00      	nop
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000d40 	.word	0x20000d40
 8004628:	20000d44 	.word	0x20000d44

0800462c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004632:	f000 f967 	bl	8004904 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004636:	4b15      	ldr	r3, [pc, #84]	; (800468c <prvCheckForValidListAndQueue+0x60>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d120      	bne.n	8004680 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800463e:	4814      	ldr	r0, [pc, #80]	; (8004690 <prvCheckForValidListAndQueue+0x64>)
 8004640:	f7fd ffa2 	bl	8002588 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004644:	4813      	ldr	r0, [pc, #76]	; (8004694 <prvCheckForValidListAndQueue+0x68>)
 8004646:	f7fd ff9f 	bl	8002588 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800464a:	4b13      	ldr	r3, [pc, #76]	; (8004698 <prvCheckForValidListAndQueue+0x6c>)
 800464c:	4a10      	ldr	r2, [pc, #64]	; (8004690 <prvCheckForValidListAndQueue+0x64>)
 800464e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004650:	4b12      	ldr	r3, [pc, #72]	; (800469c <prvCheckForValidListAndQueue+0x70>)
 8004652:	4a10      	ldr	r2, [pc, #64]	; (8004694 <prvCheckForValidListAndQueue+0x68>)
 8004654:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004656:	2300      	movs	r3, #0
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	4b11      	ldr	r3, [pc, #68]	; (80046a0 <prvCheckForValidListAndQueue+0x74>)
 800465c:	4a11      	ldr	r2, [pc, #68]	; (80046a4 <prvCheckForValidListAndQueue+0x78>)
 800465e:	2110      	movs	r1, #16
 8004660:	200a      	movs	r0, #10
 8004662:	f7fe f8ad 	bl	80027c0 <xQueueGenericCreateStatic>
 8004666:	4603      	mov	r3, r0
 8004668:	4a08      	ldr	r2, [pc, #32]	; (800468c <prvCheckForValidListAndQueue+0x60>)
 800466a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800466c:	4b07      	ldr	r3, [pc, #28]	; (800468c <prvCheckForValidListAndQueue+0x60>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <prvCheckForValidListAndQueue+0x60>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	490b      	ldr	r1, [pc, #44]	; (80046a8 <prvCheckForValidListAndQueue+0x7c>)
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fcc6 	bl	800300c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004680:	f000 f970 	bl	8004964 <vPortExitCritical>
}
 8004684:	bf00      	nop
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	20000d48 	.word	0x20000d48
 8004690:	20000d18 	.word	0x20000d18
 8004694:	20000d2c 	.word	0x20000d2c
 8004698:	20000d40 	.word	0x20000d40
 800469c:	20000d44 	.word	0x20000d44
 80046a0:	20000df4 	.word	0x20000df4
 80046a4:	20000d54 	.word	0x20000d54
 80046a8:	080058f0 	.word	0x080058f0

080046ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3b04      	subs	r3, #4
 80046bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80046c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	3b04      	subs	r3, #4
 80046ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f023 0201 	bic.w	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3b04      	subs	r3, #4
 80046da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80046dc:	4a0c      	ldr	r2, [pc, #48]	; (8004710 <pxPortInitialiseStack+0x64>)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	3b14      	subs	r3, #20
 80046e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	3b04      	subs	r3, #4
 80046f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f06f 0202 	mvn.w	r2, #2
 80046fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3b20      	subs	r3, #32
 8004700:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004702:	68fb      	ldr	r3, [r7, #12]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3714      	adds	r7, #20
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	08004715 	.word	0x08004715

08004714 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800471e:	4b12      	ldr	r3, [pc, #72]	; (8004768 <prvTaskExitError+0x54>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d00a      	beq.n	800473e <prvTaskExitError+0x2a>
	__asm volatile
 8004728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472c:	f383 8811 	msr	BASEPRI, r3
 8004730:	f3bf 8f6f 	isb	sy
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	60fb      	str	r3, [r7, #12]
}
 800473a:	bf00      	nop
 800473c:	e7fe      	b.n	800473c <prvTaskExitError+0x28>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	60bb      	str	r3, [r7, #8]
}
 8004750:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004752:	bf00      	nop
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0fc      	beq.n	8004754 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	2000000c 	.word	0x2000000c
 800476c:	00000000 	.word	0x00000000

08004770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004770:	4b07      	ldr	r3, [pc, #28]	; (8004790 <pxCurrentTCBConst2>)
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	6808      	ldr	r0, [r1, #0]
 8004776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800477a:	f380 8809 	msr	PSP, r0
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f04f 0000 	mov.w	r0, #0
 8004786:	f380 8811 	msr	BASEPRI, r0
 800478a:	4770      	bx	lr
 800478c:	f3af 8000 	nop.w

08004790 <pxCurrentTCBConst2>:
 8004790:	20000818 	.word	0x20000818
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop

08004798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004798:	4808      	ldr	r0, [pc, #32]	; (80047bc <prvPortStartFirstTask+0x24>)
 800479a:	6800      	ldr	r0, [r0, #0]
 800479c:	6800      	ldr	r0, [r0, #0]
 800479e:	f380 8808 	msr	MSP, r0
 80047a2:	f04f 0000 	mov.w	r0, #0
 80047a6:	f380 8814 	msr	CONTROL, r0
 80047aa:	b662      	cpsie	i
 80047ac:	b661      	cpsie	f
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	df00      	svc	0
 80047b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047ba:	bf00      	nop
 80047bc:	e000ed08 	.word	0xe000ed08

080047c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047c6:	4b46      	ldr	r3, [pc, #280]	; (80048e0 <xPortStartScheduler+0x120>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a46      	ldr	r2, [pc, #280]	; (80048e4 <xPortStartScheduler+0x124>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d10a      	bne.n	80047e6 <xPortStartScheduler+0x26>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	613b      	str	r3, [r7, #16]
}
 80047e2:	bf00      	nop
 80047e4:	e7fe      	b.n	80047e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80047e6:	4b3e      	ldr	r3, [pc, #248]	; (80048e0 <xPortStartScheduler+0x120>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a3f      	ldr	r2, [pc, #252]	; (80048e8 <xPortStartScheduler+0x128>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10a      	bne.n	8004806 <xPortStartScheduler+0x46>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60fb      	str	r3, [r7, #12]
}
 8004802:	bf00      	nop
 8004804:	e7fe      	b.n	8004804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004806:	4b39      	ldr	r3, [pc, #228]	; (80048ec <xPortStartScheduler+0x12c>)
 8004808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	22ff      	movs	r2, #255	; 0xff
 8004816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004828:	b2da      	uxtb	r2, r3
 800482a:	4b31      	ldr	r3, [pc, #196]	; (80048f0 <xPortStartScheduler+0x130>)
 800482c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800482e:	4b31      	ldr	r3, [pc, #196]	; (80048f4 <xPortStartScheduler+0x134>)
 8004830:	2207      	movs	r2, #7
 8004832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004834:	e009      	b.n	800484a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004836:	4b2f      	ldr	r3, [pc, #188]	; (80048f4 <xPortStartScheduler+0x134>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3b01      	subs	r3, #1
 800483c:	4a2d      	ldr	r2, [pc, #180]	; (80048f4 <xPortStartScheduler+0x134>)
 800483e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	b2db      	uxtb	r3, r3
 8004848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800484a:	78fb      	ldrb	r3, [r7, #3]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004852:	2b80      	cmp	r3, #128	; 0x80
 8004854:	d0ef      	beq.n	8004836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004856:	4b27      	ldr	r3, [pc, #156]	; (80048f4 <xPortStartScheduler+0x134>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f1c3 0307 	rsb	r3, r3, #7
 800485e:	2b04      	cmp	r3, #4
 8004860:	d00a      	beq.n	8004878 <xPortStartScheduler+0xb8>
	__asm volatile
 8004862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004866:	f383 8811 	msr	BASEPRI, r3
 800486a:	f3bf 8f6f 	isb	sy
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	60bb      	str	r3, [r7, #8]
}
 8004874:	bf00      	nop
 8004876:	e7fe      	b.n	8004876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004878:	4b1e      	ldr	r3, [pc, #120]	; (80048f4 <xPortStartScheduler+0x134>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	021b      	lsls	r3, r3, #8
 800487e:	4a1d      	ldr	r2, [pc, #116]	; (80048f4 <xPortStartScheduler+0x134>)
 8004880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004882:	4b1c      	ldr	r3, [pc, #112]	; (80048f4 <xPortStartScheduler+0x134>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800488a:	4a1a      	ldr	r2, [pc, #104]	; (80048f4 <xPortStartScheduler+0x134>)
 800488c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	b2da      	uxtb	r2, r3
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004896:	4b18      	ldr	r3, [pc, #96]	; (80048f8 <xPortStartScheduler+0x138>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a17      	ldr	r2, [pc, #92]	; (80048f8 <xPortStartScheduler+0x138>)
 800489c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048a2:	4b15      	ldr	r3, [pc, #84]	; (80048f8 <xPortStartScheduler+0x138>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a14      	ldr	r2, [pc, #80]	; (80048f8 <xPortStartScheduler+0x138>)
 80048a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048ae:	f000 f8dd 	bl	8004a6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048b2:	4b12      	ldr	r3, [pc, #72]	; (80048fc <xPortStartScheduler+0x13c>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048b8:	f000 f8fc 	bl	8004ab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048bc:	4b10      	ldr	r3, [pc, #64]	; (8004900 <xPortStartScheduler+0x140>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a0f      	ldr	r2, [pc, #60]	; (8004900 <xPortStartScheduler+0x140>)
 80048c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80048c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048c8:	f7ff ff66 	bl	8004798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048cc:	f7fe ff7a 	bl	80037c4 <vTaskSwitchContext>
	prvTaskExitError();
 80048d0:	f7ff ff20 	bl	8004714 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	e000ed00 	.word	0xe000ed00
 80048e4:	410fc271 	.word	0x410fc271
 80048e8:	410fc270 	.word	0x410fc270
 80048ec:	e000e400 	.word	0xe000e400
 80048f0:	20000e44 	.word	0x20000e44
 80048f4:	20000e48 	.word	0x20000e48
 80048f8:	e000ed20 	.word	0xe000ed20
 80048fc:	2000000c 	.word	0x2000000c
 8004900:	e000ef34 	.word	0xe000ef34

08004904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	607b      	str	r3, [r7, #4]
}
 800491c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800491e:	4b0f      	ldr	r3, [pc, #60]	; (800495c <vPortEnterCritical+0x58>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3301      	adds	r3, #1
 8004924:	4a0d      	ldr	r2, [pc, #52]	; (800495c <vPortEnterCritical+0x58>)
 8004926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <vPortEnterCritical+0x58>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d10f      	bne.n	8004950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <vPortEnterCritical+0x5c>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <vPortEnterCritical+0x4c>
	__asm volatile
 800493a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493e:	f383 8811 	msr	BASEPRI, r3
 8004942:	f3bf 8f6f 	isb	sy
 8004946:	f3bf 8f4f 	dsb	sy
 800494a:	603b      	str	r3, [r7, #0]
}
 800494c:	bf00      	nop
 800494e:	e7fe      	b.n	800494e <vPortEnterCritical+0x4a>
	}
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	2000000c 	.word	0x2000000c
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800496a:	4b12      	ldr	r3, [pc, #72]	; (80049b4 <vPortExitCritical+0x50>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <vPortExitCritical+0x24>
	__asm volatile
 8004972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004976:	f383 8811 	msr	BASEPRI, r3
 800497a:	f3bf 8f6f 	isb	sy
 800497e:	f3bf 8f4f 	dsb	sy
 8004982:	607b      	str	r3, [r7, #4]
}
 8004984:	bf00      	nop
 8004986:	e7fe      	b.n	8004986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004988:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <vPortExitCritical+0x50>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	3b01      	subs	r3, #1
 800498e:	4a09      	ldr	r2, [pc, #36]	; (80049b4 <vPortExitCritical+0x50>)
 8004990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004992:	4b08      	ldr	r3, [pc, #32]	; (80049b4 <vPortExitCritical+0x50>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d105      	bne.n	80049a6 <vPortExitCritical+0x42>
 800499a:	2300      	movs	r3, #0
 800499c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	f383 8811 	msr	BASEPRI, r3
}
 80049a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	2000000c 	.word	0x2000000c
	...

080049c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049c0:	f3ef 8009 	mrs	r0, PSP
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <pxCurrentTCBConst>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	f01e 0f10 	tst.w	lr, #16
 80049d0:	bf08      	it	eq
 80049d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049da:	6010      	str	r0, [r2, #0]
 80049dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049e4:	f380 8811 	msr	BASEPRI, r0
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f7fe fee8 	bl	80037c4 <vTaskSwitchContext>
 80049f4:	f04f 0000 	mov.w	r0, #0
 80049f8:	f380 8811 	msr	BASEPRI, r0
 80049fc:	bc09      	pop	{r0, r3}
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	6808      	ldr	r0, [r1, #0]
 8004a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a06:	f01e 0f10 	tst.w	lr, #16
 8004a0a:	bf08      	it	eq
 8004a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a10:	f380 8809 	msr	PSP, r0
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	f3af 8000 	nop.w

08004a20 <pxCurrentTCBConst>:
 8004a20:	20000818 	.word	0x20000818
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a24:	bf00      	nop
 8004a26:	bf00      	nop

08004a28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a32:	f383 8811 	msr	BASEPRI, r3
 8004a36:	f3bf 8f6f 	isb	sy
 8004a3a:	f3bf 8f4f 	dsb	sy
 8004a3e:	607b      	str	r3, [r7, #4]
}
 8004a40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a42:	f7fe fe05 	bl	8003650 <xTaskIncrementTick>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a4c:	4b06      	ldr	r3, [pc, #24]	; (8004a68 <xPortSysTickHandler+0x40>)
 8004a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	2300      	movs	r3, #0
 8004a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	f383 8811 	msr	BASEPRI, r3
}
 8004a5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a60:	bf00      	nop
 8004a62:	3708      	adds	r7, #8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	e000ed04 	.word	0xe000ed04

08004a6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <vPortSetupTimerInterrupt+0x34>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a76:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <vPortSetupTimerInterrupt+0x38>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <vPortSetupTimerInterrupt+0x3c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a0a      	ldr	r2, [pc, #40]	; (8004aac <vPortSetupTimerInterrupt+0x40>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	099b      	lsrs	r3, r3, #6
 8004a88:	4a09      	ldr	r2, [pc, #36]	; (8004ab0 <vPortSetupTimerInterrupt+0x44>)
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a8e:	4b04      	ldr	r3, [pc, #16]	; (8004aa0 <vPortSetupTimerInterrupt+0x34>)
 8004a90:	2207      	movs	r2, #7
 8004a92:	601a      	str	r2, [r3, #0]
}
 8004a94:	bf00      	nop
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	e000e010 	.word	0xe000e010
 8004aa4:	e000e018 	.word	0xe000e018
 8004aa8:	20000000 	.word	0x20000000
 8004aac:	10624dd3 	.word	0x10624dd3
 8004ab0:	e000e014 	.word	0xe000e014

08004ab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ac4 <vPortEnableVFP+0x10>
 8004ab8:	6801      	ldr	r1, [r0, #0]
 8004aba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004abe:	6001      	str	r1, [r0, #0]
 8004ac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ac2:	bf00      	nop
 8004ac4:	e000ed88 	.word	0xe000ed88

08004ac8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ace:	f3ef 8305 	mrs	r3, IPSR
 8004ad2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b0f      	cmp	r3, #15
 8004ad8:	d914      	bls.n	8004b04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ada:	4a17      	ldr	r2, [pc, #92]	; (8004b38 <vPortValidateInterruptPriority+0x70>)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4413      	add	r3, r2
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ae4:	4b15      	ldr	r3, [pc, #84]	; (8004b3c <vPortValidateInterruptPriority+0x74>)
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	7afa      	ldrb	r2, [r7, #11]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d20a      	bcs.n	8004b04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	607b      	str	r3, [r7, #4]
}
 8004b00:	bf00      	nop
 8004b02:	e7fe      	b.n	8004b02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b04:	4b0e      	ldr	r3, [pc, #56]	; (8004b40 <vPortValidateInterruptPriority+0x78>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b0c:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <vPortValidateInterruptPriority+0x7c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d90a      	bls.n	8004b2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	603b      	str	r3, [r7, #0]
}
 8004b26:	bf00      	nop
 8004b28:	e7fe      	b.n	8004b28 <vPortValidateInterruptPriority+0x60>
	}
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	e000e3f0 	.word	0xe000e3f0
 8004b3c:	20000e44 	.word	0x20000e44
 8004b40:	e000ed0c 	.word	0xe000ed0c
 8004b44:	20000e48 	.word	0x20000e48

08004b48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b54:	f7fe fcc0 	bl	80034d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b58:	4b5b      	ldr	r3, [pc, #364]	; (8004cc8 <pvPortMalloc+0x180>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b60:	f000 f920 	bl	8004da4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b64:	4b59      	ldr	r3, [pc, #356]	; (8004ccc <pvPortMalloc+0x184>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 8093 	bne.w	8004c98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01d      	beq.n	8004bb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b78:	2208      	movs	r2, #8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d014      	beq.n	8004bb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f023 0307 	bic.w	r3, r3, #7
 8004b90:	3308      	adds	r3, #8
 8004b92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <pvPortMalloc+0x6c>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	617b      	str	r3, [r7, #20]
}
 8004bb0:	bf00      	nop
 8004bb2:	e7fe      	b.n	8004bb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d06e      	beq.n	8004c98 <pvPortMalloc+0x150>
 8004bba:	4b45      	ldr	r3, [pc, #276]	; (8004cd0 <pvPortMalloc+0x188>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d869      	bhi.n	8004c98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bc4:	4b43      	ldr	r3, [pc, #268]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bc8:	4b42      	ldr	r3, [pc, #264]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bce:	e004      	b.n	8004bda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d903      	bls.n	8004bec <pvPortMalloc+0xa4>
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1f1      	bne.n	8004bd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bec:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <pvPortMalloc+0x180>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d050      	beq.n	8004c98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2208      	movs	r2, #8
 8004bfc:	4413      	add	r3, r2
 8004bfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	1ad2      	subs	r2, r2, r3
 8004c10:	2308      	movs	r3, #8
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d91f      	bls.n	8004c58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <pvPortMalloc+0xf8>
	__asm volatile
 8004c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	613b      	str	r3, [r7, #16]
}
 8004c3c:	bf00      	nop
 8004c3e:	e7fe      	b.n	8004c3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	1ad2      	subs	r2, r2, r3
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c52:	69b8      	ldr	r0, [r7, #24]
 8004c54:	f000 f908 	bl	8004e68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c58:	4b1d      	ldr	r3, [pc, #116]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c66:	4b1a      	ldr	r3, [pc, #104]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b1b      	ldr	r3, [pc, #108]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d203      	bcs.n	8004c7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c72:	4b17      	ldr	r3, [pc, #92]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	4b13      	ldr	r3, [pc, #76]	; (8004ccc <pvPortMalloc+0x184>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c8e:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <pvPortMalloc+0x194>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3301      	adds	r3, #1
 8004c94:	4a11      	ldr	r2, [pc, #68]	; (8004cdc <pvPortMalloc+0x194>)
 8004c96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c98:	f7fe fc2c 	bl	80034f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <pvPortMalloc+0x174>
	__asm volatile
 8004ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004caa:	f383 8811 	msr	BASEPRI, r3
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	60fb      	str	r3, [r7, #12]
}
 8004cb8:	bf00      	nop
 8004cba:	e7fe      	b.n	8004cba <pvPortMalloc+0x172>
	return pvReturn;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3728      	adds	r7, #40	; 0x28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20004a54 	.word	0x20004a54
 8004ccc:	20004a68 	.word	0x20004a68
 8004cd0:	20004a58 	.word	0x20004a58
 8004cd4:	20004a4c 	.word	0x20004a4c
 8004cd8:	20004a5c 	.word	0x20004a5c
 8004cdc:	20004a60 	.word	0x20004a60

08004ce0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d04d      	beq.n	8004d8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004cf2:	2308      	movs	r3, #8
 8004cf4:	425b      	negs	r3, r3
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <vPortFree+0xb8>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10a      	bne.n	8004d24 <vPortFree+0x44>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	60fb      	str	r3, [r7, #12]
}
 8004d20:	bf00      	nop
 8004d22:	e7fe      	b.n	8004d22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00a      	beq.n	8004d42 <vPortFree+0x62>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	60bb      	str	r3, [r7, #8]
}
 8004d3e:	bf00      	nop
 8004d40:	e7fe      	b.n	8004d40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	4b14      	ldr	r3, [pc, #80]	; (8004d98 <vPortFree+0xb8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01e      	beq.n	8004d8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d11a      	bne.n	8004d8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <vPortFree+0xb8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	43db      	mvns	r3, r3
 8004d62:	401a      	ands	r2, r3
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d68:	f7fe fbb6 	bl	80034d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <vPortFree+0xbc>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	4a09      	ldr	r2, [pc, #36]	; (8004d9c <vPortFree+0xbc>)
 8004d78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d7a:	6938      	ldr	r0, [r7, #16]
 8004d7c:	f000 f874 	bl	8004e68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d80:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <vPortFree+0xc0>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3301      	adds	r3, #1
 8004d86:	4a06      	ldr	r2, [pc, #24]	; (8004da0 <vPortFree+0xc0>)
 8004d88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d8a:	f7fe fbb3 	bl	80034f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20004a68 	.word	0x20004a68
 8004d9c:	20004a58 	.word	0x20004a58
 8004da0:	20004a64 	.word	0x20004a64

08004da4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004daa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004dae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004db0:	4b27      	ldr	r3, [pc, #156]	; (8004e50 <prvHeapInit+0xac>)
 8004db2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0307 	bic.w	r3, r3, #7
 8004dca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	4a1f      	ldr	r2, [pc, #124]	; (8004e50 <prvHeapInit+0xac>)
 8004dd4:	4413      	add	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ddc:	4a1d      	ldr	r2, [pc, #116]	; (8004e54 <prvHeapInit+0xb0>)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <prvHeapInit+0xb0>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	4413      	add	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004df0:	2208      	movs	r2, #8
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1a9b      	subs	r3, r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0307 	bic.w	r3, r3, #7
 8004dfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4a15      	ldr	r2, [pc, #84]	; (8004e58 <prvHeapInit+0xb4>)
 8004e04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e06:	4b14      	ldr	r3, [pc, #80]	; (8004e58 <prvHeapInit+0xb4>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e0e:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <prvHeapInit+0xb4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	1ad2      	subs	r2, r2, r3
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e24:	4b0c      	ldr	r3, [pc, #48]	; (8004e58 <prvHeapInit+0xb4>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <prvHeapInit+0xb8>)
 8004e32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <prvHeapInit+0xbc>)
 8004e3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e3c:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <prvHeapInit+0xc0>)
 8004e3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	bf00      	nop
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	20000e4c 	.word	0x20000e4c
 8004e54:	20004a4c 	.word	0x20004a4c
 8004e58:	20004a54 	.word	0x20004a54
 8004e5c:	20004a5c 	.word	0x20004a5c
 8004e60:	20004a58 	.word	0x20004a58
 8004e64:	20004a68 	.word	0x20004a68

08004e68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e70:	4b28      	ldr	r3, [pc, #160]	; (8004f14 <prvInsertBlockIntoFreeList+0xac>)
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	e002      	b.n	8004e7c <prvInsertBlockIntoFreeList+0x14>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d8f7      	bhi.n	8004e76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	4413      	add	r3, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d108      	bne.n	8004eaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	441a      	add	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d118      	bne.n	8004ef0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d00d      	beq.n	8004ee6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	441a      	add	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	e008      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ee6:	4b0c      	ldr	r3, [pc, #48]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	e003      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d002      	beq.n	8004f06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f06:	bf00      	nop
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	20004a4c 	.word	0x20004a4c
 8004f18:	20004a54 	.word	0x20004a54

08004f1c <std>:
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	b510      	push	{r4, lr}
 8004f20:	4604      	mov	r4, r0
 8004f22:	e9c0 3300 	strd	r3, r3, [r0]
 8004f26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f2a:	6083      	str	r3, [r0, #8]
 8004f2c:	8181      	strh	r1, [r0, #12]
 8004f2e:	6643      	str	r3, [r0, #100]	; 0x64
 8004f30:	81c2      	strh	r2, [r0, #14]
 8004f32:	6183      	str	r3, [r0, #24]
 8004f34:	4619      	mov	r1, r3
 8004f36:	2208      	movs	r2, #8
 8004f38:	305c      	adds	r0, #92	; 0x5c
 8004f3a:	f000 f9e5 	bl	8005308 <memset>
 8004f3e:	4b0d      	ldr	r3, [pc, #52]	; (8004f74 <std+0x58>)
 8004f40:	6263      	str	r3, [r4, #36]	; 0x24
 8004f42:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <std+0x5c>)
 8004f44:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f46:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <std+0x60>)
 8004f48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f4a:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <std+0x64>)
 8004f4c:	6323      	str	r3, [r4, #48]	; 0x30
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	; (8004f84 <std+0x68>)
 8004f50:	6224      	str	r4, [r4, #32]
 8004f52:	429c      	cmp	r4, r3
 8004f54:	d006      	beq.n	8004f64 <std+0x48>
 8004f56:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004f5a:	4294      	cmp	r4, r2
 8004f5c:	d002      	beq.n	8004f64 <std+0x48>
 8004f5e:	33d0      	adds	r3, #208	; 0xd0
 8004f60:	429c      	cmp	r4, r3
 8004f62:	d105      	bne.n	8004f70 <std+0x54>
 8004f64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f6c:	f000 ba44 	b.w	80053f8 <__retarget_lock_init_recursive>
 8004f70:	bd10      	pop	{r4, pc}
 8004f72:	bf00      	nop
 8004f74:	08005159 	.word	0x08005159
 8004f78:	0800517b 	.word	0x0800517b
 8004f7c:	080051b3 	.word	0x080051b3
 8004f80:	080051d7 	.word	0x080051d7
 8004f84:	20004a6c 	.word	0x20004a6c

08004f88 <stdio_exit_handler>:
 8004f88:	4a02      	ldr	r2, [pc, #8]	; (8004f94 <stdio_exit_handler+0xc>)
 8004f8a:	4903      	ldr	r1, [pc, #12]	; (8004f98 <stdio_exit_handler+0x10>)
 8004f8c:	4803      	ldr	r0, [pc, #12]	; (8004f9c <stdio_exit_handler+0x14>)
 8004f8e:	f000 b869 	b.w	8005064 <_fwalk_sglue>
 8004f92:	bf00      	nop
 8004f94:	20000010 	.word	0x20000010
 8004f98:	08005719 	.word	0x08005719
 8004f9c:	2000001c 	.word	0x2000001c

08004fa0 <cleanup_stdio>:
 8004fa0:	6841      	ldr	r1, [r0, #4]
 8004fa2:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <cleanup_stdio+0x34>)
 8004fa4:	4299      	cmp	r1, r3
 8004fa6:	b510      	push	{r4, lr}
 8004fa8:	4604      	mov	r4, r0
 8004faa:	d001      	beq.n	8004fb0 <cleanup_stdio+0x10>
 8004fac:	f000 fbb4 	bl	8005718 <_fflush_r>
 8004fb0:	68a1      	ldr	r1, [r4, #8]
 8004fb2:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <cleanup_stdio+0x38>)
 8004fb4:	4299      	cmp	r1, r3
 8004fb6:	d002      	beq.n	8004fbe <cleanup_stdio+0x1e>
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f000 fbad 	bl	8005718 <_fflush_r>
 8004fbe:	68e1      	ldr	r1, [r4, #12]
 8004fc0:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <cleanup_stdio+0x3c>)
 8004fc2:	4299      	cmp	r1, r3
 8004fc4:	d004      	beq.n	8004fd0 <cleanup_stdio+0x30>
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fcc:	f000 bba4 	b.w	8005718 <_fflush_r>
 8004fd0:	bd10      	pop	{r4, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20004a6c 	.word	0x20004a6c
 8004fd8:	20004ad4 	.word	0x20004ad4
 8004fdc:	20004b3c 	.word	0x20004b3c

08004fe0 <global_stdio_init.part.0>:
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <global_stdio_init.part.0+0x30>)
 8004fe4:	4c0b      	ldr	r4, [pc, #44]	; (8005014 <global_stdio_init.part.0+0x34>)
 8004fe6:	4a0c      	ldr	r2, [pc, #48]	; (8005018 <global_stdio_init.part.0+0x38>)
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	4620      	mov	r0, r4
 8004fec:	2200      	movs	r2, #0
 8004fee:	2104      	movs	r1, #4
 8004ff0:	f7ff ff94 	bl	8004f1c <std>
 8004ff4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	2109      	movs	r1, #9
 8004ffc:	f7ff ff8e 	bl	8004f1c <std>
 8005000:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005004:	2202      	movs	r2, #2
 8005006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800500a:	2112      	movs	r1, #18
 800500c:	f7ff bf86 	b.w	8004f1c <std>
 8005010:	20004ba4 	.word	0x20004ba4
 8005014:	20004a6c 	.word	0x20004a6c
 8005018:	08004f89 	.word	0x08004f89

0800501c <__sfp_lock_acquire>:
 800501c:	4801      	ldr	r0, [pc, #4]	; (8005024 <__sfp_lock_acquire+0x8>)
 800501e:	f000 b9ec 	b.w	80053fa <__retarget_lock_acquire_recursive>
 8005022:	bf00      	nop
 8005024:	20004bad 	.word	0x20004bad

08005028 <__sfp_lock_release>:
 8005028:	4801      	ldr	r0, [pc, #4]	; (8005030 <__sfp_lock_release+0x8>)
 800502a:	f000 b9e7 	b.w	80053fc <__retarget_lock_release_recursive>
 800502e:	bf00      	nop
 8005030:	20004bad 	.word	0x20004bad

08005034 <__sinit>:
 8005034:	b510      	push	{r4, lr}
 8005036:	4604      	mov	r4, r0
 8005038:	f7ff fff0 	bl	800501c <__sfp_lock_acquire>
 800503c:	6a23      	ldr	r3, [r4, #32]
 800503e:	b11b      	cbz	r3, 8005048 <__sinit+0x14>
 8005040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005044:	f7ff bff0 	b.w	8005028 <__sfp_lock_release>
 8005048:	4b04      	ldr	r3, [pc, #16]	; (800505c <__sinit+0x28>)
 800504a:	6223      	str	r3, [r4, #32]
 800504c:	4b04      	ldr	r3, [pc, #16]	; (8005060 <__sinit+0x2c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f5      	bne.n	8005040 <__sinit+0xc>
 8005054:	f7ff ffc4 	bl	8004fe0 <global_stdio_init.part.0>
 8005058:	e7f2      	b.n	8005040 <__sinit+0xc>
 800505a:	bf00      	nop
 800505c:	08004fa1 	.word	0x08004fa1
 8005060:	20004ba4 	.word	0x20004ba4

08005064 <_fwalk_sglue>:
 8005064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005068:	4607      	mov	r7, r0
 800506a:	4688      	mov	r8, r1
 800506c:	4614      	mov	r4, r2
 800506e:	2600      	movs	r6, #0
 8005070:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005074:	f1b9 0901 	subs.w	r9, r9, #1
 8005078:	d505      	bpl.n	8005086 <_fwalk_sglue+0x22>
 800507a:	6824      	ldr	r4, [r4, #0]
 800507c:	2c00      	cmp	r4, #0
 800507e:	d1f7      	bne.n	8005070 <_fwalk_sglue+0xc>
 8005080:	4630      	mov	r0, r6
 8005082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005086:	89ab      	ldrh	r3, [r5, #12]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d907      	bls.n	800509c <_fwalk_sglue+0x38>
 800508c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005090:	3301      	adds	r3, #1
 8005092:	d003      	beq.n	800509c <_fwalk_sglue+0x38>
 8005094:	4629      	mov	r1, r5
 8005096:	4638      	mov	r0, r7
 8005098:	47c0      	blx	r8
 800509a:	4306      	orrs	r6, r0
 800509c:	3568      	adds	r5, #104	; 0x68
 800509e:	e7e9      	b.n	8005074 <_fwalk_sglue+0x10>

080050a0 <_puts_r>:
 80050a0:	6a03      	ldr	r3, [r0, #32]
 80050a2:	b570      	push	{r4, r5, r6, lr}
 80050a4:	6884      	ldr	r4, [r0, #8]
 80050a6:	4605      	mov	r5, r0
 80050a8:	460e      	mov	r6, r1
 80050aa:	b90b      	cbnz	r3, 80050b0 <_puts_r+0x10>
 80050ac:	f7ff ffc2 	bl	8005034 <__sinit>
 80050b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80050b2:	07db      	lsls	r3, r3, #31
 80050b4:	d405      	bmi.n	80050c2 <_puts_r+0x22>
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	0598      	lsls	r0, r3, #22
 80050ba:	d402      	bmi.n	80050c2 <_puts_r+0x22>
 80050bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050be:	f000 f99c 	bl	80053fa <__retarget_lock_acquire_recursive>
 80050c2:	89a3      	ldrh	r3, [r4, #12]
 80050c4:	0719      	lsls	r1, r3, #28
 80050c6:	d513      	bpl.n	80050f0 <_puts_r+0x50>
 80050c8:	6923      	ldr	r3, [r4, #16]
 80050ca:	b18b      	cbz	r3, 80050f0 <_puts_r+0x50>
 80050cc:	3e01      	subs	r6, #1
 80050ce:	68a3      	ldr	r3, [r4, #8]
 80050d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050d4:	3b01      	subs	r3, #1
 80050d6:	60a3      	str	r3, [r4, #8]
 80050d8:	b9e9      	cbnz	r1, 8005116 <_puts_r+0x76>
 80050da:	2b00      	cmp	r3, #0
 80050dc:	da2e      	bge.n	800513c <_puts_r+0x9c>
 80050de:	4622      	mov	r2, r4
 80050e0:	210a      	movs	r1, #10
 80050e2:	4628      	mov	r0, r5
 80050e4:	f000 f87b 	bl	80051de <__swbuf_r>
 80050e8:	3001      	adds	r0, #1
 80050ea:	d007      	beq.n	80050fc <_puts_r+0x5c>
 80050ec:	250a      	movs	r5, #10
 80050ee:	e007      	b.n	8005100 <_puts_r+0x60>
 80050f0:	4621      	mov	r1, r4
 80050f2:	4628      	mov	r0, r5
 80050f4:	f000 f8b0 	bl	8005258 <__swsetup_r>
 80050f8:	2800      	cmp	r0, #0
 80050fa:	d0e7      	beq.n	80050cc <_puts_r+0x2c>
 80050fc:	f04f 35ff 	mov.w	r5, #4294967295
 8005100:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005102:	07da      	lsls	r2, r3, #31
 8005104:	d405      	bmi.n	8005112 <_puts_r+0x72>
 8005106:	89a3      	ldrh	r3, [r4, #12]
 8005108:	059b      	lsls	r3, r3, #22
 800510a:	d402      	bmi.n	8005112 <_puts_r+0x72>
 800510c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800510e:	f000 f975 	bl	80053fc <__retarget_lock_release_recursive>
 8005112:	4628      	mov	r0, r5
 8005114:	bd70      	pop	{r4, r5, r6, pc}
 8005116:	2b00      	cmp	r3, #0
 8005118:	da04      	bge.n	8005124 <_puts_r+0x84>
 800511a:	69a2      	ldr	r2, [r4, #24]
 800511c:	429a      	cmp	r2, r3
 800511e:	dc06      	bgt.n	800512e <_puts_r+0x8e>
 8005120:	290a      	cmp	r1, #10
 8005122:	d004      	beq.n	800512e <_puts_r+0x8e>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	6022      	str	r2, [r4, #0]
 800512a:	7019      	strb	r1, [r3, #0]
 800512c:	e7cf      	b.n	80050ce <_puts_r+0x2e>
 800512e:	4622      	mov	r2, r4
 8005130:	4628      	mov	r0, r5
 8005132:	f000 f854 	bl	80051de <__swbuf_r>
 8005136:	3001      	adds	r0, #1
 8005138:	d1c9      	bne.n	80050ce <_puts_r+0x2e>
 800513a:	e7df      	b.n	80050fc <_puts_r+0x5c>
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	250a      	movs	r5, #10
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	6022      	str	r2, [r4, #0]
 8005144:	701d      	strb	r5, [r3, #0]
 8005146:	e7db      	b.n	8005100 <_puts_r+0x60>

08005148 <puts>:
 8005148:	4b02      	ldr	r3, [pc, #8]	; (8005154 <puts+0xc>)
 800514a:	4601      	mov	r1, r0
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	f7ff bfa7 	b.w	80050a0 <_puts_r>
 8005152:	bf00      	nop
 8005154:	20000068 	.word	0x20000068

08005158 <__sread>:
 8005158:	b510      	push	{r4, lr}
 800515a:	460c      	mov	r4, r1
 800515c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005160:	f000 f8fc 	bl	800535c <_read_r>
 8005164:	2800      	cmp	r0, #0
 8005166:	bfab      	itete	ge
 8005168:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800516a:	89a3      	ldrhlt	r3, [r4, #12]
 800516c:	181b      	addge	r3, r3, r0
 800516e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005172:	bfac      	ite	ge
 8005174:	6563      	strge	r3, [r4, #84]	; 0x54
 8005176:	81a3      	strhlt	r3, [r4, #12]
 8005178:	bd10      	pop	{r4, pc}

0800517a <__swrite>:
 800517a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800517e:	461f      	mov	r7, r3
 8005180:	898b      	ldrh	r3, [r1, #12]
 8005182:	05db      	lsls	r3, r3, #23
 8005184:	4605      	mov	r5, r0
 8005186:	460c      	mov	r4, r1
 8005188:	4616      	mov	r6, r2
 800518a:	d505      	bpl.n	8005198 <__swrite+0x1e>
 800518c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005190:	2302      	movs	r3, #2
 8005192:	2200      	movs	r2, #0
 8005194:	f000 f8d0 	bl	8005338 <_lseek_r>
 8005198:	89a3      	ldrh	r3, [r4, #12]
 800519a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800519e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051a2:	81a3      	strh	r3, [r4, #12]
 80051a4:	4632      	mov	r2, r6
 80051a6:	463b      	mov	r3, r7
 80051a8:	4628      	mov	r0, r5
 80051aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051ae:	f000 b8e7 	b.w	8005380 <_write_r>

080051b2 <__sseek>:
 80051b2:	b510      	push	{r4, lr}
 80051b4:	460c      	mov	r4, r1
 80051b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051ba:	f000 f8bd 	bl	8005338 <_lseek_r>
 80051be:	1c43      	adds	r3, r0, #1
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	bf15      	itete	ne
 80051c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80051c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80051ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80051ce:	81a3      	strheq	r3, [r4, #12]
 80051d0:	bf18      	it	ne
 80051d2:	81a3      	strhne	r3, [r4, #12]
 80051d4:	bd10      	pop	{r4, pc}

080051d6 <__sclose>:
 80051d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051da:	f000 b89d 	b.w	8005318 <_close_r>

080051de <__swbuf_r>:
 80051de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e0:	460e      	mov	r6, r1
 80051e2:	4614      	mov	r4, r2
 80051e4:	4605      	mov	r5, r0
 80051e6:	b118      	cbz	r0, 80051f0 <__swbuf_r+0x12>
 80051e8:	6a03      	ldr	r3, [r0, #32]
 80051ea:	b90b      	cbnz	r3, 80051f0 <__swbuf_r+0x12>
 80051ec:	f7ff ff22 	bl	8005034 <__sinit>
 80051f0:	69a3      	ldr	r3, [r4, #24]
 80051f2:	60a3      	str	r3, [r4, #8]
 80051f4:	89a3      	ldrh	r3, [r4, #12]
 80051f6:	071a      	lsls	r2, r3, #28
 80051f8:	d525      	bpl.n	8005246 <__swbuf_r+0x68>
 80051fa:	6923      	ldr	r3, [r4, #16]
 80051fc:	b31b      	cbz	r3, 8005246 <__swbuf_r+0x68>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	6922      	ldr	r2, [r4, #16]
 8005202:	1a98      	subs	r0, r3, r2
 8005204:	6963      	ldr	r3, [r4, #20]
 8005206:	b2f6      	uxtb	r6, r6
 8005208:	4283      	cmp	r3, r0
 800520a:	4637      	mov	r7, r6
 800520c:	dc04      	bgt.n	8005218 <__swbuf_r+0x3a>
 800520e:	4621      	mov	r1, r4
 8005210:	4628      	mov	r0, r5
 8005212:	f000 fa81 	bl	8005718 <_fflush_r>
 8005216:	b9e0      	cbnz	r0, 8005252 <__swbuf_r+0x74>
 8005218:	68a3      	ldr	r3, [r4, #8]
 800521a:	3b01      	subs	r3, #1
 800521c:	60a3      	str	r3, [r4, #8]
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	6022      	str	r2, [r4, #0]
 8005224:	701e      	strb	r6, [r3, #0]
 8005226:	6962      	ldr	r2, [r4, #20]
 8005228:	1c43      	adds	r3, r0, #1
 800522a:	429a      	cmp	r2, r3
 800522c:	d004      	beq.n	8005238 <__swbuf_r+0x5a>
 800522e:	89a3      	ldrh	r3, [r4, #12]
 8005230:	07db      	lsls	r3, r3, #31
 8005232:	d506      	bpl.n	8005242 <__swbuf_r+0x64>
 8005234:	2e0a      	cmp	r6, #10
 8005236:	d104      	bne.n	8005242 <__swbuf_r+0x64>
 8005238:	4621      	mov	r1, r4
 800523a:	4628      	mov	r0, r5
 800523c:	f000 fa6c 	bl	8005718 <_fflush_r>
 8005240:	b938      	cbnz	r0, 8005252 <__swbuf_r+0x74>
 8005242:	4638      	mov	r0, r7
 8005244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005246:	4621      	mov	r1, r4
 8005248:	4628      	mov	r0, r5
 800524a:	f000 f805 	bl	8005258 <__swsetup_r>
 800524e:	2800      	cmp	r0, #0
 8005250:	d0d5      	beq.n	80051fe <__swbuf_r+0x20>
 8005252:	f04f 37ff 	mov.w	r7, #4294967295
 8005256:	e7f4      	b.n	8005242 <__swbuf_r+0x64>

08005258 <__swsetup_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4b2a      	ldr	r3, [pc, #168]	; (8005304 <__swsetup_r+0xac>)
 800525c:	4605      	mov	r5, r0
 800525e:	6818      	ldr	r0, [r3, #0]
 8005260:	460c      	mov	r4, r1
 8005262:	b118      	cbz	r0, 800526c <__swsetup_r+0x14>
 8005264:	6a03      	ldr	r3, [r0, #32]
 8005266:	b90b      	cbnz	r3, 800526c <__swsetup_r+0x14>
 8005268:	f7ff fee4 	bl	8005034 <__sinit>
 800526c:	89a3      	ldrh	r3, [r4, #12]
 800526e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005272:	0718      	lsls	r0, r3, #28
 8005274:	d422      	bmi.n	80052bc <__swsetup_r+0x64>
 8005276:	06d9      	lsls	r1, r3, #27
 8005278:	d407      	bmi.n	800528a <__swsetup_r+0x32>
 800527a:	2309      	movs	r3, #9
 800527c:	602b      	str	r3, [r5, #0]
 800527e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005282:	81a3      	strh	r3, [r4, #12]
 8005284:	f04f 30ff 	mov.w	r0, #4294967295
 8005288:	e034      	b.n	80052f4 <__swsetup_r+0x9c>
 800528a:	0758      	lsls	r0, r3, #29
 800528c:	d512      	bpl.n	80052b4 <__swsetup_r+0x5c>
 800528e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005290:	b141      	cbz	r1, 80052a4 <__swsetup_r+0x4c>
 8005292:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005296:	4299      	cmp	r1, r3
 8005298:	d002      	beq.n	80052a0 <__swsetup_r+0x48>
 800529a:	4628      	mov	r0, r5
 800529c:	f000 f8be 	bl	800541c <_free_r>
 80052a0:	2300      	movs	r3, #0
 80052a2:	6363      	str	r3, [r4, #52]	; 0x34
 80052a4:	89a3      	ldrh	r3, [r4, #12]
 80052a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80052aa:	81a3      	strh	r3, [r4, #12]
 80052ac:	2300      	movs	r3, #0
 80052ae:	6063      	str	r3, [r4, #4]
 80052b0:	6923      	ldr	r3, [r4, #16]
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	89a3      	ldrh	r3, [r4, #12]
 80052b6:	f043 0308 	orr.w	r3, r3, #8
 80052ba:	81a3      	strh	r3, [r4, #12]
 80052bc:	6923      	ldr	r3, [r4, #16]
 80052be:	b94b      	cbnz	r3, 80052d4 <__swsetup_r+0x7c>
 80052c0:	89a3      	ldrh	r3, [r4, #12]
 80052c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80052c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052ca:	d003      	beq.n	80052d4 <__swsetup_r+0x7c>
 80052cc:	4621      	mov	r1, r4
 80052ce:	4628      	mov	r0, r5
 80052d0:	f000 fa70 	bl	80057b4 <__smakebuf_r>
 80052d4:	89a0      	ldrh	r0, [r4, #12]
 80052d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80052da:	f010 0301 	ands.w	r3, r0, #1
 80052de:	d00a      	beq.n	80052f6 <__swsetup_r+0x9e>
 80052e0:	2300      	movs	r3, #0
 80052e2:	60a3      	str	r3, [r4, #8]
 80052e4:	6963      	ldr	r3, [r4, #20]
 80052e6:	425b      	negs	r3, r3
 80052e8:	61a3      	str	r3, [r4, #24]
 80052ea:	6923      	ldr	r3, [r4, #16]
 80052ec:	b943      	cbnz	r3, 8005300 <__swsetup_r+0xa8>
 80052ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80052f2:	d1c4      	bne.n	800527e <__swsetup_r+0x26>
 80052f4:	bd38      	pop	{r3, r4, r5, pc}
 80052f6:	0781      	lsls	r1, r0, #30
 80052f8:	bf58      	it	pl
 80052fa:	6963      	ldrpl	r3, [r4, #20]
 80052fc:	60a3      	str	r3, [r4, #8]
 80052fe:	e7f4      	b.n	80052ea <__swsetup_r+0x92>
 8005300:	2000      	movs	r0, #0
 8005302:	e7f7      	b.n	80052f4 <__swsetup_r+0x9c>
 8005304:	20000068 	.word	0x20000068

08005308 <memset>:
 8005308:	4402      	add	r2, r0
 800530a:	4603      	mov	r3, r0
 800530c:	4293      	cmp	r3, r2
 800530e:	d100      	bne.n	8005312 <memset+0xa>
 8005310:	4770      	bx	lr
 8005312:	f803 1b01 	strb.w	r1, [r3], #1
 8005316:	e7f9      	b.n	800530c <memset+0x4>

08005318 <_close_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d06      	ldr	r5, [pc, #24]	; (8005334 <_close_r+0x1c>)
 800531c:	2300      	movs	r3, #0
 800531e:	4604      	mov	r4, r0
 8005320:	4608      	mov	r0, r1
 8005322:	602b      	str	r3, [r5, #0]
 8005324:	f7fb fb89 	bl	8000a3a <_close>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	d102      	bne.n	8005332 <_close_r+0x1a>
 800532c:	682b      	ldr	r3, [r5, #0]
 800532e:	b103      	cbz	r3, 8005332 <_close_r+0x1a>
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	bd38      	pop	{r3, r4, r5, pc}
 8005334:	20004ba8 	.word	0x20004ba8

08005338 <_lseek_r>:
 8005338:	b538      	push	{r3, r4, r5, lr}
 800533a:	4d07      	ldr	r5, [pc, #28]	; (8005358 <_lseek_r+0x20>)
 800533c:	4604      	mov	r4, r0
 800533e:	4608      	mov	r0, r1
 8005340:	4611      	mov	r1, r2
 8005342:	2200      	movs	r2, #0
 8005344:	602a      	str	r2, [r5, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	f7fb fb9e 	bl	8000a88 <_lseek>
 800534c:	1c43      	adds	r3, r0, #1
 800534e:	d102      	bne.n	8005356 <_lseek_r+0x1e>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	b103      	cbz	r3, 8005356 <_lseek_r+0x1e>
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	bd38      	pop	{r3, r4, r5, pc}
 8005358:	20004ba8 	.word	0x20004ba8

0800535c <_read_r>:
 800535c:	b538      	push	{r3, r4, r5, lr}
 800535e:	4d07      	ldr	r5, [pc, #28]	; (800537c <_read_r+0x20>)
 8005360:	4604      	mov	r4, r0
 8005362:	4608      	mov	r0, r1
 8005364:	4611      	mov	r1, r2
 8005366:	2200      	movs	r2, #0
 8005368:	602a      	str	r2, [r5, #0]
 800536a:	461a      	mov	r2, r3
 800536c:	f7fb fb2c 	bl	80009c8 <_read>
 8005370:	1c43      	adds	r3, r0, #1
 8005372:	d102      	bne.n	800537a <_read_r+0x1e>
 8005374:	682b      	ldr	r3, [r5, #0]
 8005376:	b103      	cbz	r3, 800537a <_read_r+0x1e>
 8005378:	6023      	str	r3, [r4, #0]
 800537a:	bd38      	pop	{r3, r4, r5, pc}
 800537c:	20004ba8 	.word	0x20004ba8

08005380 <_write_r>:
 8005380:	b538      	push	{r3, r4, r5, lr}
 8005382:	4d07      	ldr	r5, [pc, #28]	; (80053a0 <_write_r+0x20>)
 8005384:	4604      	mov	r4, r0
 8005386:	4608      	mov	r0, r1
 8005388:	4611      	mov	r1, r2
 800538a:	2200      	movs	r2, #0
 800538c:	602a      	str	r2, [r5, #0]
 800538e:	461a      	mov	r2, r3
 8005390:	f7fb fb37 	bl	8000a02 <_write>
 8005394:	1c43      	adds	r3, r0, #1
 8005396:	d102      	bne.n	800539e <_write_r+0x1e>
 8005398:	682b      	ldr	r3, [r5, #0]
 800539a:	b103      	cbz	r3, 800539e <_write_r+0x1e>
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	bd38      	pop	{r3, r4, r5, pc}
 80053a0:	20004ba8 	.word	0x20004ba8

080053a4 <__errno>:
 80053a4:	4b01      	ldr	r3, [pc, #4]	; (80053ac <__errno+0x8>)
 80053a6:	6818      	ldr	r0, [r3, #0]
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	20000068 	.word	0x20000068

080053b0 <__libc_init_array>:
 80053b0:	b570      	push	{r4, r5, r6, lr}
 80053b2:	4d0d      	ldr	r5, [pc, #52]	; (80053e8 <__libc_init_array+0x38>)
 80053b4:	4c0d      	ldr	r4, [pc, #52]	; (80053ec <__libc_init_array+0x3c>)
 80053b6:	1b64      	subs	r4, r4, r5
 80053b8:	10a4      	asrs	r4, r4, #2
 80053ba:	2600      	movs	r6, #0
 80053bc:	42a6      	cmp	r6, r4
 80053be:	d109      	bne.n	80053d4 <__libc_init_array+0x24>
 80053c0:	4d0b      	ldr	r5, [pc, #44]	; (80053f0 <__libc_init_array+0x40>)
 80053c2:	4c0c      	ldr	r4, [pc, #48]	; (80053f4 <__libc_init_array+0x44>)
 80053c4:	f000 fa64 	bl	8005890 <_init>
 80053c8:	1b64      	subs	r4, r4, r5
 80053ca:	10a4      	asrs	r4, r4, #2
 80053cc:	2600      	movs	r6, #0
 80053ce:	42a6      	cmp	r6, r4
 80053d0:	d105      	bne.n	80053de <__libc_init_array+0x2e>
 80053d2:	bd70      	pop	{r4, r5, r6, pc}
 80053d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d8:	4798      	blx	r3
 80053da:	3601      	adds	r6, #1
 80053dc:	e7ee      	b.n	80053bc <__libc_init_array+0xc>
 80053de:	f855 3b04 	ldr.w	r3, [r5], #4
 80053e2:	4798      	blx	r3
 80053e4:	3601      	adds	r6, #1
 80053e6:	e7f2      	b.n	80053ce <__libc_init_array+0x1e>
 80053e8:	08005918 	.word	0x08005918
 80053ec:	08005918 	.word	0x08005918
 80053f0:	08005918 	.word	0x08005918
 80053f4:	0800591c 	.word	0x0800591c

080053f8 <__retarget_lock_init_recursive>:
 80053f8:	4770      	bx	lr

080053fa <__retarget_lock_acquire_recursive>:
 80053fa:	4770      	bx	lr

080053fc <__retarget_lock_release_recursive>:
 80053fc:	4770      	bx	lr

080053fe <memcpy>:
 80053fe:	440a      	add	r2, r1
 8005400:	4291      	cmp	r1, r2
 8005402:	f100 33ff 	add.w	r3, r0, #4294967295
 8005406:	d100      	bne.n	800540a <memcpy+0xc>
 8005408:	4770      	bx	lr
 800540a:	b510      	push	{r4, lr}
 800540c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005410:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005414:	4291      	cmp	r1, r2
 8005416:	d1f9      	bne.n	800540c <memcpy+0xe>
 8005418:	bd10      	pop	{r4, pc}
	...

0800541c <_free_r>:
 800541c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800541e:	2900      	cmp	r1, #0
 8005420:	d044      	beq.n	80054ac <_free_r+0x90>
 8005422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005426:	9001      	str	r0, [sp, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	f1a1 0404 	sub.w	r4, r1, #4
 800542e:	bfb8      	it	lt
 8005430:	18e4      	addlt	r4, r4, r3
 8005432:	f000 f8df 	bl	80055f4 <__malloc_lock>
 8005436:	4a1e      	ldr	r2, [pc, #120]	; (80054b0 <_free_r+0x94>)
 8005438:	9801      	ldr	r0, [sp, #4]
 800543a:	6813      	ldr	r3, [r2, #0]
 800543c:	b933      	cbnz	r3, 800544c <_free_r+0x30>
 800543e:	6063      	str	r3, [r4, #4]
 8005440:	6014      	str	r4, [r2, #0]
 8005442:	b003      	add	sp, #12
 8005444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005448:	f000 b8da 	b.w	8005600 <__malloc_unlock>
 800544c:	42a3      	cmp	r3, r4
 800544e:	d908      	bls.n	8005462 <_free_r+0x46>
 8005450:	6825      	ldr	r5, [r4, #0]
 8005452:	1961      	adds	r1, r4, r5
 8005454:	428b      	cmp	r3, r1
 8005456:	bf01      	itttt	eq
 8005458:	6819      	ldreq	r1, [r3, #0]
 800545a:	685b      	ldreq	r3, [r3, #4]
 800545c:	1949      	addeq	r1, r1, r5
 800545e:	6021      	streq	r1, [r4, #0]
 8005460:	e7ed      	b.n	800543e <_free_r+0x22>
 8005462:	461a      	mov	r2, r3
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	b10b      	cbz	r3, 800546c <_free_r+0x50>
 8005468:	42a3      	cmp	r3, r4
 800546a:	d9fa      	bls.n	8005462 <_free_r+0x46>
 800546c:	6811      	ldr	r1, [r2, #0]
 800546e:	1855      	adds	r5, r2, r1
 8005470:	42a5      	cmp	r5, r4
 8005472:	d10b      	bne.n	800548c <_free_r+0x70>
 8005474:	6824      	ldr	r4, [r4, #0]
 8005476:	4421      	add	r1, r4
 8005478:	1854      	adds	r4, r2, r1
 800547a:	42a3      	cmp	r3, r4
 800547c:	6011      	str	r1, [r2, #0]
 800547e:	d1e0      	bne.n	8005442 <_free_r+0x26>
 8005480:	681c      	ldr	r4, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	6053      	str	r3, [r2, #4]
 8005486:	440c      	add	r4, r1
 8005488:	6014      	str	r4, [r2, #0]
 800548a:	e7da      	b.n	8005442 <_free_r+0x26>
 800548c:	d902      	bls.n	8005494 <_free_r+0x78>
 800548e:	230c      	movs	r3, #12
 8005490:	6003      	str	r3, [r0, #0]
 8005492:	e7d6      	b.n	8005442 <_free_r+0x26>
 8005494:	6825      	ldr	r5, [r4, #0]
 8005496:	1961      	adds	r1, r4, r5
 8005498:	428b      	cmp	r3, r1
 800549a:	bf04      	itt	eq
 800549c:	6819      	ldreq	r1, [r3, #0]
 800549e:	685b      	ldreq	r3, [r3, #4]
 80054a0:	6063      	str	r3, [r4, #4]
 80054a2:	bf04      	itt	eq
 80054a4:	1949      	addeq	r1, r1, r5
 80054a6:	6021      	streq	r1, [r4, #0]
 80054a8:	6054      	str	r4, [r2, #4]
 80054aa:	e7ca      	b.n	8005442 <_free_r+0x26>
 80054ac:	b003      	add	sp, #12
 80054ae:	bd30      	pop	{r4, r5, pc}
 80054b0:	20004bb0 	.word	0x20004bb0

080054b4 <sbrk_aligned>:
 80054b4:	b570      	push	{r4, r5, r6, lr}
 80054b6:	4e0e      	ldr	r6, [pc, #56]	; (80054f0 <sbrk_aligned+0x3c>)
 80054b8:	460c      	mov	r4, r1
 80054ba:	6831      	ldr	r1, [r6, #0]
 80054bc:	4605      	mov	r5, r0
 80054be:	b911      	cbnz	r1, 80054c6 <sbrk_aligned+0x12>
 80054c0:	f000 f9d6 	bl	8005870 <_sbrk_r>
 80054c4:	6030      	str	r0, [r6, #0]
 80054c6:	4621      	mov	r1, r4
 80054c8:	4628      	mov	r0, r5
 80054ca:	f000 f9d1 	bl	8005870 <_sbrk_r>
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	d00a      	beq.n	80054e8 <sbrk_aligned+0x34>
 80054d2:	1cc4      	adds	r4, r0, #3
 80054d4:	f024 0403 	bic.w	r4, r4, #3
 80054d8:	42a0      	cmp	r0, r4
 80054da:	d007      	beq.n	80054ec <sbrk_aligned+0x38>
 80054dc:	1a21      	subs	r1, r4, r0
 80054de:	4628      	mov	r0, r5
 80054e0:	f000 f9c6 	bl	8005870 <_sbrk_r>
 80054e4:	3001      	adds	r0, #1
 80054e6:	d101      	bne.n	80054ec <sbrk_aligned+0x38>
 80054e8:	f04f 34ff 	mov.w	r4, #4294967295
 80054ec:	4620      	mov	r0, r4
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	20004bb4 	.word	0x20004bb4

080054f4 <_malloc_r>:
 80054f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f8:	1ccd      	adds	r5, r1, #3
 80054fa:	f025 0503 	bic.w	r5, r5, #3
 80054fe:	3508      	adds	r5, #8
 8005500:	2d0c      	cmp	r5, #12
 8005502:	bf38      	it	cc
 8005504:	250c      	movcc	r5, #12
 8005506:	2d00      	cmp	r5, #0
 8005508:	4607      	mov	r7, r0
 800550a:	db01      	blt.n	8005510 <_malloc_r+0x1c>
 800550c:	42a9      	cmp	r1, r5
 800550e:	d905      	bls.n	800551c <_malloc_r+0x28>
 8005510:	230c      	movs	r3, #12
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	2600      	movs	r6, #0
 8005516:	4630      	mov	r0, r6
 8005518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800551c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80055f0 <_malloc_r+0xfc>
 8005520:	f000 f868 	bl	80055f4 <__malloc_lock>
 8005524:	f8d8 3000 	ldr.w	r3, [r8]
 8005528:	461c      	mov	r4, r3
 800552a:	bb5c      	cbnz	r4, 8005584 <_malloc_r+0x90>
 800552c:	4629      	mov	r1, r5
 800552e:	4638      	mov	r0, r7
 8005530:	f7ff ffc0 	bl	80054b4 <sbrk_aligned>
 8005534:	1c43      	adds	r3, r0, #1
 8005536:	4604      	mov	r4, r0
 8005538:	d155      	bne.n	80055e6 <_malloc_r+0xf2>
 800553a:	f8d8 4000 	ldr.w	r4, [r8]
 800553e:	4626      	mov	r6, r4
 8005540:	2e00      	cmp	r6, #0
 8005542:	d145      	bne.n	80055d0 <_malloc_r+0xdc>
 8005544:	2c00      	cmp	r4, #0
 8005546:	d048      	beq.n	80055da <_malloc_r+0xe6>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	4631      	mov	r1, r6
 800554c:	4638      	mov	r0, r7
 800554e:	eb04 0903 	add.w	r9, r4, r3
 8005552:	f000 f98d 	bl	8005870 <_sbrk_r>
 8005556:	4581      	cmp	r9, r0
 8005558:	d13f      	bne.n	80055da <_malloc_r+0xe6>
 800555a:	6821      	ldr	r1, [r4, #0]
 800555c:	1a6d      	subs	r5, r5, r1
 800555e:	4629      	mov	r1, r5
 8005560:	4638      	mov	r0, r7
 8005562:	f7ff ffa7 	bl	80054b4 <sbrk_aligned>
 8005566:	3001      	adds	r0, #1
 8005568:	d037      	beq.n	80055da <_malloc_r+0xe6>
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	442b      	add	r3, r5
 800556e:	6023      	str	r3, [r4, #0]
 8005570:	f8d8 3000 	ldr.w	r3, [r8]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d038      	beq.n	80055ea <_malloc_r+0xf6>
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	42a2      	cmp	r2, r4
 800557c:	d12b      	bne.n	80055d6 <_malloc_r+0xe2>
 800557e:	2200      	movs	r2, #0
 8005580:	605a      	str	r2, [r3, #4]
 8005582:	e00f      	b.n	80055a4 <_malloc_r+0xb0>
 8005584:	6822      	ldr	r2, [r4, #0]
 8005586:	1b52      	subs	r2, r2, r5
 8005588:	d41f      	bmi.n	80055ca <_malloc_r+0xd6>
 800558a:	2a0b      	cmp	r2, #11
 800558c:	d917      	bls.n	80055be <_malloc_r+0xca>
 800558e:	1961      	adds	r1, r4, r5
 8005590:	42a3      	cmp	r3, r4
 8005592:	6025      	str	r5, [r4, #0]
 8005594:	bf18      	it	ne
 8005596:	6059      	strne	r1, [r3, #4]
 8005598:	6863      	ldr	r3, [r4, #4]
 800559a:	bf08      	it	eq
 800559c:	f8c8 1000 	streq.w	r1, [r8]
 80055a0:	5162      	str	r2, [r4, r5]
 80055a2:	604b      	str	r3, [r1, #4]
 80055a4:	4638      	mov	r0, r7
 80055a6:	f104 060b 	add.w	r6, r4, #11
 80055aa:	f000 f829 	bl	8005600 <__malloc_unlock>
 80055ae:	f026 0607 	bic.w	r6, r6, #7
 80055b2:	1d23      	adds	r3, r4, #4
 80055b4:	1af2      	subs	r2, r6, r3
 80055b6:	d0ae      	beq.n	8005516 <_malloc_r+0x22>
 80055b8:	1b9b      	subs	r3, r3, r6
 80055ba:	50a3      	str	r3, [r4, r2]
 80055bc:	e7ab      	b.n	8005516 <_malloc_r+0x22>
 80055be:	42a3      	cmp	r3, r4
 80055c0:	6862      	ldr	r2, [r4, #4]
 80055c2:	d1dd      	bne.n	8005580 <_malloc_r+0x8c>
 80055c4:	f8c8 2000 	str.w	r2, [r8]
 80055c8:	e7ec      	b.n	80055a4 <_malloc_r+0xb0>
 80055ca:	4623      	mov	r3, r4
 80055cc:	6864      	ldr	r4, [r4, #4]
 80055ce:	e7ac      	b.n	800552a <_malloc_r+0x36>
 80055d0:	4634      	mov	r4, r6
 80055d2:	6876      	ldr	r6, [r6, #4]
 80055d4:	e7b4      	b.n	8005540 <_malloc_r+0x4c>
 80055d6:	4613      	mov	r3, r2
 80055d8:	e7cc      	b.n	8005574 <_malloc_r+0x80>
 80055da:	230c      	movs	r3, #12
 80055dc:	603b      	str	r3, [r7, #0]
 80055de:	4638      	mov	r0, r7
 80055e0:	f000 f80e 	bl	8005600 <__malloc_unlock>
 80055e4:	e797      	b.n	8005516 <_malloc_r+0x22>
 80055e6:	6025      	str	r5, [r4, #0]
 80055e8:	e7dc      	b.n	80055a4 <_malloc_r+0xb0>
 80055ea:	605b      	str	r3, [r3, #4]
 80055ec:	deff      	udf	#255	; 0xff
 80055ee:	bf00      	nop
 80055f0:	20004bb0 	.word	0x20004bb0

080055f4 <__malloc_lock>:
 80055f4:	4801      	ldr	r0, [pc, #4]	; (80055fc <__malloc_lock+0x8>)
 80055f6:	f7ff bf00 	b.w	80053fa <__retarget_lock_acquire_recursive>
 80055fa:	bf00      	nop
 80055fc:	20004bac 	.word	0x20004bac

08005600 <__malloc_unlock>:
 8005600:	4801      	ldr	r0, [pc, #4]	; (8005608 <__malloc_unlock+0x8>)
 8005602:	f7ff befb 	b.w	80053fc <__retarget_lock_release_recursive>
 8005606:	bf00      	nop
 8005608:	20004bac 	.word	0x20004bac

0800560c <__sflush_r>:
 800560c:	898a      	ldrh	r2, [r1, #12]
 800560e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005612:	4605      	mov	r5, r0
 8005614:	0710      	lsls	r0, r2, #28
 8005616:	460c      	mov	r4, r1
 8005618:	d458      	bmi.n	80056cc <__sflush_r+0xc0>
 800561a:	684b      	ldr	r3, [r1, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	dc05      	bgt.n	800562c <__sflush_r+0x20>
 8005620:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	dc02      	bgt.n	800562c <__sflush_r+0x20>
 8005626:	2000      	movs	r0, #0
 8005628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800562c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800562e:	2e00      	cmp	r6, #0
 8005630:	d0f9      	beq.n	8005626 <__sflush_r+0x1a>
 8005632:	2300      	movs	r3, #0
 8005634:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005638:	682f      	ldr	r7, [r5, #0]
 800563a:	6a21      	ldr	r1, [r4, #32]
 800563c:	602b      	str	r3, [r5, #0]
 800563e:	d032      	beq.n	80056a6 <__sflush_r+0x9a>
 8005640:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005642:	89a3      	ldrh	r3, [r4, #12]
 8005644:	075a      	lsls	r2, r3, #29
 8005646:	d505      	bpl.n	8005654 <__sflush_r+0x48>
 8005648:	6863      	ldr	r3, [r4, #4]
 800564a:	1ac0      	subs	r0, r0, r3
 800564c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800564e:	b10b      	cbz	r3, 8005654 <__sflush_r+0x48>
 8005650:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005652:	1ac0      	subs	r0, r0, r3
 8005654:	2300      	movs	r3, #0
 8005656:	4602      	mov	r2, r0
 8005658:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800565a:	6a21      	ldr	r1, [r4, #32]
 800565c:	4628      	mov	r0, r5
 800565e:	47b0      	blx	r6
 8005660:	1c43      	adds	r3, r0, #1
 8005662:	89a3      	ldrh	r3, [r4, #12]
 8005664:	d106      	bne.n	8005674 <__sflush_r+0x68>
 8005666:	6829      	ldr	r1, [r5, #0]
 8005668:	291d      	cmp	r1, #29
 800566a:	d82b      	bhi.n	80056c4 <__sflush_r+0xb8>
 800566c:	4a29      	ldr	r2, [pc, #164]	; (8005714 <__sflush_r+0x108>)
 800566e:	410a      	asrs	r2, r1
 8005670:	07d6      	lsls	r6, r2, #31
 8005672:	d427      	bmi.n	80056c4 <__sflush_r+0xb8>
 8005674:	2200      	movs	r2, #0
 8005676:	6062      	str	r2, [r4, #4]
 8005678:	04d9      	lsls	r1, r3, #19
 800567a:	6922      	ldr	r2, [r4, #16]
 800567c:	6022      	str	r2, [r4, #0]
 800567e:	d504      	bpl.n	800568a <__sflush_r+0x7e>
 8005680:	1c42      	adds	r2, r0, #1
 8005682:	d101      	bne.n	8005688 <__sflush_r+0x7c>
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	b903      	cbnz	r3, 800568a <__sflush_r+0x7e>
 8005688:	6560      	str	r0, [r4, #84]	; 0x54
 800568a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800568c:	602f      	str	r7, [r5, #0]
 800568e:	2900      	cmp	r1, #0
 8005690:	d0c9      	beq.n	8005626 <__sflush_r+0x1a>
 8005692:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005696:	4299      	cmp	r1, r3
 8005698:	d002      	beq.n	80056a0 <__sflush_r+0x94>
 800569a:	4628      	mov	r0, r5
 800569c:	f7ff febe 	bl	800541c <_free_r>
 80056a0:	2000      	movs	r0, #0
 80056a2:	6360      	str	r0, [r4, #52]	; 0x34
 80056a4:	e7c0      	b.n	8005628 <__sflush_r+0x1c>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4628      	mov	r0, r5
 80056aa:	47b0      	blx	r6
 80056ac:	1c41      	adds	r1, r0, #1
 80056ae:	d1c8      	bne.n	8005642 <__sflush_r+0x36>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0c5      	beq.n	8005642 <__sflush_r+0x36>
 80056b6:	2b1d      	cmp	r3, #29
 80056b8:	d001      	beq.n	80056be <__sflush_r+0xb2>
 80056ba:	2b16      	cmp	r3, #22
 80056bc:	d101      	bne.n	80056c2 <__sflush_r+0xb6>
 80056be:	602f      	str	r7, [r5, #0]
 80056c0:	e7b1      	b.n	8005626 <__sflush_r+0x1a>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056c8:	81a3      	strh	r3, [r4, #12]
 80056ca:	e7ad      	b.n	8005628 <__sflush_r+0x1c>
 80056cc:	690f      	ldr	r7, [r1, #16]
 80056ce:	2f00      	cmp	r7, #0
 80056d0:	d0a9      	beq.n	8005626 <__sflush_r+0x1a>
 80056d2:	0793      	lsls	r3, r2, #30
 80056d4:	680e      	ldr	r6, [r1, #0]
 80056d6:	bf08      	it	eq
 80056d8:	694b      	ldreq	r3, [r1, #20]
 80056da:	600f      	str	r7, [r1, #0]
 80056dc:	bf18      	it	ne
 80056de:	2300      	movne	r3, #0
 80056e0:	eba6 0807 	sub.w	r8, r6, r7
 80056e4:	608b      	str	r3, [r1, #8]
 80056e6:	f1b8 0f00 	cmp.w	r8, #0
 80056ea:	dd9c      	ble.n	8005626 <__sflush_r+0x1a>
 80056ec:	6a21      	ldr	r1, [r4, #32]
 80056ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056f0:	4643      	mov	r3, r8
 80056f2:	463a      	mov	r2, r7
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b0      	blx	r6
 80056f8:	2800      	cmp	r0, #0
 80056fa:	dc06      	bgt.n	800570a <__sflush_r+0xfe>
 80056fc:	89a3      	ldrh	r3, [r4, #12]
 80056fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005702:	81a3      	strh	r3, [r4, #12]
 8005704:	f04f 30ff 	mov.w	r0, #4294967295
 8005708:	e78e      	b.n	8005628 <__sflush_r+0x1c>
 800570a:	4407      	add	r7, r0
 800570c:	eba8 0800 	sub.w	r8, r8, r0
 8005710:	e7e9      	b.n	80056e6 <__sflush_r+0xda>
 8005712:	bf00      	nop
 8005714:	dfbffffe 	.word	0xdfbffffe

08005718 <_fflush_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	690b      	ldr	r3, [r1, #16]
 800571c:	4605      	mov	r5, r0
 800571e:	460c      	mov	r4, r1
 8005720:	b913      	cbnz	r3, 8005728 <_fflush_r+0x10>
 8005722:	2500      	movs	r5, #0
 8005724:	4628      	mov	r0, r5
 8005726:	bd38      	pop	{r3, r4, r5, pc}
 8005728:	b118      	cbz	r0, 8005732 <_fflush_r+0x1a>
 800572a:	6a03      	ldr	r3, [r0, #32]
 800572c:	b90b      	cbnz	r3, 8005732 <_fflush_r+0x1a>
 800572e:	f7ff fc81 	bl	8005034 <__sinit>
 8005732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f3      	beq.n	8005722 <_fflush_r+0xa>
 800573a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800573c:	07d0      	lsls	r0, r2, #31
 800573e:	d404      	bmi.n	800574a <_fflush_r+0x32>
 8005740:	0599      	lsls	r1, r3, #22
 8005742:	d402      	bmi.n	800574a <_fflush_r+0x32>
 8005744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005746:	f7ff fe58 	bl	80053fa <__retarget_lock_acquire_recursive>
 800574a:	4628      	mov	r0, r5
 800574c:	4621      	mov	r1, r4
 800574e:	f7ff ff5d 	bl	800560c <__sflush_r>
 8005752:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005754:	07da      	lsls	r2, r3, #31
 8005756:	4605      	mov	r5, r0
 8005758:	d4e4      	bmi.n	8005724 <_fflush_r+0xc>
 800575a:	89a3      	ldrh	r3, [r4, #12]
 800575c:	059b      	lsls	r3, r3, #22
 800575e:	d4e1      	bmi.n	8005724 <_fflush_r+0xc>
 8005760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005762:	f7ff fe4b 	bl	80053fc <__retarget_lock_release_recursive>
 8005766:	e7dd      	b.n	8005724 <_fflush_r+0xc>

08005768 <__swhatbuf_r>:
 8005768:	b570      	push	{r4, r5, r6, lr}
 800576a:	460c      	mov	r4, r1
 800576c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005770:	2900      	cmp	r1, #0
 8005772:	b096      	sub	sp, #88	; 0x58
 8005774:	4615      	mov	r5, r2
 8005776:	461e      	mov	r6, r3
 8005778:	da0d      	bge.n	8005796 <__swhatbuf_r+0x2e>
 800577a:	89a3      	ldrh	r3, [r4, #12]
 800577c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005780:	f04f 0100 	mov.w	r1, #0
 8005784:	bf0c      	ite	eq
 8005786:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800578a:	2340      	movne	r3, #64	; 0x40
 800578c:	2000      	movs	r0, #0
 800578e:	6031      	str	r1, [r6, #0]
 8005790:	602b      	str	r3, [r5, #0]
 8005792:	b016      	add	sp, #88	; 0x58
 8005794:	bd70      	pop	{r4, r5, r6, pc}
 8005796:	466a      	mov	r2, sp
 8005798:	f000 f848 	bl	800582c <_fstat_r>
 800579c:	2800      	cmp	r0, #0
 800579e:	dbec      	blt.n	800577a <__swhatbuf_r+0x12>
 80057a0:	9901      	ldr	r1, [sp, #4]
 80057a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80057a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80057aa:	4259      	negs	r1, r3
 80057ac:	4159      	adcs	r1, r3
 80057ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057b2:	e7eb      	b.n	800578c <__swhatbuf_r+0x24>

080057b4 <__smakebuf_r>:
 80057b4:	898b      	ldrh	r3, [r1, #12]
 80057b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057b8:	079d      	lsls	r5, r3, #30
 80057ba:	4606      	mov	r6, r0
 80057bc:	460c      	mov	r4, r1
 80057be:	d507      	bpl.n	80057d0 <__smakebuf_r+0x1c>
 80057c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057c4:	6023      	str	r3, [r4, #0]
 80057c6:	6123      	str	r3, [r4, #16]
 80057c8:	2301      	movs	r3, #1
 80057ca:	6163      	str	r3, [r4, #20]
 80057cc:	b002      	add	sp, #8
 80057ce:	bd70      	pop	{r4, r5, r6, pc}
 80057d0:	ab01      	add	r3, sp, #4
 80057d2:	466a      	mov	r2, sp
 80057d4:	f7ff ffc8 	bl	8005768 <__swhatbuf_r>
 80057d8:	9900      	ldr	r1, [sp, #0]
 80057da:	4605      	mov	r5, r0
 80057dc:	4630      	mov	r0, r6
 80057de:	f7ff fe89 	bl	80054f4 <_malloc_r>
 80057e2:	b948      	cbnz	r0, 80057f8 <__smakebuf_r+0x44>
 80057e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e8:	059a      	lsls	r2, r3, #22
 80057ea:	d4ef      	bmi.n	80057cc <__smakebuf_r+0x18>
 80057ec:	f023 0303 	bic.w	r3, r3, #3
 80057f0:	f043 0302 	orr.w	r3, r3, #2
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	e7e3      	b.n	80057c0 <__smakebuf_r+0xc>
 80057f8:	89a3      	ldrh	r3, [r4, #12]
 80057fa:	6020      	str	r0, [r4, #0]
 80057fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005800:	81a3      	strh	r3, [r4, #12]
 8005802:	9b00      	ldr	r3, [sp, #0]
 8005804:	6163      	str	r3, [r4, #20]
 8005806:	9b01      	ldr	r3, [sp, #4]
 8005808:	6120      	str	r0, [r4, #16]
 800580a:	b15b      	cbz	r3, 8005824 <__smakebuf_r+0x70>
 800580c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005810:	4630      	mov	r0, r6
 8005812:	f000 f81d 	bl	8005850 <_isatty_r>
 8005816:	b128      	cbz	r0, 8005824 <__smakebuf_r+0x70>
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	f023 0303 	bic.w	r3, r3, #3
 800581e:	f043 0301 	orr.w	r3, r3, #1
 8005822:	81a3      	strh	r3, [r4, #12]
 8005824:	89a3      	ldrh	r3, [r4, #12]
 8005826:	431d      	orrs	r5, r3
 8005828:	81a5      	strh	r5, [r4, #12]
 800582a:	e7cf      	b.n	80057cc <__smakebuf_r+0x18>

0800582c <_fstat_r>:
 800582c:	b538      	push	{r3, r4, r5, lr}
 800582e:	4d07      	ldr	r5, [pc, #28]	; (800584c <_fstat_r+0x20>)
 8005830:	2300      	movs	r3, #0
 8005832:	4604      	mov	r4, r0
 8005834:	4608      	mov	r0, r1
 8005836:	4611      	mov	r1, r2
 8005838:	602b      	str	r3, [r5, #0]
 800583a:	f7fb f90a 	bl	8000a52 <_fstat>
 800583e:	1c43      	adds	r3, r0, #1
 8005840:	d102      	bne.n	8005848 <_fstat_r+0x1c>
 8005842:	682b      	ldr	r3, [r5, #0]
 8005844:	b103      	cbz	r3, 8005848 <_fstat_r+0x1c>
 8005846:	6023      	str	r3, [r4, #0]
 8005848:	bd38      	pop	{r3, r4, r5, pc}
 800584a:	bf00      	nop
 800584c:	20004ba8 	.word	0x20004ba8

08005850 <_isatty_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	4d06      	ldr	r5, [pc, #24]	; (800586c <_isatty_r+0x1c>)
 8005854:	2300      	movs	r3, #0
 8005856:	4604      	mov	r4, r0
 8005858:	4608      	mov	r0, r1
 800585a:	602b      	str	r3, [r5, #0]
 800585c:	f7fb f909 	bl	8000a72 <_isatty>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	d102      	bne.n	800586a <_isatty_r+0x1a>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	b103      	cbz	r3, 800586a <_isatty_r+0x1a>
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	bd38      	pop	{r3, r4, r5, pc}
 800586c:	20004ba8 	.word	0x20004ba8

08005870 <_sbrk_r>:
 8005870:	b538      	push	{r3, r4, r5, lr}
 8005872:	4d06      	ldr	r5, [pc, #24]	; (800588c <_sbrk_r+0x1c>)
 8005874:	2300      	movs	r3, #0
 8005876:	4604      	mov	r4, r0
 8005878:	4608      	mov	r0, r1
 800587a:	602b      	str	r3, [r5, #0]
 800587c:	f7fb f912 	bl	8000aa4 <_sbrk>
 8005880:	1c43      	adds	r3, r0, #1
 8005882:	d102      	bne.n	800588a <_sbrk_r+0x1a>
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	b103      	cbz	r3, 800588a <_sbrk_r+0x1a>
 8005888:	6023      	str	r3, [r4, #0]
 800588a:	bd38      	pop	{r3, r4, r5, pc}
 800588c:	20004ba8 	.word	0x20004ba8

08005890 <_init>:
 8005890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005892:	bf00      	nop
 8005894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005896:	bc08      	pop	{r3}
 8005898:	469e      	mov	lr, r3
 800589a:	4770      	bx	lr

0800589c <_fini>:
 800589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589e:	bf00      	nop
 80058a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058a2:	bc08      	pop	{r3}
 80058a4:	469e      	mov	lr, r3
 80058a6:	4770      	bx	lr
