{
  "DESIGN_NAME": "n_bit_alu",
  "VERILOG_FILES": "dir::src/alufinal.v",

  "CLOCK_PORT": "fake_clk",
  "CLOCK_PERIOD": 10.0,

  "FP_PDN_MULTILAYER": true,
  "FP_CORE_UTIL": 30,
  "FP_ASPECT_RATIO": 1.0,
  "CORE_WIDTH": 160.0,
  "CORE_HEIGHT": 160.0,

  "SYNTH_SKIP": true,
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_TIMING_DERATE": "0.05",

  "RUN_LINTER": false,
  "SDC_FILE": "dir::src/base.sdc",
  "SIGNOFF_SDC_FILE": "dir::src/base.sdc",
  "PNR_SDC_FILE": "dir::src/pnr.sdc"
}

