Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 23 00:23:15 2020
| Host         : DESKTOP-OA4UJNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |              49 |           30 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |              12 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  n_0_471_BUFG  | nolabel_line48/led[7]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[5]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[11]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[12]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[10]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[14]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[15]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[2]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[3]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[6]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[13]_i_1_n_1                     |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[8]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[0]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[1]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[4]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  n_0_471_BUFG  | nolabel_line48/led[9]_i_1_n_1                      |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                    |                                 |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                    | vga_sync_unit/clear             |                3 |              4 |         1.33 |
|  n_0_471_BUFG  | nolabel_line49/letter[5]_i_1_n_1                   | vga_sync_unit/clear             |                2 |              6 |         3.00 |
|  n_0_471_BUFG  | nolabel_line49/FSM_sequential_state_reg[5]_i_2_n_1 | vga_sync_unit/clear             |                6 |              6 |         1.00 |
|  n_0_471_BUFG  |                                                    | nolabel_line48/count[6]_i_1_n_1 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0                         | vga_sync_unit/clear             |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | vga_sync_unit/E[0]                                 | vga_sync_unit/clear             |                5 |             10 |         2.00 |
|  n_0_471_BUFG  |                                                    |                                 |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | vga_sync_unit/E[0]                                 |                                 |                5 |             12 |         2.40 |
|  n_0_471_BUFG  | nolabel_line49/E[0]                                |                                 |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG |                                                    | n_0_471_BUFG                    |                7 |             27 |         3.86 |
+----------------+----------------------------------------------------+---------------------------------+------------------+----------------+--------------+


