{
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.121383,
            "ru_stime_sec": 0.028011000000000001,
            "ru_maxrss_kb": 108512,
            "ru_nivcsw": 4,
            "ru_minflt": 9055,
            "ru_majflt": 0,
            "ru_nvcsw": 259
        },
        "outputSizePerQuad": 13.0,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0037559999999999998,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 93660,
            "ru_nivcsw": 1,
            "ru_minflt": 760,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0038730000000000001,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 108512,
            "ru_nivcsw": 3,
            "ru_minflt": 983,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "nMops": 15530,
        "ru_self_end": {
            "ru_utime_sec": 0.154834,
            "ru_stime_sec": 0.029031000000000001,
            "ru_maxrss_kb": 115836,
            "ru_nivcsw": 4,
            "ru_minflt": 10353,
            "ru_majflt": 0,
            "ru_nvcsw": 261
        },
        "nQuads": 6655,
        "totalObjSize": 91871,
        "mopSpeed": 464261.15811186517,
        "mop/quad": 2.3335837716003005,
        "quadSpeed": 198947.71456757648,
        "Frontend(%)": 78.395572031982653,
        "CodeGen(%)": 21.604427968017358
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91871
    },
    "MlibObjs": {},
    "NameTable": {
        "ClkDiv": [
            "ClkDiv",
            "PJbHW",
            "module"
        ],
        "tb_get_ins": [
            "tb_get_ins",
            "GLQFB",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ALEGen": [
            "ALEGen",
            "x91G7",
            "module"
        ],
        "Process": [
            "Process",
            "TNeKF",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 41566,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        },
        "tb_get_ins": {
            "GLQFB_d": {
                "bytes": 171247,
                "mod": "tb_get_ins",
                "mode": 4,
                "out": "GLQFB_d.o",
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        },
        "ClkDiv": {
            "PJbHW_d": {
                "bytes": 19803,
                "mod": "ClkDiv",
                "out": "PJbHW_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        },
        "ALEGen": {
            "x91G7_d": {
                "bytes": 10634,
                "mod": "ALEGen",
                "out": "x91G7_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8270,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "Process": {
            "TNeKF_d": {
                "bytes": 24768,
                "mod": "Process",
                "out": "TNeKF_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "tb_get_ins",
        "ALEGen",
        "ClkDiv",
        "Process"
    ],
    "CompileStatus": "Successful",
    "Misc": {
        "archive_dir": "archive.11",
        "csrc_abs": "/home/milo/ICCodes/mcu51/csrc",
        "cwd": "/home/milo/ICCodes/mcu51",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/milo/ICCodes/mcu51/simv.daidir",
        "default_output_dir": "csrc"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.12406.json"
    ]
}