[
	{
		"original_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgd=$table_model(V(d,s) (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing comma between function arguments V(d,s) and (V(g,s)), causing invalid syntax due to unseparated parameters."
	},
	{
		"original_line": "Cgs=$table_model(V(d,s), (V(g,s)), "CGS-InAs-PTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgs=$table_model(V(d,s), (V(g,s)), "CGS-InAs-PTFET-Lg-20nm.tbl","1LL,1LL")",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error."
	},
	{
		"original_line": "Cgs=$table_model(V(d,s), (V(g,s)), "CGS-GaSb-InAs-HPTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgs=$table_model(V(d,s), (V(g,s)), "CGS-GaSb-InAs-HPTFET-Lg-20nm.tbl","1LL,1LL")",
		"error_description": "Missing closing semicolon at the end of the statement"
	},
	{
		"original_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgd=$table_model(V(d,s, (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing closing parenthesis in V(d,s) argument, creating unbalanced parentheses in the $table_model function call."
	},
	{
		"original_line": "else if (type == "p") begin", 
		"bug_line": "else if (type == "p) begin",
		"error_description": "Unterminated string literal due to missing closing double quote for "p"."
	},
	{
		"original_line": "      Qg=(-1)*(Qd+Qs);	", 
		"bug_line": "      Qg=(-1)*(Qd+Qs)	",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "integer direction;", 
		"bug_line": "integar direction;",
		"error_description": "Misspelled keyword 'integer' as 'integar', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-GaSb-InAs-HPTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgd=$table_model(V(d,s) (V(g,s)), "CGD-GaSb-InAs-HPTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing comma between function arguments V(d,s) and (V(g,s)), causing invalid syntax due to merged parameters."
	},
	{
		"original_line": "electrical g,d,s;", 
		"bug_line": "electric g,d,s;",
		"error_description": "Misspelled discipline keyword 'electric' instead of 'electrical' - VerilogA uses 'electrical' to declare node disciplines."
	},
	{
		"original_line": "module TFET(d,g,s);", 
		"bug_line": "moduel TFET(d,g,s);",
		"error_description": "Misspelled keyword 'moduel' instead of 'module'"
	}
]