vendor_name = ModelSim
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/mux.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/jr.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/tests/MIPS_TB.v
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/modules/instr.txt
source_file = 1, instr.txt
source_file = 1, /home/marcus/projetos/Verilog/MIPS 2/db/MipsImplementation.cbx.xml
design_name = mips
instance = comp, \clk~I , clk, mips, 1
instance = comp, \reset~I , reset, mips, 1
