<root><simulation><result_generated_time />2023-05-16 18:20:42<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />47316992<total_data_size_element />{'W': 131072, 'I': 92416, 'O': 184832}<total_data_reuse />{'W': 361, 'I': 512.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/15</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [76, 1, 1], 'O': [152, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('C', 4), ('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 19)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 19)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2)], [('C', 32), ('K', 4), ('K', 4), ('OX', 19)], []]<I />[[('K', 4), ('C', 2), ('C', 32), ('K', 4), ('K', 4)], [('OX', 19)], []]<O />[[('K', 4), ('C', 2), ('C', 32)], [('K', 4), ('K', 4), ('OX', 19)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 1, 19, 1], 'I': [8.0, 64.0, 1.0, 1.0], 'O': [4.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 1048576, 1048576], 'I': [512, 739328, 739328], 'O': [32, 1478656, 1478656], 'O_partial': [32, 0, 0], 'O_final': [0, 1478656, 1478656]}<actual_mem_utilization_individual />{'W': [0.12, 0.03, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.06, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.1, 0.0], 'I': [1.0, 0.1, 0.0], 'O': [0.06, 0.1, 0.0]}<effective_mem_size_bit />{'W': [16, 1048576, 1048576], 'I': [512, 739328, 739328], 'O': [32, 369664, 1478656], 'O_partial': [32, 0, 0], 'O_final': [0, 369664, 1478656]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 76, 1, 1], 'O': [608, 152, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [76, 76, 1, 1], 'O': [152, 152, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2490368, 2490368], [2490368, 131072], [131072, 0]]<I />[[1478656, 92416], [92416, 92416], [92416, 0]]<O />[[(11644416, 11829248), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(11644416, 11829248), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[311296, 311296], [38912, 2048], [512, 0]]<I />[[184832, 11552], [1444, 1444], [361, 0]]<O />[[(1455552, 1478656), (23104, 0)], [(0, 2888), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([1455552, 1478656], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [23104, 0]), ([0, 2888], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />47316992<idle />32374784</mac_count></basic_info><energy><total_energy />105062273.8<mem_energy_breakdown><W />[218.1, 4286.9, 681.9]<I />[66.3, 286.2, 480.8]<O />[1035.9, 572.4, 961.6]</mem_energy_breakdown><MAC_energy><active_MAC />103434944.5<idle_MAC />1618739.2<total />105053683.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5682<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.957<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />81320<latency_cycle_without_data_loading />77824<ideal_computing_cycle />77824<data_loading><load_cycle_total />3496<load_cycle_individual />{'W': [4, 2048, 0], 'I': [76, 1444, 0]}<load_cycle_combined />{'W': 2048, 'I': 1444}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-77823], [-68089, -38908], [-77824, -77824]], 'I': [[-77823], [-4464, -3240], [-77824, -77824]], 'O': [[-77824], [-77824, -74784], [-74936, -77102]]}<mem_stall_cycle_shared />{'W': [[-77823], [-68089, 0], [0, 0]], 'I': [[-77823], [-4464, 0], [0, 0]], 'O': [[-77824], [-77824, -74784], [-74936, -77102]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 1048576, 1048576], 'I': [512, 739328, 739328], 'O': [32, 1478656, 1478656], 'O_partial': [32, 0, 0], 'O_final': [0, 1478656, 1478656]}<data_size_each_level_total />{'W': [2048, 1048576, 1048576], 'I': [38912, 739328, 739328], 'O': [4864, 1478656, 1478656]}<loop_cycles_each_level />{'W': [8, 77824, 77824], 'I': [4096, 77824, 77824], 'O': [256, 77824, 77824]}<top_ir_loop_size />{'W': [1, 19, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 0.1], [9.5, 9.5], [9.5, 9.5]], 'O': [[8.0, 0.1], [19.0, 19.0], [19.0, 19.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 13.5]], 'I': [[8.0, 2.0], [152.0, 9.5], [9.5, 9.5]], 'O': [[8.0, 8.0], [1216.0, 19.0], [19.0, 19.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 0]], 'I': [[8.0, 2.0], [152.0, 9.5], [9.5, 0]], 'O': [[8.0, 0.1], [19.0, 19.0], [19.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [427.0, 42.0], [23.0, 19.0]], 'I': [[8.0, 2.0], [427.0, 42.0], [23.0, 19.0]], 'O': [[8.0, 0.1], [427.0, 42.0], [23.0, 19.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 77824], [8, 8, 9728], [77824, 77824, 1]], 'I': [[1, 1, 77824], [256, 4096, 19], [77824, 77824, 1]], 'O': [[1, 1, 77824], [256, 256, 304], [77824, 77824, 1]]}<trans_time_real />{'W': [[0, 1, 77824], [[1, 8, 9728], [4, 8, 9728]], [[2048, 77824, 1], [512, 77824, 1]]], 'I': [[0, 1, 77824], [[8, 4096, 19], [76, 4096, 19]], [[1444, 77824, 1], [361, 77824, 1]]], 'O': [[0, 1, 77824], [[0, 256, 304], [10, 256, 304]], [[2888, 77824, 1], [722, 77824, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -4], [-75776, -77312]], 'I': [[-1], [-248, -180], [-76380, -77463]], 'O': [[-1], [-256, -246], [-74936, -77102]]}<single_stall_count />{'W': [77823, 9727, 0], 'I': [77823, 18, 0], 'O': [77824, 304, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2888, 0]}, 1: {'W': [38908, 0], 'I': [1368, 0], 'O': [3040, 2888]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-77824, -77824], [-74936, -77824]], 1: [[-37548, -77824], [-74784, -74936]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>