// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( 
        a, 
        b, 
        out );

//---------------------------------------------------------------------------

void main()
{
    // assign the output to a variable
    bool out;

    // design an AND gate
    and_gate( 
        a, 
        b, 
        out );
}
endmodule
