{"vcs1":{"timestamp_begin":1735208453.236692103, "rt":1.76, "ut":0.57, "st":0.24}}
{"vcselab":{"timestamp_begin":1735208455.063763630, "rt":1.22, "ut":0.25, "st":0.19}}
{"link":{"timestamp_begin":1735208456.356056004, "rt":0.33, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735208452.626083959}
{"VCS_COMP_START_TIME": 1735208452.626083959}
{"VCS_COMP_END_TIME": 1735208460.803701860}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 223364}}
