===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3486 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2804 ( 12.5%)    0.2804 ( 20.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2473 ( 11.0%)    0.2473 ( 18.3%)    Parse modules
    0.0296 (  1.3%)    0.0296 (  2.2%)    Verify circuit
    1.8533 ( 82.5%)    0.9542 ( 70.8%)  'firrtl.circuit' Pipeline
    0.0287 (  1.3%)    0.0287 (  2.1%)    LowerFIRRTLAnnotations
    0.1592 (  7.1%)    0.0846 (  6.3%)    'firrtl.module' Pipeline
    0.0583 (  2.6%)    0.0323 (  2.4%)      DropName
    0.1008 (  4.5%)    0.0523 (  3.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0082 (  0.4%)    0.0045 (  0.3%)    'firrtl.module' Pipeline
    0.0082 (  0.4%)    0.0045 (  0.3%)      LowerCHIRRTLPass
    0.0159 (  0.7%)    0.0159 (  1.2%)    InferWidths
    0.0398 (  1.8%)    0.0398 (  3.0%)    MemToRegOfVec
    0.0575 (  2.6%)    0.0575 (  4.3%)    InferResets
    0.0037 (  0.2%)    0.0037 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0091 (  0.4%)    0.0091 (  0.7%)    WireDFT
    0.0785 (  3.5%)    0.0785 (  5.8%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0722 (  3.2%)    0.0387 (  2.9%)    'firrtl.module' Pipeline
    0.0708 (  3.2%)    0.0380 (  2.8%)      ExpandWhens
    0.0014 (  0.1%)    0.0007 (  0.1%)      SFCCompat
    0.0147 (  0.7%)    0.0147 (  1.1%)    CheckCombCycles
    0.0041 (  0.2%)    0.0041 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6594 ( 29.3%)    0.3499 ( 25.9%)    'firrtl.module' Pipeline
    0.6317 ( 28.1%)    0.3375 ( 25.0%)      Canonicalizer
    0.0277 (  1.2%)    0.0152 (  1.1%)      InferReadWrite
    0.0118 (  0.5%)    0.0118 (  0.9%)    PrefixModules
    0.0036 (  0.2%)    0.0036 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0202 (  0.9%)    0.0202 (  1.5%)    Inliner
    0.0263 (  1.2%)    0.0263 (  2.0%)    IMConstProp
    0.0009 (  0.0%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0009 (  0.0%)    0.0009 (  0.1%)    AddSeqMemPorts
    0.0009 (  0.0%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0094 (  0.4%)    0.0094 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1149 (  5.1%)    0.1149 (  8.5%)    'firrtl.module' Pipeline
    0.0078 (  0.3%)    0.0078 (  0.6%)      DropName
    0.1071 (  4.8%)    0.1071 (  7.9%)      Canonicalizer
    0.0112 (  0.5%)    0.0112 (  0.8%)    IMDeadCodeElim
    0.0009 (  0.0%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0405 (  1.8%)    0.0405 (  3.0%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0369 (  1.6%)    0.0369 (  2.7%)  'hw.module' Pipeline
    0.0098 (  0.4%)    0.0098 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0175 (  0.8%)    0.0175 (  1.3%)    Canonicalizer
    0.0068 (  0.3%)    0.0068 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0027 (  0.1%)    0.0027 (  0.2%)    HWCleanup
    0.0049 (  0.2%)    0.0049 (  0.4%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0047 (  0.2%)    0.0047 (  0.3%)    PrettifyVerilog
    0.0042 (  0.2%)    0.0042 (  0.3%)  StripDebugInfoWithPred
    0.0253 (  1.1%)    0.0253 (  1.9%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    2.2477 (100.0%)    1.3486 (100.0%)  Total

{
  totalTime: 1.359,
  maxMemory: 69869568
}
