{
	"DESIGN_NAME": "uart",
	"VERILOG_FILES": ["dir::src/uart.v","dir::src/tx.v","dir::src/rx.v","dir::src/bitrate.v"],
	"CLOCK_PORT": "clk",
	"SYNTH_STRATEGY": "DELAY 1",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"FP_PDN_VOFFSET": 7,
	"FP_PDN_HOFFSET": 7,
	"FP_PDN_SKIPTRIM": true,
	"FP_CORE_UTIL" : 45,
	"CLOCK_PERIOD": 10.0,
	"DESIGN_IS_CORE": true,
	"PNR_SDC_FILE": "dir::src/constrains.sdc",
	"SIGNOOF_SDC_FILE": "dir::src/constrains.sdc"
	
}
