

================================================================
== Vitis HLS Report for 'p2s'
================================================================
* Date:           Sat Apr 17 23:37:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ParallelToSerial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.773 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|      148|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_151_p2     |         +|   0|  0|  15|           8|           1|
    |and_ln819_fu_168_p2    |       and|   0|  0|   4|           4|           4|
    |ap_condition_40        |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_124_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln29_fu_130_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_fu_136_p2    |      icmp|   0|  0|  11|           8|           2|
    |p_Result_1_fu_174_p2   |      icmp|   0|  0|   9|           4|           1|
    |select_ln17_fu_116_p3  |    select|   0|  0|   8|           1|           1|
    |shl_ln819_fu_162_p2    |       shl|   0|  0|   9|           1|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  80|          43|          17|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_count_new_0_phi_fu_94_p8  |  20|          4|    8|         32|
    |data_out                             |  20|          4|    1|          4|
    |end_r                                |  14|          3|    1|          3|
    |start_r                              |  14|          3|    1|          3|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  68|         14|   11|         42|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |count      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  9|   0|    9|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|           p2s|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|           p2s|  return value|
|begin_r   |   in|    1|       ap_none|       begin_r|        scalar|
|data_in   |   in|    4|       ap_none|       data_in|        scalar|
|start_r   |  out|    1|       ap_none|       start_r|       pointer|
|end_r     |  out|    1|       ap_none|         end_r|       pointer|
|data_out  |  out|    1|       ap_none|      data_out|       pointer|
+----------+-----+-----+--------------+--------------+--------------+

