Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'Hex827Seg'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-fbg676-2L -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Hex827Seg_map.ncd Hex827Seg.ngd Hex827Seg.pcf 
Target Device  : xc7k160t
Target Package : fbg676
Target Speed   : -2l
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Wed Nov 16 10:30:21 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   102 out of 202,800    1%
    Number used as Flip Flops:                 102
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        116 out of 101,400    1%
    Number used as logic:                      115 out of 101,400    1%
      Number using O6 output only:              85
      Number using O5 output only:              24
      Number using O5 and O6:                    6
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    32 out of  25,350    1%
  Number of LUT Flip Flop pairs used:          118
    Number with an unused Flip Flop:            17 out of     118   14%
    Number with an unused LUT:                   2 out of     118    1%
    Number of fully used LUT-FF pairs:          99 out of     118   83%
    Number of unique control sets:               2
    Number of slice register sites lost
      to control set restrictions:              10 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        23 out of     400    5%
    Number of LOCed IOBs:                       23 out of      23  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  638 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   37 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   0.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 282 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
AND4 		M3/XLXI_2/HTS0/MSEG/AD1
AND3 		M3/XLXI_2/HTS0/MSEG/AD2
AND3 		M3/XLXI_2/HTS0/MSEG/AD3
AND3 		M3/XLXI_2/HTS0/MSEG/AD4
AND4 		M3/XLXI_2/HTS0/MSEG/AND0
AND3 		M3/XLXI_2/HTS0/MSEG/AND10
AND3 		M3/XLXI_2/HTS0/MSEG/AND11
AND4 		M3/XLXI_2/HTS0/MSEG/AND12
AND3 		M3/XLXI_2/HTS0/MSEG/AND13
AND3 		M3/XLXI_2/HTS0/MSEG/AND14
AND3 		M3/XLXI_2/HTS0/MSEG/AND15
AND4 		M3/XLXI_2/HTS0/MSEG/AND16
AND4 		M3/XLXI_2/HTS0/MSEG/AND17
AND4 		M3/XLXI_2/HTS0/MSEG/AND18
AND4 		M3/XLXI_2/HTS0/MSEG/AND19
AND4 		M3/XLXI_2/HTS0/MSEG/AND20
AND3 		M3/XLXI_2/HTS0/MSEG/AND5
AND3 		M3/XLXI_2/HTS0/MSEG/AND6
AND3 		M3/XLXI_2/HTS0/MSEG/AND7
AND2 		M3/XLXI_2/HTS0/MSEG/AND8
AND4 		M3/XLXI_2/HTS0/MSEG/AND9
OR3 		M3/XLXI_2/HTS0/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS0/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS0/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS0/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS0/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS0/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS0/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS0/MSEG/XLXI_35
OR2 		M3/XLXI_2/HTS0/MSEG/XLXI_36
OR2 		M3/XLXI_2/HTS0/MSEG/XLXI_37
OR2 		M3/XLXI_2/HTS0/MSEG/XLXI_38
OR2 		M3/XLXI_2/HTS0/MSEG/XLXI_41
INV 		M3/XLXI_2/HTS0/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS0/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS0/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS0/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS1/MSEG/AD1
AND3 		M3/XLXI_2/HTS1/MSEG/AD2
AND3 		M3/XLXI_2/HTS1/MSEG/AD3
AND3 		M3/XLXI_2/HTS1/MSEG/AD4
AND4 		M3/XLXI_2/HTS1/MSEG/AND0
AND3 		M3/XLXI_2/HTS1/MSEG/AND10
AND3 		M3/XLXI_2/HTS1/MSEG/AND11
AND4 		M3/XLXI_2/HTS1/MSEG/AND12
AND3 		M3/XLXI_2/HTS1/MSEG/AND13
AND3 		M3/XLXI_2/HTS1/MSEG/AND14
AND3 		M3/XLXI_2/HTS1/MSEG/AND15
AND4 		M3/XLXI_2/HTS1/MSEG/AND16
AND4 		M3/XLXI_2/HTS1/MSEG/AND17
AND4 		M3/XLXI_2/HTS1/MSEG/AND18
AND4 		M3/XLXI_2/HTS1/MSEG/AND19
AND4 		M3/XLXI_2/HTS1/MSEG/AND20
AND3 		M3/XLXI_2/HTS1/MSEG/AND5
AND3 		M3/XLXI_2/HTS1/MSEG/AND6
AND3 		M3/XLXI_2/HTS1/MSEG/AND7
AND2 		M3/XLXI_2/HTS1/MSEG/AND8
AND4 		M3/XLXI_2/HTS1/MSEG/AND9
OR3 		M3/XLXI_2/HTS1/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS1/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS1/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS1/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS1/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS1/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS1/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS1/MSEG/XLXI_35
OR2 		M3/XLXI_2/HTS1/MSEG/XLXI_36
OR2 		M3/XLXI_2/HTS1/MSEG/XLXI_37
OR2 		M3/XLXI_2/HTS1/MSEG/XLXI_38
OR2 		M3/XLXI_2/HTS1/MSEG/XLXI_41
INV 		M3/XLXI_2/HTS1/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS1/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS1/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS1/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS2/MSEG/AD1
AND3 		M3/XLXI_2/HTS2/MSEG/AD2
AND3 		M3/XLXI_2/HTS2/MSEG/AD3
AND3 		M3/XLXI_2/HTS2/MSEG/AD4
AND4 		M3/XLXI_2/HTS2/MSEG/AND0
AND3 		M3/XLXI_2/HTS2/MSEG/AND10
AND3 		M3/XLXI_2/HTS2/MSEG/AND11
AND4 		M3/XLXI_2/HTS2/MSEG/AND12
AND3 		M3/XLXI_2/HTS2/MSEG/AND13
AND3 		M3/XLXI_2/HTS2/MSEG/AND14
AND3 		M3/XLXI_2/HTS2/MSEG/AND15
AND4 		M3/XLXI_2/HTS2/MSEG/AND16
AND4 		M3/XLXI_2/HTS2/MSEG/AND17
AND4 		M3/XLXI_2/HTS2/MSEG/AND18
AND4 		M3/XLXI_2/HTS2/MSEG/AND19
AND4 		M3/XLXI_2/HTS2/MSEG/AND20
AND3 		M3/XLXI_2/HTS2/MSEG/AND5
AND3 		M3/XLXI_2/HTS2/MSEG/AND6
AND3 		M3/XLXI_2/HTS2/MSEG/AND7
AND2 		M3/XLXI_2/HTS2/MSEG/AND8
AND4 		M3/XLXI_2/HTS2/MSEG/AND9
OR3 		M3/XLXI_2/HTS2/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS2/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS2/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS2/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS2/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS2/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS2/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS2/MSEG/XLXI_35
INV 		M3/XLXI_2/HTS2/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS2/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS2/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS2/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS3/MSEG/AD1
AND3 		M3/XLXI_2/HTS3/MSEG/AD2
AND3 		M3/XLXI_2/HTS3/MSEG/AD3
AND3 		M3/XLXI_2/HTS3/MSEG/AD4
AND4 		M3/XLXI_2/HTS3/MSEG/AND0
AND3 		M3/XLXI_2/HTS3/MSEG/AND10
AND3 		M3/XLXI_2/HTS3/MSEG/AND11
AND4 		M3/XLXI_2/HTS3/MSEG/AND12
AND3 		M3/XLXI_2/HTS3/MSEG/AND13
AND3 		M3/XLXI_2/HTS3/MSEG/AND14
AND3 		M3/XLXI_2/HTS3/MSEG/AND15
AND4 		M3/XLXI_2/HTS3/MSEG/AND16
AND4 		M3/XLXI_2/HTS3/MSEG/AND17
AND4 		M3/XLXI_2/HTS3/MSEG/AND18
AND4 		M3/XLXI_2/HTS3/MSEG/AND19
AND4 		M3/XLXI_2/HTS3/MSEG/AND20
AND3 		M3/XLXI_2/HTS3/MSEG/AND5
AND3 		M3/XLXI_2/HTS3/MSEG/AND6
AND3 		M3/XLXI_2/HTS3/MSEG/AND7
AND2 		M3/XLXI_2/HTS3/MSEG/AND8
AND4 		M3/XLXI_2/HTS3/MSEG/AND9
OR3 		M3/XLXI_2/HTS3/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS3/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS3/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS3/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS3/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS3/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS3/MSEG/XLXI_34
INV 		M3/XLXI_2/HTS3/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS3/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS3/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS3/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS4/MSEG/AD1
AND3 		M3/XLXI_2/HTS4/MSEG/AD2
AND3 		M3/XLXI_2/HTS4/MSEG/AD3
AND3 		M3/XLXI_2/HTS4/MSEG/AD4
AND4 		M3/XLXI_2/HTS4/MSEG/AND0
AND3 		M3/XLXI_2/HTS4/MSEG/AND10
AND3 		M3/XLXI_2/HTS4/MSEG/AND11
AND4 		M3/XLXI_2/HTS4/MSEG/AND12
AND3 		M3/XLXI_2/HTS4/MSEG/AND13
AND3 		M3/XLXI_2/HTS4/MSEG/AND14
AND3 		M3/XLXI_2/HTS4/MSEG/AND15
AND4 		M3/XLXI_2/HTS4/MSEG/AND16
AND4 		M3/XLXI_2/HTS4/MSEG/AND17
AND4 		M3/XLXI_2/HTS4/MSEG/AND18
AND4 		M3/XLXI_2/HTS4/MSEG/AND19
AND4 		M3/XLXI_2/HTS4/MSEG/AND20
AND3 		M3/XLXI_2/HTS4/MSEG/AND5
AND3 		M3/XLXI_2/HTS4/MSEG/AND6
AND3 		M3/XLXI_2/HTS4/MSEG/AND7
AND2 		M3/XLXI_2/HTS4/MSEG/AND8
AND4 		M3/XLXI_2/HTS4/MSEG/AND9
OR3 		M3/XLXI_2/HTS4/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS4/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS4/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS4/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS4/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS4/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS4/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS4/MSEG/XLXI_35
OR2 		M3/XLXI_2/HTS4/MSEG/XLXI_36
OR2 		M3/XLXI_2/HTS4/MSEG/XLXI_37
OR2 		M3/XLXI_2/HTS4/MSEG/XLXI_38
OR2 		M3/XLXI_2/HTS4/MSEG/XLXI_41
INV 		M3/XLXI_2/HTS4/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS4/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS4/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS4/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS5/MSEG/AD1
AND3 		M3/XLXI_2/HTS5/MSEG/AD2
AND3 		M3/XLXI_2/HTS5/MSEG/AD3
AND3 		M3/XLXI_2/HTS5/MSEG/AD4
AND4 		M3/XLXI_2/HTS5/MSEG/AND0
AND3 		M3/XLXI_2/HTS5/MSEG/AND10
AND3 		M3/XLXI_2/HTS5/MSEG/AND11
AND4 		M3/XLXI_2/HTS5/MSEG/AND12
AND3 		M3/XLXI_2/HTS5/MSEG/AND13
AND3 		M3/XLXI_2/HTS5/MSEG/AND14
AND3 		M3/XLXI_2/HTS5/MSEG/AND15
AND4 		M3/XLXI_2/HTS5/MSEG/AND16
AND4 		M3/XLXI_2/HTS5/MSEG/AND17
AND4 		M3/XLXI_2/HTS5/MSEG/AND18
AND4 		M3/XLXI_2/HTS5/MSEG/AND19
AND4 		M3/XLXI_2/HTS5/MSEG/AND20
AND3 		M3/XLXI_2/HTS5/MSEG/AND5
AND3 		M3/XLXI_2/HTS5/MSEG/AND6
AND3 		M3/XLXI_2/HTS5/MSEG/AND7
AND2 		M3/XLXI_2/HTS5/MSEG/AND8
AND4 		M3/XLXI_2/HTS5/MSEG/AND9
OR3 		M3/XLXI_2/HTS5/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS5/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS5/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS5/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS5/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS5/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS5/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS5/MSEG/XLXI_36
OR2 		M3/XLXI_2/HTS5/MSEG/XLXI_39
INV 		M3/XLXI_2/HTS5/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS5/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS5/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS5/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS6/MSEG/AD1
AND3 		M3/XLXI_2/HTS6/MSEG/AD2
AND3 		M3/XLXI_2/HTS6/MSEG/AD3
AND3 		M3/XLXI_2/HTS6/MSEG/AD4
AND4 		M3/XLXI_2/HTS6/MSEG/AND0
AND3 		M3/XLXI_2/HTS6/MSEG/AND10
AND3 		M3/XLXI_2/HTS6/MSEG/AND11
AND4 		M3/XLXI_2/HTS6/MSEG/AND12
AND3 		M3/XLXI_2/HTS6/MSEG/AND13
AND3 		M3/XLXI_2/HTS6/MSEG/AND14
AND3 		M3/XLXI_2/HTS6/MSEG/AND15
AND4 		M3/XLXI_2/HTS6/MSEG/AND16
AND4 		M3/XLXI_2/HTS6/MSEG/AND17
AND4 		M3/XLXI_2/HTS6/MSEG/AND18
AND4 		M3/XLXI_2/HTS6/MSEG/AND19
AND4 		M3/XLXI_2/HTS6/MSEG/AND20
AND3 		M3/XLXI_2/HTS6/MSEG/AND5
AND3 		M3/XLXI_2/HTS6/MSEG/AND6
AND3 		M3/XLXI_2/HTS6/MSEG/AND7
AND2 		M3/XLXI_2/HTS6/MSEG/AND8
AND4 		M3/XLXI_2/HTS6/MSEG/AND9
OR3 		M3/XLXI_2/HTS6/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS6/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS6/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS6/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS6/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS6/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS6/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS6/MSEG/XLXI_35
INV 		M3/XLXI_2/HTS6/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS6/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS6/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS6/MSEG/XLXI_46
AND4 		M3/XLXI_2/HTS7/MSEG/AD1
AND3 		M3/XLXI_2/HTS7/MSEG/AD2
AND3 		M3/XLXI_2/HTS7/MSEG/AD3
AND3 		M3/XLXI_2/HTS7/MSEG/AD4
AND4 		M3/XLXI_2/HTS7/MSEG/AND0
AND3 		M3/XLXI_2/HTS7/MSEG/AND10
AND3 		M3/XLXI_2/HTS7/MSEG/AND11
AND4 		M3/XLXI_2/HTS7/MSEG/AND12
AND3 		M3/XLXI_2/HTS7/MSEG/AND13
AND3 		M3/XLXI_2/HTS7/MSEG/AND14
AND3 		M3/XLXI_2/HTS7/MSEG/AND15
AND4 		M3/XLXI_2/HTS7/MSEG/AND16
AND4 		M3/XLXI_2/HTS7/MSEG/AND17
AND4 		M3/XLXI_2/HTS7/MSEG/AND18
AND4 		M3/XLXI_2/HTS7/MSEG/AND19
AND4 		M3/XLXI_2/HTS7/MSEG/AND20
AND3 		M3/XLXI_2/HTS7/MSEG/AND5
AND3 		M3/XLXI_2/HTS7/MSEG/AND6
AND3 		M3/XLXI_2/HTS7/MSEG/AND7
AND2 		M3/XLXI_2/HTS7/MSEG/AND8
AND4 		M3/XLXI_2/HTS7/MSEG/AND9
OR3 		M3/XLXI_2/HTS7/MSEG/XLXI_28
OR3 		M3/XLXI_2/HTS7/MSEG/XLXI_29
OR3 		M3/XLXI_2/HTS7/MSEG/XLXI_30
OR4 		M3/XLXI_2/HTS7/MSEG/XLXI_31
OR4 		M3/XLXI_2/HTS7/MSEG/XLXI_32
OR4 		M3/XLXI_2/HTS7/MSEG/XLXI_33
OR4 		M3/XLXI_2/HTS7/MSEG/XLXI_34
OR2 		M3/XLXI_2/HTS7/MSEG/XLXI_37
OR2 		M3/XLXI_2/HTS7/MSEG/XLXI_38
OR2 		M3/XLXI_2/HTS7/MSEG/XLXI_41
INV 		M3/XLXI_2/HTS7/MSEG/XLXI_43
INV 		M3/XLXI_2/HTS7/MSEG/XLXI_44
INV 		M3/XLXI_2/HTS7/MSEG/XLXI_45
INV 		M3/XLXI_2/HTS7/MSEG/XLXI_46
VCC 		M3/XLXI_3/XST_VCC
VCC 		XLXI_4
BUF 		XLXI_5
GND 		XLXI_6

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Buzzer                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RSTN                               | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| SEG_PEN                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<12>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<13>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk_100mhz                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| seg_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_clrn                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_sout                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
