{"vcs1":{"timestamp_begin":1731449089.699355650, "rt":1.56, "ut":0.64, "st":0.23}}
{"vcselab":{"timestamp_begin":1731449091.355408886, "rt":1.08, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1731449092.504028421, "rt":0.36, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731449089.127294663}
{"VCS_COMP_START_TIME": 1731449089.127294663}
{"VCS_COMP_END_TIME": 1731449129.689416114}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231544}}
