module mux4(input logic [4:0]d, input logic [1:0]s, output logic y); 

	logic y0, y1;
	
	mux2 m1(d[0], d[1], s[0], y0);
	mux2 m2(d[2], d[3], s[0], y1);
	mux2 m3(y0, y1, s[1], y);

endmodule

