// Seed: 1170407621
`define pp_4 0
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  assign id_2 = id_0;
  logic id_4;
  logic id_5;
  assign id_3 = id_1;
  logic id_6;
  assign id_4 = 1;
  logic id_7;
endmodule
