E:/EEDesign/github/FPGA/ps_test/src/imports/axi_bridge/axi_bridge.v
E:/EEDesign/github/FPGA/ps_test/src/imports/clk_rst_gen/clk_rst_gen.v
E:/EEDesign/github/FPGA/ps_test/src/imports/clk_rst_gen/sync_rst_gen.v
E:/EEDesign/github/FPGA/ps_test/src/imports/spi/spi_master.v
E:/EEDesign/github/FPGA/ps_test/src/imports/spi/spi_slave.v
E:/EEDesign/github/FPGA/ps_test/src/imports/timer_interrupt/timer_interrupt.v
E:/EEDesign/github/FPGA/ps_test/src/imports/top/top.v
E:/EEDesign/github/FPGA/ps_test/src/imports/uart/uart_rx.v
E:/EEDesign/github/FPGA/ps_test/src/imports/uart/uart_tx.v
