Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 11:47:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.901        0.000                      0                 2140        0.106        0.000                      0                 2140        3.750        0.000                       0                   940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.901        0.000                      0                 2140        0.106        0.000                      0                 2140        3.750        0.000                       0                   940  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.351ns (25.807%)  route 6.759ns (74.193%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.381    13.840    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.348    14.188 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    14.188    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[28]
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.442    14.783    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.081    15.089    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.295ns (37.456%)  route 5.502ns (62.544%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=104, routed)         1.305     6.896    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.020    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X14Y23         MUXF7 (Prop_muxf7_I0_O)      0.241     7.261 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     7.261    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X14Y23         MUXF8 (Prop_muxf8_I0_O)      0.098     7.359 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.448     8.807    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     9.155 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.911    10.066    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X11Y25         LUT5 (Prop_lut5_I2_O)        0.331    10.397 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.397    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.929 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.929    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.157    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.605 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[1]
                         net (fo=2, routed)           0.767    12.372    U_Core/U_ControlUnit/PC_Imm_AdderResult[21]
    SLICE_X12Y33         LUT6 (Prop_lut6_I1_O)        0.303    12.675 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.452    13.127    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I3_O)        0.124    13.251 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.618    13.869    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X14Y30         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.439    14.780    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y30         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.777    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.377ns (26.018%)  route 6.759ns (73.982%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.381    13.840    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.374    14.214 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    14.214    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[30]
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.442    14.783    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.118    15.126    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.351ns (25.892%)  route 6.729ns (74.109%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.351    13.810    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.348    14.158 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    14.158    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[25]
    SLICE_X12Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.439    14.780    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)        0.079    15.084    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 2.384ns (26.160%)  route 6.729ns (73.840%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.351    13.810    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.381    14.191 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    14.191    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[27]
    SLICE_X12Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.439    14.780    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)        0.118    15.123    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.351ns (25.919%)  route 6.719ns (74.081%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.341    13.801    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.348    14.149 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.149    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[29]
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.442    14.783    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[29]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.079    15.087    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.380ns (26.156%)  route 6.719ns (73.844%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.264     6.798    U_Core/U_ControlUnit/Q[1]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.007     7.929    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.573     8.627    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.177 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.177    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.294    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.411    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.446    10.974    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.098 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.380    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.805    12.309    U_Core/U_ControlUnit/btaken
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.150    12.459 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.341    13.801    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.377    14.178 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    14.178    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[31]
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.442    14.783    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[31]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.118    15.126    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 3.391ns (38.991%)  route 5.306ns (61.009%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=104, routed)         1.305     6.896    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.020    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X14Y23         MUXF7 (Prop_muxf7_I0_O)      0.241     7.261 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     7.261    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X14Y23         MUXF8 (Prop_muxf8_I0_O)      0.098     7.359 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.448     8.807    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     9.155 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.911    10.066    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X11Y25         LUT5 (Prop_lut5_I2_O)        0.331    10.397 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.397    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.929 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.929    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.157    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.698 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.616    12.315    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X10Y34         LUT6 (Prop_lut6_I1_O)        0.306    12.621 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.541    13.161    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.285 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.484    13.769    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X10Y31         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.441    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y31         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.779    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 3.293ns (37.612%)  route 5.462ns (62.388%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=104, routed)         1.305     6.896    U_Core/U_DataPath/U_PC/q_reg[31]_1[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.020    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X14Y23         MUXF7 (Prop_muxf7_I0_O)      0.241     7.261 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000     7.261    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X14Y23         MUXF8 (Prop_muxf8_I0_O)      0.098     7.359 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.448     8.807    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     9.155 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.911    10.066    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X11Y25         LUT5 (Prop_lut5_I2_O)        0.331    10.397 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.397    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.929 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.929    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.157    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.607 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.679    12.286    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.299    12.585 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.407    12.992    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.116 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.711    13.827    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X10Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.443    14.784    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.848    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.386ns (15.889%)  route 7.337ns (84.111%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.557     5.078    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.283     6.879    U_Core/U_ControlUnit/Q[0]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.003 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.426     7.429    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  U_Core/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=98, routed)          0.957     8.510    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           1.043     9.677    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.801 r  U_Core/U_ControlUnit/q[31]_i_14/O
                         net (fo=62, routed)          1.232    11.032    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124    11.156 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.622    11.778    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.124    11.902 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           1.001    12.903    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.027 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.774    13.801    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X6Y22          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         1.503    14.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y22          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.841    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.562     1.445    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[24]/Q
                         net (fo=1, routed)           0.054     1.640    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0__3[24]
    SLICE_X14Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.685 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[24]_i_1__3/O
                         net (fo=1, routed)           0.000     1.685    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[24]_i_1__3_n_0
    SLICE_X14Y36         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.831     1.958    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[24]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.121     1.579    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.556     1.439    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           0.054     1.634    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0__3[3]
    SLICE_X14Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.679 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.679    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[3]_i_1__3_n_0
    SLICE_X14Y28         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.824     1.951    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.672%)  route 0.351ns (71.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.554     1.437    u_APB_Master/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  u_APB_Master/temp_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_APB_Master/temp_wdata_reg[22]/Q
                         net (fo=12, routed)          0.351     1.929    u_ram/mem_reg_0[22]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.876     2.004    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     1.822    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.592     1.475    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.056     1.672    u_APB_Master/PRDATA_reg[31]_3[13]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.045     1.717 r  u_APB_Master/PRDATA[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.717    u_GPIOC/u_APB_SlaveIntf_GPIO/D[13]
    SLICE_X6Y42          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.863     1.990    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     1.608    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.565     1.448    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.655    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[31]_0[2]
    SLICE_X14Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.700 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.700    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[2]_i_1__2_n_0
    SLICE_X14Y42         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.835     1.962    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.121     1.582    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.948%)  route 0.364ns (72.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.554     1.437    u_APB_Master/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  u_APB_Master/temp_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_APB_Master/temp_wdata_reg[18]/Q
                         net (fo=12, routed)          0.364     1.942    u_ram/mem_reg_0[18]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.876     2.004    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.822    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.566     1.449    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X13Y44         FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.080     1.670    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0__3[9]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.715 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[9]_i_1__3/O
                         net (fo=1, routed)           0.000     1.715    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[9]_i_1__3_n_0
    SLICE_X12Y44         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.836     1.963    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[9]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.121     1.583    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.566     1.449    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.080     1.670    u_APB_Master/PRDATA_reg[31][1]
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  u_APB_Master/PRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.715    u_GPIOA/u_APB_SlaveIntf_GPIO/D[1]
    SLICE_X10Y44         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.836     1.963    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[9]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121     1.583    u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.533%)  route 0.305ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.590     1.473    u_APB_Master/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  u_APB_Master/temp_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  u_APB_Master/temp_wdata_reg[11]/Q
                         net (fo=12, routed)          0.305     1.907    u_ram/mem_reg_0[11]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.876     2.004    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     1.768    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.562     1.445    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X15Y36         FDCE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.087     1.673    u_FND_CTRL/u_APB_SlaveIntf_FND/slv_reg0__3[14]
    SLICE_X14Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.718 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[14]_i_1__3/O
                         net (fo=1, routed)           0.000     1.718    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA[14]_i_1__3_n_0
    SLICE_X14Y36         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=939, routed)         0.831     1.958    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[14]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120     1.578    u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y19   U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y19   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y19   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y19   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y35    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y37    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y30    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y32    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[18]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK



