

================================================================
== Vivado HLS Report for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s'
================================================================
* Date:           Fri Aug  5 17:07:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.687 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21633|    21633| 0.108 ms | 0.108 ms |  21633|  21633|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    21632|    21632|         2|          -|          -|  10816|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      66|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      66|    -|
|Register             |        -|      -|       48|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       48|     132|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_86_p2            |     +    |      0|  0|  21|          14|           1|
    |ap_block_state2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_96_p2  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln60_fu_80_p2    |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |out_data_V_fu_102_p3  |  select  |      0|  0|  15|           1|          15|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          47|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |data_V_V_blk_n  |   9|          2|    1|          2|
    |i_0_reg_69      |   9|          2|   14|         28|
    |real_start      |   9|          2|    1|          2|
    |res_V_V_blk_n   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         14|   19|         40|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_0_reg_69          |  14|   0|   14|          0|
    |i_reg_117           |  14|   0|   14|          0|
    |out_data_V_reg_122  |  15|   0|   15|          0|
    |start_once_reg      |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  48|   0|   48|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_done           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|start_out         | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|start_write       | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

