{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686228776647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686228776647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 18:22:56 2023 " "Processing started: Thu Jun 08 18:22:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686228776647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228776647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228776647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686228776913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686228776913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-beh " "Found design unit 1: converter-beh" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786762 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1-beh " "Found design unit 1: adder1-beh" {  } { { "adder1.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/adder1.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adder1.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/adder1.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-beh " "Found design unit 1: SE10-beh" {  } { { "SE10.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-beh " "Found design unit 1: SE7-beh" {  } { { "SE7.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-beh " "Found design unit 1: imem-beh" {  } { { "imem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/imem.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/imem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-beh " "Found design unit 1: dmem-beh" {  } { { "dmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiles.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfiles.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfiles-beh " "Found design unit 1: registerfiles-beh" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfiles " "Found entity 1: registerfiles" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-beh " "Found design unit 1: pc-beh" {  } { { "pc.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/pc.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/pc.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid-beh " "Found design unit 1: ifid-beh" {  } { { "ifid.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/ifid.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid " "Found entity 1: ifid" {  } { { "ifid.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/ifid.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idrr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file idrr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idrr-beh " "Found design unit 1: idrr-beh" {  } { { "idrr.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/idrr.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 idrr " "Found entity 1: idrr" {  } { { "idrr.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/idrr.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rrex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rrex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rrex-beh " "Found design unit 1: rrex-beh" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 rrex " "Found entity 1: rrex" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmem-beh " "Found design unit 1: exmem-beh" {  } { { "exmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/exmem.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmem " "Found entity 1: exmem" {  } { { "exmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/exmem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memwb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memwb-beh " "Found design unit 1: memwb-beh" {  } { { "memwb.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/memwb.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""} { "Info" "ISGN_ENTITY_NAME" "1 memwb " "Found entity 1: memwb" {  } { { "memwb.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/memwb.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "datapath.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-beh " "Found design unit 1: alu2-beh" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contorller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file contorller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-beh " "Found design unit 1: controller-beh" {  } { { "contorller.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/contorller.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "contorller.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/contorller.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cz-beh " "Found design unit 1: cz-beh" {  } { { "cz.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cz.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""} { "Info" "ISGN_ENTITY_NAME" "1 cz " "Found entity 1: cz" {  } { { "cz.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cz.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complimentor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complimentor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complimentor-beh " "Found design unit 1: complimentor-beh" {  } { { "complimentor.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/complimentor.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""} { "Info" "ISGN_ENTITY_NAME" "1 complimentor " "Found entity 1: complimentor" {  } { { "complimentor.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/complimentor.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpredictor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file branchpredictor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchpredictor-beh " "Found design unit 1: branchpredictor-beh" {  } { { "branchpredictor.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/branchpredictor.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchpredictor " "Found entity 1: branchpredictor" {  } { { "branchpredictor.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/branchpredictor.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-beh " "Found design unit 1: cache-beh" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem0.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dmem0.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem00-beh " "Found design unit 1: dmem00-beh" {  } { { "dmem0.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem0.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem00 " "Found entity 1: dmem00" {  } { { "dmem0.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem0.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686228786794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "converterout datapath.vhdl(279) " "Verilog HDL or VHDL warning at datapath.vhdl(279): object \"converterout\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cachehit0 datapath.vhdl(289) " "Verilog HDL or VHDL warning at datapath.vhdl(289): object \"cachehit0\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cachemiss0 datapath.vhdl(290) " "Verilog HDL or VHDL warning at datapath.vhdl(290): object \"cachemiss0\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:add_instance\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"datapath:add_instance\|pc:pc1\"" {  } { { "datapath.vhdl" "pc1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc1 pc.vhdl(56) " "VHDL Process Statement warning at pc.vhdl(56): signal \"pc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/pc.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786834 "|DUT|datapath:add_instance|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem datapath:add_instance\|imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"datapath:add_instance\|imem:imem1\"" {  } { { "datapath.vhdl" "imem1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 datapath:add_instance\|adder1:adder11 " "Elaborating entity \"adder1\" for hierarchy \"datapath:add_instance\|adder1:adder11\"" {  } { { "datapath.vhdl" "adder11" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "disp adder1.vhdl(19) " "VHDL Signal Declaration warning at adder1.vhdl(19): used explicit default value for signal \"disp\" because signal was never assigned a value" {  } { { "adder1.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/adder1.vhdl" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|adder1:adder11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disp adder1.vhdl(48) " "VHDL Process Statement warning at adder1.vhdl(48): signal \"disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder1.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/adder1.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|adder1:adder11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter datapath:add_instance\|converter:converter1 " "Elaborating entity \"converter\" for hierarchy \"datapath:add_instance\|converter:converter1\"" {  } { { "datapath.vhdl" "converter1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst11 converter.vhdl(151) " "VHDL Process Statement warning at converter.vhdl(151): signal \"inst11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check11 converter.vhdl(152) " "VHDL Process Statement warning at converter.vhdl(152): signal \"check11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter converter.vhdl(153) " "VHDL Process Statement warning at converter.vhdl(153): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm converter.vhdl(154) " "VHDL Process Statement warning at converter.vhdl(154): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr converter.vhdl(155) " "VHDL Process Statement warning at converter.vhdl(155): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/converter.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|converter:converter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifid datapath:add_instance\|ifid:ifid1 " "Elaborating entity \"ifid\" for hierarchy \"datapath:add_instance\|ifid:ifid1\"" {  } { { "datapath.vhdl" "ifid1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg ifid.vhdl(63) " "VHDL Process Statement warning at ifid.vhdl(63): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ifid.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/ifid.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|ifid:ifid1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 datapath:add_instance\|SE7:se71 " "Elaborating entity \"SE7\" for hierarchy \"datapath:add_instance\|SE7:se71\"" {  } { { "datapath.vhdl" "se71" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones SE7.vhd(14) " "VHDL Signal Declaration warning at SE7.vhd(14): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "SE7.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE7.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|SE7:se71"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones SE7.vhd(27) " "VHDL Process Statement warning at SE7.vhd(27): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE7.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE7.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786866 "|DUT|datapath:add_instance|SE7:se71"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 datapath:add_instance\|SE10:se101 " "Elaborating entity \"SE10\" for hierarchy \"datapath:add_instance\|SE10:se101\"" {  } { { "datapath.vhdl" "se101" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones SE10.vhd(14) " "VHDL Signal Declaration warning at SE10.vhd(14): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "SE10.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE10.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|SE10:se101"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones SE10.vhd(27) " "VHDL Process Statement warning at SE10.vhd(27): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE10.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/SE10.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|SE10:se101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idrr datapath:add_instance\|idrr:idrr1 " "Elaborating entity \"idrr\" for hierarchy \"datapath:add_instance\|idrr:idrr1\"" {  } { { "datapath.vhdl" "idrr1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg idrr.vhdl(58) " "VHDL Process Statement warning at idrr.vhdl(58): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idrr.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/idrr.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|idrr:idrr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfiles datapath:add_instance\|registerfiles:registerfiles1 " "Elaborating entity \"registerfiles\" for hierarchy \"datapath:add_instance\|registerfiles:registerfiles1\"" {  } { { "datapath.vhdl" "registerfiles1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegisterF registerfiles.vhdl(59) " "VHDL Process Statement warning at registerfiles.vhdl(59): inferring latch(es) for signal or variable \"RegisterF\", which holds its previous value in one or more paths through the process" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786874 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rrex datapath:add_instance\|rrex:rrex1 " "Elaborating entity \"rrex\" for hierarchy \"datapath:add_instance\|rrex:rrex1\"" {  } { { "datapath.vhdl" "rrex1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg rrex.vhdl(77) " "VHDL Process Statement warning at rrex.vhdl(77): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|rrex:rrex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 datapath:add_instance\|alu2:alu21 " "Elaborating entity \"alu2\" for hierarchy \"datapath:add_instance\|alu2:alu21\"" {  } { { "datapath.vhdl" "alu21" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dis alu2.vhd(135) " "VHDL Process Statement warning at alu2.vhd(135): signal \"dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dis0 alu2.vhd(135) " "VHDL Process Statement warning at alu2.vhd(135): signal \"dis0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(145) " "VHDL Process Statement warning at alu2.vhd(145): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(146) " "VHDL Process Statement warning at alu2.vhd(146): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(147) " "VHDL Process Statement warning at alu2.vhd(147): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2c1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"alu2c1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"carry1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"zero1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero1 alu2.vhd(131) " "Inferred latch for \"zero1\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry1 alu2.vhd(131) " "Inferred latch for \"carry1\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[0\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[0\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[1\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[1\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[2\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[2\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[3\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[3\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[4\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[4\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[5\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[5\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[6\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[6\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[7\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[7\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[8\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[8\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[9\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[9\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[10\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[10\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[11\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[11\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[12\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[12\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[13\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[13\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[14\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[14\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[15\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[15\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller datapath:add_instance\|controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"datapath:add_instance\|controller:controller1\"" {  } { { "datapath.vhdl" "controller1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr21 contorller.vhdl(39) " "Verilog HDL or VHDL warning at contorller.vhdl(39): object \"wr21\" assigned a value but never read" {  } { { "contorller.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/contorller.vhdl" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr31 contorller.vhdl(40) " "Verilog HDL or VHDL warning at contorller.vhdl(40): object \"wr31\" assigned a value but never read" {  } { { "contorller.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/contorller.vhdl" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 "|DUT|datapath:add_instance|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exmem datapath:add_instance\|exmem:exmem1 " "Elaborating entity \"exmem\" for hierarchy \"datapath:add_instance\|exmem:exmem1\"" {  } { { "datapath.vhdl" "exmem1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg exmem.vhdl(58) " "VHDL Process Statement warning at exmem.vhdl(58): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/exmem.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg exmem.vhdl(30) " "VHDL Process Statement warning at exmem.vhdl(30): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "exmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/exmem.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\] exmem.vhdl(30) " "Inferred latch for \"reg\[42\]\" at exmem.vhdl(30)" {  } { { "exmem.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/exmem.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memwb datapath:add_instance\|memwb:memwb1 " "Elaborating entity \"memwb\" for hierarchy \"datapath:add_instance\|memwb:memwb1\"" {  } { { "datapath.vhdl" "memwb1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg memwb.vhdl(48) " "VHDL Process Statement warning at memwb.vhdl(48): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memwb.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/memwb.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|memwb:memwb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cz datapath:add_instance\|cz:cz1 " "Elaborating entity \"cz\" for hierarchy \"datapath:add_instance\|cz:cz1\"" {  } { { "datapath.vhdl" "cz1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst cz.vhdl(32) " "VHDL Process Statement warning at cz.vhdl(32): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cz.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|cz:cz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 cz.vhdl(46) " "VHDL Process Statement warning at cz.vhdl(46): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cz.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|cz:cz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero1 cz.vhdl(47) " "VHDL Process Statement warning at cz.vhdl(47): signal \"zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cz.vhdl" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 "|DUT|datapath:add_instance|cz:cz1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complimentor datapath:add_instance\|complimentor:complimentor1 " "Elaborating entity \"complimentor\" for hierarchy \"datapath:add_instance\|complimentor:complimentor1\"" {  } { { "datapath.vhdl" "complimentor1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem00 datapath:add_instance\|dmem00:dmem01 " "Elaborating entity \"dmem00\" for hierarchy \"datapath:add_instance\|dmem00:dmem01\"" {  } { { "datapath.vhdl" "dmem01" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout1 dmem0.vhdl(69) " "VHDL Process Statement warning at dmem0.vhdl(69): signal \"Dout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dmem0.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem0.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786906 "|DUT|datapath:add_instance|dmem00:dmem01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout1 dmem0.vhdl(73) " "VHDL Process Statement warning at dmem0.vhdl(73): signal \"Dout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dmem0.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem0.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786906 "|DUT|datapath:add_instance|dmem00:dmem01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache datapath:add_instance\|cache:cache1 " "Elaborating entity \"cache\" for hierarchy \"datapath:add_instance\|cache:cache1\"" {  } { { "datapath.vhdl" "cache1" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/datapath.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228786906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr cache.vhdl(126) " "VHDL Process Statement warning at cache.vhdl(126): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786995 "|DUT|datapath:add_instance|cache:cache1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout0 cache.vhdl(127) " "VHDL Process Statement warning at cache.vhdl(127): signal \"Dout0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786995 "|DUT|datapath:add_instance|cache:cache1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dataout0 cache.vhdl(128) " "VHDL Process Statement warning at cache.vhdl(128): signal \"Dataout0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786995 "|DUT|datapath:add_instance|cache:cache1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dataaddr cache.vhdl(129) " "VHDL Process Statement warning at cache.vhdl(129): signal \"Dataaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/cache.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686228786995 "|DUT|datapath:add_instance|cache:cache1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:add_instance\|dmem00:dmem01\|data " "RAM logic \"datapath:add_instance\|dmem00:dmem01\|data\" is uninferred due to inappropriate RAM size" {  } { { "dmem0.vhdl" "data" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/dmem0.vhdl" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1686228792504 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "datapath:add_instance\|imem:imem1\|instr " "RAM logic \"datapath:add_instance\|imem:imem1\|instr\" is uninferred because MIF is not supported for the selected family" {  } { { "imem.vhdl" "instr" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/imem.vhdl" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1686228792504 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686228792504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[0\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[1\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[2\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[3\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[4\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[5\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[6\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[7\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[8\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[9\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[10\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[11\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[12\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[13\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[14\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[15\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|zero1 " "Latch datapath:add_instance\|alu2:alu21\|zero1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686228793113 ""}  } { { "alu2.vhd" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686228793113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memwb.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "rrex.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/rrex.vhdl" 43 -1 0 } } { "idrr.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/idrr.vhdl" 40 -1 0 } } { "ifid.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/ifid.vhdl" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686228793121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686228793121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[16\] GND " "Pin \"output_vector\[16\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[17\] GND " "Pin \"output_vector\[17\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[18\] GND " "Pin \"output_vector\[18\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[19\] GND " "Pin \"output_vector\[19\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[20\] GND " "Pin \"output_vector\[20\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[21\] GND " "Pin \"output_vector\[21\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[22\] GND " "Pin \"output_vector\[22\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[23\] GND " "Pin \"output_vector\[23\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[24\] GND " "Pin \"output_vector\[24\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[25\] GND " "Pin \"output_vector\[25\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[26\] GND " "Pin \"output_vector\[26\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[27\] GND " "Pin \"output_vector\[27\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[28\] GND " "Pin \"output_vector\[28\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[29\] GND " "Pin \"output_vector\[29\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[30\] GND " "Pin \"output_vector\[30\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[31\] GND " "Pin \"output_vector\[31\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[32\] GND " "Pin \"output_vector\[32\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[33\] GND " "Pin \"output_vector\[33\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[34\] GND " "Pin \"output_vector\[34\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[35\] GND " "Pin \"output_vector\[35\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[36\] GND " "Pin \"output_vector\[36\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[37\] GND " "Pin \"output_vector\[37\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[38\] GND " "Pin \"output_vector\[38\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[39\] GND " "Pin \"output_vector\[39\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[40\] GND " "Pin \"output_vector\[40\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[41\] GND " "Pin \"output_vector\[41\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[42\] GND " "Pin \"output_vector\[42\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[43\] GND " "Pin \"output_vector\[43\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[44\] GND " "Pin \"output_vector\[44\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[45\] GND " "Pin \"output_vector\[45\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[46\] GND " "Pin \"output_vector\[46\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[47\] GND " "Pin \"output_vector\[47\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[48\] GND " "Pin \"output_vector\[48\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/Projects/CPU/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686228793233 "|DUT|output_vector[48]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686228793233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686228793305 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4742 " "4742 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686228794131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686228794652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686228794652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686228794764 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686228794764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686228794764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686228794764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686228795029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 18:23:15 2023 " "Processing ended: Thu Jun 08 18:23:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686228795029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686228795029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686228795029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686228795029 ""}
