![github-header-image](https://github.com/Nalla118827/Nalla118827/blob/main/Banner.png)


<h1 align="center">Hi ğŸ‘‹, I'm Nalla Naresh</h1>

<h3 align="center">A passionate VLSI Design and Verification Engineer</h3>
<img align="right" alt="coding" width="400" src="https://th.bing.com/th/id/OIP.Zh6DsQ5mkY6CDSoacW0HxAHaEK?w=1280&h=720&rs=1&pid=ImgDetMain.jpg">

<p align="left"> <img src="https://komarev.com/ghpvc/?username=nalla118827&label=Profile%20views&color=0e75b6&style=flat" alt="nalla118827" /> </p>


- ğŸŒ± Advanced VLSI Design and Verification Trainee at Maven Silicon VLSI Training Centre, Bengaluru.

- ğŸ“ **B.Tech ECE** (2023) from ACE Engineering College, Hyderabad
     <br>**Diploma in ECE** (2020) from Tirumala Engineering College, Hyderabad

- ğŸ‘¨â€ğŸ’» All of my projects are available at [My GitHub Repositories](https://github.com/Nalla118827?tab=repositories)

- ğŸ“ I am active on [GitHub](https://github.com/nalla118827)

- ğŸ“« How to reach me: **nallanaresh118827@gmail.com** | **+91 7702012461**

- ğŸ“„ Know about my experiences: [My Resume](https://drive.google.com/file/d/1TpRztv18fimm5k3jW1JyagL3XJJB5Jxr/view?usp=drive_link)

- ğŸ’» Currently, I'm actively looking for opportunities in the semiconductor Industry.

- âœï¸ I also enjoy sharing my knowledge through technical blogs, where I write about my experiences, tutorials, and best practices.

<h3 align="left">
  <img src="https://img.icons8.com/external-flaticons-flat-flat-icons/64/000000/external-skills-recruitment-agency-flaticons-flat-flat-icons.png" width="30" height="30"/>
  Skills <br>
 :hammer_and_wrench: Languages and Tools 
</h3>

<table>
<tr>
    <td><strong>Digitial Design</strong></td>
    <td><img width="85" src="https://github.com/user-attachments/assets/f7f14173-67bc-459a-9e03-8626ffcbaa41" alt="Vivado"></td>
  </tr>
  <tr>
    <td><strong>HDL Verilog</strong></td>
    <td><img width="45" src="https://cdn.icon-icons.com/icons2/2107/PNG/512/file_type_verilog_icon_130092.png" alt="Verilog"></td>
  </tr>
  <tr>
    <td><strong>HDVL SystemVerilog</strong></td>
    <td><img width="45" src="https://static-00.iconduck.com/assets.00/file-type-light-systemverilog-icon-2048x2048-301q87xk.png" alt="SystemVerilog"></td>
  </tr>
  <tr>
    <td><strong>UVM (Universal Verification Methodology)</strong></td>
    <td><img width="45" src="https://th.bing.com/th/id/OIP.c5Gn6XB3Qqvcjz-V8FYVigAAAA?rs=1&pid=ImgDetMain" alt="UVM"></td>
  </tr>
  <tr>
    <td><strong>FPGA Design using Vivado</strong></td>
    <td><img src="https://img.icons8.com/color/48/000000/vivado.png" alt="Vivado"></td>
  </tr>
  <tr>
    <td><strong>Cadence Tools for VLSI Design</strong></td>
    <td><img src="https://img.icons8.com/color/48/000000/cadence.png" alt="Cadence"></td>
  </tr>
  <tr>
    <td><strong>Assertion-Based Verification</strong></td>
    <td><img width="45" src="https://www.svgrepo.com/download/373794/light-testcafe.svg" alt="Assertion-Based Verification"></td>
  </tr>
  <tr>
    <td><strong>Perl Programming</strong></td>
    <td><img width="45" src="https://th.bing.com/th/id/OIP.NCbNz0ERmNL6QTkQFV1JTAHaHa?rs=1&pid=ImgDetMain" alt="Perl"></td>
  </tr>
</table>

<h3 align="left">Connect with me:</h3>
<p align="left">
  <a href="https://www.linkedin.com/in/nalla-naresh/" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="Nalla Naresh LinkedIn" height="30" width="40" />
  </a>
</p>




<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=nalla118827&show_icons=true&locale=en&layout=compact" alt="nalla118827" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=nalla118827&show_icons=true&locale=en" alt="nalla118827" /></p>

<p align="left"> 
  <a href="https://github.com/ryo-ma/github-profile-trophy">
    <img src="https://github-profile-trophy.vercel.app/?username=nalla118827" alt="nalla118827" />
  </a> 
</p>

---
