
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 2024/10/14 20:34:47
// Design Name:
// Module Name: ID_stage
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


//取指阶段的主要功能是将指令取回
`include "mycpu_head.v"


module IF_stage(
    input wire clk,
    input wire reset,
    input wire ds_allowin,
    input wire [`BR_BUS_WD -1 :0] br_bus,//注意是input  ID->IF
    output wire fs_to_ds_valid,

    output wire [`FS_TO_DS_BUS_WD-1 :0] fs_to_ds_bus,
    // inst sram interface
    output wire inst_sram_en,
    output wire [3:0] inst_sram_we,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input wire [31:0] inst_sram_rdata,
    //show time~
    input wire ws_ertn_flush,
    input wire [31:0] ertn_pc
  );


  //if级 握 手 信 号
  reg fs_valid;
  wire fs_ready_go;
  wire fs_allowin;
  wire to_fs_valid;

  wire [31:0] seq_pc; //顺 序 的 地 址
  wire [31:0] next_pc; //下 一 个 执 行 的 地 址， 可 能 会 跳 转

  wire        fs_br_taken; //跳 转 信 号
  wire [31:0] fs_br_target;//跳 转 地 址

  wire [31:0] fs_inst; //fs阶 段 的inst和pc,往 后 传 递
  reg  [31:0] fs_pc;

  //异常和例外
  wire fs_adef;

  assign fs_adef = (next_pc[1:0] != 2'b00);

  assign {
      fs_br_taken,
      fs_br_target
    } = br_bus; //跳 转 信 号 传 递

  //if向id传 递 的bus
  assign fs_to_ds_bus = { fs_inst,     //32 32
                          fs_pc,        //32 64
                          fs_adef     //1 65
                        };


  //pre-if stage
  assign to_fs_valid = ~reset || ws_ertn_flush;
  assign seq_pc = fs_pc + 3'h4; //顺 序
  assign next_pc =  (fs_br_taken == 1 ) ? fs_br_target : seq_pc;//目的地址或顺序地址

  //IF stage
  assign fs_ready_go = 1'b1; //可 以 传 输
  assign fs_allowin = !fs_valid || fs_ready_go && ds_allowin; //允 许 进 入，
  assign fs_to_ds_valid = fs_valid && fs_ready_go && !fs_br_taken;

  always@(posedge clk)
  begin
    if(reset || ws_ertn_flush)
    begin
      fs_valid <= 1'b0;
    end
    else if(fs_allowin)
    begin
      fs_valid <= to_fs_valid;
    end
  end

  always@(posedge clk)
  begin
    if(reset)
    begin
      fs_pc <= 32'h1bfffffc;
    end
    else if(ws_ertn_flush)
    begin
      fs_pc <= ertn_pc - 4;
    end
    else if(to_fs_valid && fs_allowin)
    begin
      fs_pc <= next_pc;
    end
  end

  assign inst_sram_en = to_fs_valid && fs_allowin; //
  assign inst_sram_we = 4'h0; //写
  assign inst_sram_addr =next_pc;
  assign inst_sram_wdata = 32'b0;

  assign fs_inst = inst_sram_rdata;

endmodule
