ModuleName PianoPlay
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 34
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 680 ,Y1: 608 ,X2: 680 ,Y2: 832
Edge X1: 680 ,Y1: 608 ,X2: 696 ,Y2: 608
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 696 ,Y1: 640 ,X2: 696 ,Y2: 832
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 592 ,Y1: 592 ,X2: 696 ,Y2: 592
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 592 ,Y1: 624 ,X2: 696 ,Y2: 624
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 896 ,Y1: 592 ,X2: 920 ,Y2: 592
End
Branches
End
End
Ports
Port Left: 696 Top: 832 ,Orientation: 1
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 680 Top: 832 ,Orientation: 1
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 592 ,Orientation: 0
Portname: Bin ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 592 Top: 624 ,Orientation: 0
Portname: EN ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 920 Top: 592 ,Orientation: 0
Portname: Dout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 720 Top: 584
Name: s0
LibraryName: (NoLibraryName)
IpName: ToneConverter
SymbolParameters
End
End
Texts
End
Links
End
