<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Fifo_async (hardcaml_xilinx.Hardcaml_xilinx.Fifo_async)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../index.html">hardcaml_xilinx</a> &#x00BB; <a href="../index.html">Hardcaml_xilinx</a> &#x00BB; Fifo_async</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_xilinx.Fifo_async</span></code></h1></header><div class="odoc-content"><div class="odoc-spec"><div class="spec value" id="val-create" class="anchored"><a href="#val-create" class="anchor"></a><code><span><span class="keyword">val</span> create : 
  <span>?showahead:<span class="xref-unresolved">Base</span>.bool <span class="arrow">&#45;&gt;</span></span>
  <span>?build_mode:<a href="../../../hardcaml/Hardcaml/Build_mode/index.html#type-t">Hardcaml.Build_mode.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?fifo_memory_type:<span class="xref-unresolved">Hardcaml_xilinx__Fifo_memory_type.t</span> <span class="arrow">&#45;&gt;</span></span>
  <span><span class="xref-unresolved">Base</span>.unit <span class="arrow">&#45;&gt;</span></span>
  <span>capacity:<span class="xref-unresolved">Base</span>.int <span class="arrow">&#45;&gt;</span></span>
  <span>read_clock:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>write_clock:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>clear:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>write:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>d:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>read:<a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="../../../hardcaml/Hardcaml/Signal/index.html#type-t">Hardcaml.Signal.t</a> <a href="../../../hardcaml/Hardcaml/Fifo/index.html#type-t">Hardcaml.Fifo.t</a></span></span></code></div><div class="spec-doc"><p>Create a synchronous FIFO with the given capacity. If <code>build_mode</code> is <code>Simulation</code> a hardcaml model is generated. Otherwise a XPM primitive FIFO is instantiated.</p><p>If the <code>overflow_check</code> (resp <code>underflow_check)</code>) logic is enabled a write will not occur when the fifo is full (resp empty).</p><p><code>showahead</code> reduces the fifo read latency from 1 to 0 cycles relative to <code>rd</code>.</p><p>In simulation mode, the write clock is ignored and the FIFO is effectively synchronous.</p></div></div></div></body></html>