Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:44:25 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/SMM_CIF_0_3_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                    Instance                                   |                                             Module                                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                  |                                                                                          (top) |       3575 |       3171 |     400 |    4 | 1746 |     25 |      0 |         35 |
|   bd_0_i                                                                      |                                                                                           bd_0 |       3575 |       3171 |     400 |    4 | 1746 |     25 |      0 |         35 |
|     hls_inst                                                                  |                                                                                bd_0_hls_inst_0 |       3575 |       3171 |     400 |    4 | 1746 |     25 |      0 |         35 |
|       inst                                                                    |                                                                    bd_0_hls_inst_0_SMM_CIF_0_3 |       3575 |       3171 |     400 |    4 | 1746 |     25 |      0 |         35 |
|         (inst)                                                                |                                                                    bd_0_hls_inst_0_SMM_CIF_0_3 |        175 |        175 |       0 |    0 |  866 |      0 |      0 |          0 |
|         SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_U           |    bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_U             |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_0 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_U                   |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_1 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_2 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_3 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_4 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_5 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_6 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_7 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_8 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_U                 |  bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_9 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_U                 | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_10 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U                  |      bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U                  |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U                     |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         grp_SMM_CIF_0_3_Pipeline_L2_L3_fu_265                                 |                                         bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_L2_L3 |        287 |        283 |       0 |    4 |  319 |      0 |      0 |         25 |
|           (grp_SMM_CIF_0_3_Pipeline_L2_L3_fu_265)                             |                                         bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_L2_L3 |        275 |        271 |       0 |    4 |  317 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                          bd_0_hls_inst_0_SMM_CIF_0_3_flow_control_loop_pipe_sequential_init_54 |          6 |          6 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mac_muladd_16s_16s_32ns_32_4_1_U45                                  |                                     bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_82 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U46                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_55 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_81 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U47                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_56 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_80 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U49                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_57 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_79 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U50                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_58 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_78 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U51                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_59 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                          bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_77 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U52                                  |                                  bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_60 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                             bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32s_32_4_1_U37                                   |                                      bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_76 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U38                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_61 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_75 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U39                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_62 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_74 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U40                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_63 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_73 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U41                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_64 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_72 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U42                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_65 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_71 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U43                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_66 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_70 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U44                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_67 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                           bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_69 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U48                                   |                                   bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_68 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                              bd_0_hls_inst_0_SMM_CIF_0_3_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          2 |
|         grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374     |             bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        226 |        226 |       0 |    0 |  118 |      0 |      0 |          0 |
|           (grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374) |             bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        215 |        215 |       0 |    0 |  116 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                          bd_0_hls_inst_0_SMM_CIF_0_3_flow_control_loop_pipe_sequential_init_53 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6_fu_208                      |                              bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6 |        116 |        116 |       0 |    0 |   12 |      0 |      0 |          0 |
|           (grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6_fu_208)                  |                              bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6 |          6 |          6 |       0 |    0 |   10 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                          bd_0_hls_inst_0_SMM_CIF_0_3_flow_control_loop_pipe_sequential_init_52 |        110 |        110 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7_fu_436                      |                              bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7 |        108 |        108 |       0 |    0 |   99 |      0 |      0 |          0 |
|           (grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7_fu_436)                  |                              bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7 |          0 |          0 |       0 |    0 |   97 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                             bd_0_hls_inst_0_SMM_CIF_0_3_flow_control_loop_pipe_sequential_init |        108 |        108 |       0 |    0 |    2 |      0 |      0 |          0 |
|         mul_32ns_32ns_64_2_1_U144                                             |                                               bd_0_hls_inst_0_SMM_CIF_0_3_mul_32ns_32ns_64_2_1 |         48 |         48 |       0 |    0 |   34 |      0 |      0 |          4 |
|         mul_32s_32s_32_1_1_U147                                               |                                                 bd_0_hls_inst_0_SMM_CIF_0_3_mul_32s_32s_32_1_1 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U148                                               |                                              bd_0_hls_inst_0_SMM_CIF_0_3_mul_32s_32s_32_1_1_20 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U149                                               |                                              bd_0_hls_inst_0_SMM_CIF_0_3_mul_32s_32s_32_1_1_21 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_2_1_U145                                               |                                                 bd_0_hls_inst_0_SMM_CIF_0_3_mul_32s_32s_32_2_1 |         79 |         79 |       0 |    0 |   17 |      0 |      0 |          3 |
|         mul_32s_32s_32_2_1_U146                                               |                                              bd_0_hls_inst_0_SMM_CIF_0_3_mul_32s_32s_32_2_1_22 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_23 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_24 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_25 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_26 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_27 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_28 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_29 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_30 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_31 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_32 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_33 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_34 |         27 |         11 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_U            | bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_35 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_36 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_37 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_38 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_39 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_40 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_41 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_42 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_43 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_44 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_45 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_46 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_47 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_48 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_49 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U              |   bd_0_hls_inst_0_SMM_CIF_0_3_SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_50 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         regslice_both_in_stream_a_U                                           |                                                      bd_0_hls_inst_0_SMM_CIF_0_3_regslice_both |         92 |         92 |       0 |    0 |  132 |      0 |      0 |          0 |
|         regslice_both_out_stream_U                                            |                                                   bd_0_hls_inst_0_SMM_CIF_0_3_regslice_both_51 |        131 |        131 |       0 |    0 |  132 |      0 |      0 |          0 |
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


