// Seed: 529811498
module module_0 (
    output tri1 id_0,
    output logic id_1,
    input id_2
);
  assign id_0[1] = id_2;
endmodule
