# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/wback.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/allocate.v"
verilog dist_mem_gen_v8_0  "../../../project.srcs/sources_1/ip/cache_data/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/ip/cache_data/sim/cache_data.v"
verilog blk_mem_gen_v8_2  "../../../project.srcs/sources_1/ip/main_mem/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/ip/main_mem/sim/main_mem.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/ip/cache_tag/sim/cache_tag.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/ALU_Ctr.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/bypath_ctr.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/ALU.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/CPU_Ctr.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/bypath2.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/SimpleCache.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/bypath.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/ip/bht/sim/bht.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/decode.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/writeback.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/fetch.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/mem.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/execute.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/PipelineMIPS.v"
verilog xil_defaultlib  "../../../project.srcs/sources_1/imports/src/PipelineMIPS_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
