v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
T {In the sampling phase, all bottom plates of the capacitors are connected to VIN+/VINâˆ’ nodes, 
while top plates are connected to the VCM node. After the sampling phase, the sample switch is turned off, 
and all bottom plates are connected to the VCM. 

} -790 -730 0 0 0.4 0.4 {}
N -290 -300 -290 -250 {lab=VDD}
N -290 -270 820 -270 {lab=VDD}
N 820 -270 820 -250 {lab=VDD}
N 820 -290 820 -270 {lab=VDD}
N 820 -300 820 -290 {lab=VDD}
N 680 -300 680 -270 {lab=VDD}
N 680 -270 680 -260 {lab=VDD}
N 680 -260 680 -250 {lab=VDD}
N 490 -270 490 -250 {lab=VDD}
N 500 -300 500 -270 {lab=VDD}
N 350 -270 350 -250 {lab=VDD}
N 170 -270 170 -250 {lab=VDD}
N 30 -270 30 -250 {lab=VDD}
N 360 -300 360 -270 {lab=VDD}
N 180 -300 180 -270 {lab=VDD}
N 40 -300 40 -270 {lab=VDD}
N -150 -300 -150 -270 {lab=VDD}
N -150 -270 -150 -250 {lab=VDD}
N -290 -420 -290 -380 {lab=GND}
N -290 -400 820 -400 {lab=GND}
N 820 -400 820 -380 {lab=GND}
N 820 -420 820 -400 {lab=GND}
N 680 -420 680 -400 {lab=GND}
N 680 -400 680 -380 {lab=GND}
N 500 -400 500 -380 {lab=GND}
N 490 -420 490 -400 {lab=GND}
N 360 -400 360 -380 {lab=GND}
N 350 -420 350 -400 {lab=GND}
N 170 -420 170 -400 {lab=GND}
N 180 -400 180 -380 {lab=GND}
N 40 -400 40 -380 {lab=GND}
N 30 -420 30 -400 {lab=GND}
N -150 -420 -150 -400 {lab=GND}
N -150 -400 -150 -380 {lab=GND}
N -290 -520 -290 -500 {lab=VDD}
N -290 -520 820 -520 {lab=VDD}
N 820 -520 820 -500 {lab=VDD}
N 680 -520 680 -500 {lab=VDD}
N 490 -520 490 -500 {lab=VDD}
N 350 -520 350 -500 {lab=VDD}
N -150 -520 -150 -500 {lab=VDD}
N 30 -520 30 -500 {lab=VDD}
N 170 -520 170 -500 {lab=VDD}
N -220 -210 -190 -210 {lab=db0}
N -70 -210 -60 -210 {lab=d0}
N -80 -210 -70 -210 {lab=d0}
N -30 -210 -10 -210 {lab=di1}
N 110 -210 130 -210 {lab=db1}
N 100 -210 110 -210 {lab=db1}
N -360 -210 -330 -210 {lab=di0}
N -250 -340 -220 -340 {lab=db7}
N -110 -340 -80 -340 {lab=di7}
N -390 -340 -370 -340 {lab=d7}
N -60 -340 -40 -340 {lab=d6}
N -40 -340 -30 -340 {lab=d6}
N 80 -340 110 -340 {lab=db6}
N 220 -340 240 -340 {lab=di6}
N 270 -340 290 -340 {lab=d5}
N 240 -210 270 -210 {lab=d1}
N 290 -210 310 -210 {lab=di2}
N 420 -210 450 -210 {lab=db2}
N 560 -210 590 -210 {lab=d2}
N 620 -210 640 -210 {lab=di3}
N 400 -340 420 -340 {lab=db5}
N 540 -340 560 -340 {lab=di5}
N 580 -340 600 -340 {lab=d4}
N 720 -340 750 -340 {lab=db4}
N 860 -340 890 -340 {lab=di4}
N 900 -210 930 -210 {lab=d3}
N 890 -210 900 -210 {lab=d3}
N 750 -210 780 -210 {lab=db3}
N 820 -170 820 -150 {lab=GND}
N -290 -150 820 -150 {lab=GND}
N -290 -170 -290 -150 {lab=GND}
N -150 -170 -150 -150 {lab=GND}
N 30 -170 30 -150 {lab=GND}
N 170 -170 170 -150 {lab=GND}
N 680 -170 680 -150 {lab=GND}
N 490 -170 490 -150 {lab=GND}
N 350 -170 350 -150 {lab=GND}
N 900 -460 920 -460 {lab=d11}
N 890 -460 900 -460 {lab=d11}
N 750 -460 780 -460 {lab=db11}
N 620 -460 640 -460 {lab=di11}
N 420 -460 450 -460 {lab=db10}
N 560 -460 590 -460 {lab=d10}
N 290 -460 310 -460 {lab=di10}
N 240 -460 270 -460 {lab=d9}
N -220 -460 -190 -460 {lab=db8}
N -80 -460 -50 -460 {lab=d8}
N -30 -460 -10 -460 {lab=di9}
N 100 -460 130 -460 {lab=db9}
N -350 -460 -330 -460 {lab=di8}
N 320 30 370 30 {lab=VDD}
N 320 70 370 70 {lab=Vin_n}
N 320 100 370 100 {lab=Vin_p}
N 320 130 370 130 {lab=CLK_samp}
N 320 170 370 170 {lab=Vcm}
N 320 210 370 210 {lab=CLKB_samp}
N 320 240 370 240 {lab=Vref_p}
N 320 270 370 270 {lab=Vref_n}
N 320 310 370 310 {lab=GND}
N 420 370 420 410 {lab=db0}
N 450 370 450 410 {lab=db1}
N 480 370 480 410 {lab=db2}
N 510 370 510 410 {lab=db3}
N 540 370 540 410 {lab=db4}
N 570 370 570 410 {lab=db5}
N 600 370 600 410 {lab=db6}
N 630 370 630 410 {lab=db7}
N 660 370 660 410 {lab=db8}
N 690 370 690 410 {lab=db9}
N 720 370 720 410 {lab=db10}
N 750 370 750 410 {lab=db11}
N 800 220 840 220 {lab=out_n}
N 800 120 840 120 {lab=out_p}
N 750 -70 750 -30 {lab=d11}
N 720 -70 720 -30 {lab=d10}
N 690 -70 690 -30 {lab=d9}
N 660 -70 660 -30 {lab=d8}
N 630 -70 630 -30 {lab=d7}
N 600 -70 600 -30 {lab=d6}
N 570 -70 570 -30 {lab=d5}
N 540 -70 540 -30 {lab=d4}
N 510 -70 510 -30 {lab=d3}
N 480 -70 480 -30 {lab=d2}
N 450 -70 450 -30 {lab=d1}
N 420 -70 420 -30 {lab=d0}
N 330 310 330 330 {lab=GND}
N -650 -270 -650 -260 {lab=GND}
N -650 -360 -650 -330 {lab=VDD}
N -850 410 -850 420 {lab=GND}
N -850 330 -850 350 {lab=CLK_samp}
N -850 530 -850 540 {lab=GND}
N -850 450 -850 470 {lab=CLKB_samp}
N -650 -120 -650 -110 {lab=GND}
N -650 -200 -620 -200 {lab=Vcm}
N -650 -200 -650 -180 {lab=Vcm}
N -830 -270 -830 -260 {lab=GND}
N -830 -360 -830 -330 {lab=Vin_n}
N -830 -120 -830 -110 {lab=GND}
N -830 -200 -800 -200 {lab=Vin_p}
N -830 -200 -830 -180 {lab=Vin_p}
N -530 -270 -530 -260 {lab=GND}
N -530 -360 -530 -330 {lab=Vref_n}
N -530 -120 -530 -110 {lab=GND}
N -530 -200 -500 -200 {lab=Vref_p}
N -530 -200 -530 -180 {lab=Vref_p}
N -710 70 -710 80 {lab=GND}
N -710 -20 -710 10 {lab=di0}
N -630 180 -630 190 {lab=GND}
N -630 90 -630 120 {lab=di1}
N -560 280 -560 290 {lab=GND}
N -560 190 -560 220 {lab=di2}
N -490 380 -490 390 {lab=GND}
N -490 290 -490 320 {lab=di3}
N -410 480 -410 490 {lab=GND}
N -410 390 -410 420 {lab=di4}
N -330 580 -330 590 {lab=GND}
N -330 490 -330 520 {lab=di5}
N -280 70 -280 80 {lab=GND}
N -280 -20 -280 10 {lab=di6}
N -200 180 -200 190 {lab=GND}
N -200 90 -200 120 {lab=di7}
N -130 280 -130 290 {lab=GND}
N -130 190 -130 220 {lab=di8}
N -60 380 -60 390 {lab=GND}
N -60 290 -60 320 {lab=di9}
N 20 480 20 490 {lab=GND}
N 20 390 20 420 {lab=di10}
N 100 580 100 590 {lab=GND}
N 100 490 100 520 {lab=di11}
N -370 -340 -360 -340 {lab=d7}
N 600 -340 610 -340 {lab=d4}
N 420 -340 430 -340 {lab=db5}
N -50 -150 -50 -120 {lab=GND}
N -360 -410 -290 -410 {lab=GND}
N -360 -410 -360 -390 {lab=GND}
C {project/Inverter.sym} -230 -210 0 0 {name=x2}
C {project/Inverter.sym} -90 -210 0 0 {name=x3}
C {project/Inverter.sym} 90 -210 0 0 {name=x4}
C {project/Inverter.sym} 230 -210 0 0 {name=x5}
C {project/Inverter.sym} 410 -210 0 0 {name=x6}
C {project/Inverter.sym} 550 -210 0 0 {name=x7}
C {project/Inverter.sym} 740 -210 0 0 {name=x8}
C {project/Inverter.sym} 880 -210 0 0 {name=x9}
C {project/Inverter.sym} 760 -340 2 0 {name=x10}
C {project/Inverter.sym} 620 -340 2 0 {name=x11}
C {project/Inverter.sym} 440 -340 2 0 {name=x12}
C {project/Inverter.sym} 300 -340 2 0 {name=x13}
C {project/Inverter.sym} 120 -340 2 0 {name=x14}
C {project/Inverter.sym} -20 -340 2 0 {name=x15}
C {project/Inverter.sym} -210 -340 2 0 {name=x16}
C {project/Inverter.sym} -350 -340 2 0 {name=x17}
C {project/Inverter.sym} -230 -460 0 0 {name=x18}
C {project/Inverter.sym} -90 -460 0 0 {name=x19}
C {project/Inverter.sym} 90 -460 0 0 {name=x20}
C {project/Inverter.sym} 230 -460 0 0 {name=x21}
C {project/Inverter.sym} 410 -460 0 0 {name=x22}
C {project/Inverter.sym} 550 -460 0 0 {name=x23}
C {project/Inverter.sym} 740 -460 0 0 {name=x24}
C {project/Inverter.sym} 880 -460 0 0 {name=x25}
C {devices/lab_pin.sym} 320 30 0 0 {name=p3 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -290 -280 0 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -290 -520 0 0 {name=p10 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 320 170 0 0 {name=p14 sig_type=std_logic lab=Vcm}
C {devices/gnd.sym} 330 330 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} -650 -300 0 0 {name=VDD value=1.8 savecurrent=false}
C {devices/gnd.sym} -650 -260 0 0 {name=l2 lab=GND}
C {devices/lab_pin.sym} -650 -360 0 0 {name=p5 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -850 380 0 0 {name=Vclk value="pulse (0 1.8 15ns 1ns 1ns 35ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -850 420 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} -850 330 0 1 {name=p6 sig_type=std_logic lab=CLK_samp}
C {devices/vsource.sym} -850 500 0 0 {name=Vclkb value="pulse (1.8 0 25ns 1ns 1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -850 540 0 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} -850 450 0 1 {name=p8 sig_type=std_logic lab=CLKB_samp}
C {devices/lab_pin.sym} 320 130 2 1 {name=p9 sig_type=std_logic lab=CLK_samp}
C {devices/lab_pin.sym} 320 210 2 1 {name=p15 sig_type=std_logic lab=CLKB_samp}
C {devices/lab_pin.sym} 420 -60 1 0 {name=p16 sig_type=std_logic lab=d0}
C {devices/lab_pin.sym} 450 -60 1 0 {name=p17 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 480 -60 1 0 {name=p23 sig_type=std_logic lab=d2}
C {devices/lab_pin.sym} 510 -60 1 0 {name=p24 sig_type=std_logic lab=d3}
C {devices/lab_pin.sym} 540 -60 1 0 {name=p25 sig_type=std_logic lab=d4}
C {devices/lab_pin.sym} 570 -60 1 0 {name=p26 sig_type=std_logic lab=d5}
C {devices/lab_pin.sym} 600 -60 1 0 {name=p29 sig_type=std_logic lab=d6}
C {devices/lab_pin.sym} 630 -60 1 0 {name=p30 sig_type=std_logic lab=d7}
C {devices/lab_pin.sym} 660 -60 1 0 {name=p31 sig_type=std_logic lab=d8}
C {devices/lab_pin.sym} 690 -60 1 0 {name=p32 sig_type=std_logic lab=d9}
C {devices/lab_pin.sym} 720 -60 1 0 {name=p33 sig_type=std_logic lab=d10}
C {devices/lab_pin.sym} 750 -60 1 0 {name=p34 sig_type=std_logic lab=d11}
C {devices/lab_pin.sym} 420 400 3 0 {name=p35 sig_type=std_logic lab=db0}
C {devices/lab_pin.sym} 450 400 3 0 {name=p36 sig_type=std_logic lab=db1}
C {devices/lab_pin.sym} 480 400 3 0 {name=p37 sig_type=std_logic lab=db2}
C {devices/lab_pin.sym} 510 400 3 0 {name=p38 sig_type=std_logic lab=db3}
C {devices/lab_pin.sym} 540 400 3 0 {name=p39 sig_type=std_logic lab=db4}
C {devices/lab_pin.sym} 570 400 3 0 {name=p40 sig_type=std_logic lab=db5}
C {devices/lab_pin.sym} 600 400 3 0 {name=p41 sig_type=std_logic lab=db6}
C {devices/lab_pin.sym} 630 400 3 0 {name=p42 sig_type=std_logic lab=db7}
C {devices/lab_pin.sym} 660 400 3 0 {name=p43 sig_type=std_logic lab=db8}
C {devices/lab_pin.sym} 690 400 3 0 {name=p44 sig_type=std_logic lab=db9}
C {devices/lab_pin.sym} 720 400 3 0 {name=p45 sig_type=std_logic lab=db10}
C {devices/lab_pin.sym} 750 400 3 0 {name=p46 sig_type=std_logic lab=db11}
C {devices/lab_pin.sym} -200 -210 1 0 {name=p47 sig_type=std_logic lab=db0}
C {devices/lab_pin.sym} -60 -210 1 0 {name=p48 sig_type=std_logic lab=d0}
C {devices/lab_pin.sym} 270 -210 1 0 {name=p49 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 120 -210 1 0 {name=p50 sig_type=std_logic lab=db1}
C {devices/lab_pin.sym} 590 -210 1 0 {name=p51 sig_type=std_logic lab=d2}
C {devices/lab_pin.sym} 440 -210 1 0 {name=p52 sig_type=std_logic lab=db2}
C {devices/lab_pin.sym} 770 -210 1 0 {name=p53 sig_type=std_logic lab=db3}
C {devices/lab_pin.sym} 920 -210 2 0 {name=p54 sig_type=std_logic lab=d3}
C {devices/lab_pin.sym} 590 -340 3 0 {name=p55 sig_type=std_logic lab=d4}
C {devices/lab_pin.sym} 730 -340 3 0 {name=p56 sig_type=std_logic lab=db4}
C {devices/lab_pin.sym} 270 -340 3 0 {name=p57 sig_type=std_logic lab=d5}
C {devices/lab_pin.sym} 410 -340 3 0 {name=p58 sig_type=std_logic lab=db5}
C {devices/lab_pin.sym} -50 -340 3 0 {name=p59 sig_type=std_logic lab=d6}
C {devices/lab_pin.sym} 90 -340 3 0 {name=p60 sig_type=std_logic lab=db6}
C {devices/lab_pin.sym} -380 -340 3 0 {name=p61 sig_type=std_logic lab=d7}
C {devices/lab_pin.sym} -240 -340 3 0 {name=p62 sig_type=std_logic lab=db7}
C {devices/lab_pin.sym} -60 -460 3 0 {name=p63 sig_type=std_logic lab=d8}
C {devices/lab_pin.sym} -200 -460 3 0 {name=p64 sig_type=std_logic lab=db8}
C {devices/lab_pin.sym} 260 -460 3 0 {name=p65 sig_type=std_logic lab=d9}
C {devices/lab_pin.sym} 120 -460 3 0 {name=p66 sig_type=std_logic lab=db9}
C {devices/lab_pin.sym} 440 -460 3 0 {name=p67 sig_type=std_logic lab=db10}
C {devices/lab_pin.sym} 580 -460 3 0 {name=p68 sig_type=std_logic lab=d10}
C {devices/lab_pin.sym} 770 -460 3 0 {name=p69 sig_type=std_logic lab=db11}
C {devices/lab_pin.sym} 910 -460 3 0 {name=p70 sig_type=std_logic lab=d11}
C {devices/lab_pin.sym} 830 120 2 0 {name=p71 sig_type=std_logic lab=out_p}
C {devices/lab_pin.sym} 830 220 2 0 {name=p72 sig_type=std_logic lab=out_n
}
C {devices/vsource.sym} -650 -150 0 0 {name=Vcm value=0.9 savecurrent=false}
C {devices/gnd.sym} -650 -110 0 0 {name=l5 lab=GND}
C {devices/lab_pin.sym} -620 -200 2 0 {name=p1 sig_type=std_logic lab=Vcm}
C {devices/vsource.sym} -830 -300 0 0 {name=Vin_n value="SIN (0.5 0.3 291.67K 0ns)" savecurrent=false}
C {devices/gnd.sym} -830 -260 0 0 {name=l6 lab=GND}
C {devices/lab_pin.sym} -830 -360 0 0 {name=p2 sig_type=std_logic lab=Vin_n}
C {devices/vsource.sym} -830 -150 0 0 {name=Vin_p value="SIN (0.5 -0.3 291.67K 0ns)" savecurrent=false}
C {devices/gnd.sym} -830 -110 0 0 {name=l7 lab=GND}
C {devices/lab_pin.sym} -800 -200 2 0 {name=p7 sig_type=std_logic lab=Vin_p}
C {devices/lab_pin.sym} 320 70 0 0 {name=p18 sig_type=std_logic lab=Vin_n}
C {devices/lab_pin.sym} 320 100 0 0 {name=p21 sig_type=std_logic lab=Vin_p}
C {devices/vsource.sym} -530 -300 0 0 {name=Vref_n value=0.3 savecurrent=false}
C {devices/gnd.sym} -530 -260 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} -530 -360 0 0 {name=p22 sig_type=std_logic lab=Vref_n}
C {devices/vsource.sym} -530 -150 0 0 {name=Vref_p value=1.5 savecurrent=false}
C {devices/gnd.sym} -530 -110 0 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} -500 -200 2 0 {name=p73 sig_type=std_logic lab=Vref_p}
C {devices/lab_pin.sym} 320 270 0 0 {name=p74 sig_type=std_logic lab=Vref_n}
C {devices/lab_pin.sym} 320 240 0 0 {name=p75 sig_type=std_logic lab=Vref_p}
C {sky130_fd_pr/corner.sym} -830 -530 0 0 {name=CORNER only_toplevel=false corner=tt}
C {devices/code_shown.sym} -680 -530 0 0 {name=spice only_toplevel=false value="
.control
tran 0.1n 24u
write cap_dac_tran_ideal.raw

.endc
"}
C {devices/vsource.sym} -710 40 0 0 {name=Vd0 value="pulse (0 1.8 50ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -710 80 0 0 {name=l11 lab=GND}
C {devices/lab_pin.sym} -710 -20 0 0 {name=p77 sig_type=std_logic lab=di0}
C {devices/vsource.sym} -630 150 0 0 {name=Vd1 value="pulse (0 1.8 75ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -630 190 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} -630 90 0 0 {name=p76 sig_type=std_logic lab=di1}
C {devices/vsource.sym} -560 250 0 0 {name=Vd2 value="pulse (0 1.8 100ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -560 290 0 0 {name=l12 lab=GND}
C {devices/lab_pin.sym} -560 190 0 0 {name=p78 sig_type=std_logic lab=di2}
C {devices/vsource.sym} -490 350 0 0 {name=Vd3 value="pulse (0 1.8 125ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -490 390 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} -490 290 0 0 {name=p79 sig_type=std_logic lab=di3}
C {devices/vsource.sym} -410 450 0 0 {name=Vd4 value="pulse (0 1.8 150ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -410 490 0 0 {name=l14 lab=GND}
C {devices/lab_pin.sym} -410 390 0 0 {name=p80 sig_type=std_logic lab=di4}
C {devices/vsource.sym} -330 550 0 0 {name=Vd5 value="pulse (0 1.8 175ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -330 590 0 0 {name=l15 lab=GND}
C {devices/lab_pin.sym} -330 490 0 0 {name=p19 sig_type=std_logic lab=di5}
C {devices/vsource.sym} -280 40 0 0 {name=Vd6 value="pulse (0 1.8 200ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -280 80 0 0 {name=l16 lab=GND}
C {devices/lab_pin.sym} -280 -20 0 0 {name=p20 sig_type=std_logic lab=di6}
C {devices/vsource.sym} -200 150 0 0 {name=Vd7 value="pulse (0 1.8 225ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -200 190 0 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} -200 90 0 0 {name=p27 sig_type=std_logic lab=di7}
C {devices/vsource.sym} -130 250 0 0 {name=Vd8 value="pulse (0 1.8 250ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -130 290 0 0 {name=l18 lab=GND}
C {devices/lab_pin.sym} -130 190 0 0 {name=p28 sig_type=std_logic lab=di8}
C {devices/vsource.sym} -60 350 0 0 {name=Vd9 value="pulse (0 1.8 275ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} -60 390 0 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} -60 290 0 0 {name=p81 sig_type=std_logic lab=di9}
C {devices/vsource.sym} 20 450 0 0 {name=Vd10 value="pulse (0 1.8 300ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} 20 490 0 0 {name=l20 lab=GND}
C {devices/lab_pin.sym} 20 390 0 0 {name=p82 sig_type=std_logic lab=di10}
C {devices/vsource.sym} 100 550 0 0 {name=Vd11 value="pulse (0 1.8 325ns 0.1ns 0.1ns 25ns 375ns)" savecurrent=false}
C {devices/gnd.sym} 100 590 0 0 {name=l21 lab=GND}
C {devices/lab_pin.sym} 100 490 0 0 {name=p83 sig_type=std_logic lab=di11}
C {devices/lab_pin.sym} -360 -210 0 0 {name=p84 sig_type=std_logic lab=di0}
C {devices/lab_pin.sym} -20 -210 1 0 {name=p85 sig_type=std_logic lab=di1}
C {devices/lab_pin.sym} 300 -210 1 0 {name=p86 sig_type=std_logic lab=di2}
C {devices/lab_pin.sym} 620 -210 1 0 {name=p87 sig_type=std_logic lab=di3}
C {devices/lab_pin.sym} 880 -340 1 0 {name=p88 sig_type=std_logic lab=di4}
C {devices/lab_pin.sym} 560 -340 1 0 {name=p89 sig_type=std_logic lab=di5}
C {devices/lab_pin.sym} 230 -340 1 0 {name=p90 sig_type=std_logic lab=di6}
C {devices/lab_pin.sym} -90 -340 1 0 {name=p91 sig_type=std_logic lab=di7}
C {devices/lab_pin.sym} -350 -460 1 0 {name=p92 sig_type=std_logic lab=di8}
C {devices/lab_pin.sym} -20 -460 1 0 {name=p93 sig_type=std_logic lab=di9}
C {devices/lab_pin.sym} 300 -460 1 0 {name=p94 sig_type=std_logic lab=di10}
C {devices/lab_pin.sym} 630 -460 1 0 {name=p95 sig_type=std_logic lab=di11}
C {devices/gnd.sym} -50 -120 0 0 {name=l22 lab=GND}
C {devices/gnd.sym} -360 -390 0 0 {name=l23 lab=GND}
C {project/CAP_DAC_ideal.sym} 590 170 0 0 {name=x1}
