Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu Mar  4 10:18:54 2021
| Host             : soc running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file fourier_transform_v1_0_power_routed.rpt -pb fourier_transform_v1_0_power_summary_routed.pb -rpx fourier_transform_v1_0_power_routed.rpx
| Design           : fourier_transform_v1_0
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 21.076       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 20.284       |
| Device Static (W)        | 0.792        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 45.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |     6.705 |     7920 |       --- |             --- |
|   LUT as Logic          |     4.324 |     1592 |    274080 |            0.58 |
|   LUT as Shift Register |     1.309 |      586 |    144000 |            0.41 |
|   Register              |     0.947 |     3650 |    548160 |            0.67 |
|   CARRY8                |     0.122 |       69 |     34260 |            0.20 |
|   BUFG                  |     0.002 |        2 |        32 |            6.25 |
|   Others                |     0.000 |     1001 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      124 |    274080 |            0.05 |
| Signals                 |     8.630 |     6642 |       --- |             --- |
| Block RAM               |     0.626 |        4 |       912 |            0.44 |
| DSPs                    |     0.719 |       40 |      2520 |            1.59 |
| I/O                     |     3.604 |      122 |       328 |           37.20 |
| Static Power            |     0.792 |          |           |                 |
| Total                   |    21.076 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |    19.902 |      19.514 |      0.388 |
| Vccint_io       |       0.850 |     0.392 |       0.352 |      0.039 |
| Vccbram         |       0.850 |     0.115 |       0.109 |      0.006 |
| Vccaux          |       1.800 |     0.186 |       0.000 |      0.186 |
| Vccaux_io       |       1.800 |     0.430 |       0.398 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     1.438 |       1.438 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.009 |       0.000 |      0.009 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| fourier_transform_v1_0                                                                                |    20.284 |
|   s00_axi_aclk_IBUF_inst                                                                              |     0.006 |
|   s00_axi_araddr_IBUF[0]_inst                                                                         |     0.012 |
|   s00_axi_aresetn_IBUF_inst                                                                           |    <0.001 |
|   s00_axi_arvalid_IBUF_inst                                                                           |     0.012 |
|   s00_axi_awaddr_IBUF[0]_inst                                                                         |     0.011 |
|   s00_axi_awvalid_IBUF_inst                                                                           |     0.013 |
|   s00_axi_bready_IBUF_inst                                                                            |     0.010 |
|   s00_axi_rready_IBUF_inst                                                                            |     0.010 |
|   s00_axi_wdata_IBUF[0]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[10]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[11]_inst                                                                         |     0.009 |
|   s00_axi_wdata_IBUF[12]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[13]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[14]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[15]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[16]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[17]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[18]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[19]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[1]_inst                                                                          |     0.010 |
|   s00_axi_wdata_IBUF[20]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[21]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[22]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[23]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[24]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[25]_inst                                                                         |     0.008 |
|   s00_axi_wdata_IBUF[26]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[27]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[28]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[29]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[2]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[30]_inst                                                                         |     0.009 |
|   s00_axi_wdata_IBUF[31]_inst                                                                         |     0.007 |
|   s00_axi_wdata_IBUF[3]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[4]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[5]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[6]_inst                                                                          |     0.009 |
|   s00_axi_wdata_IBUF[7]_inst                                                                          |     0.012 |
|   s00_axi_wdata_IBUF[8]_inst                                                                          |     0.008 |
|   s00_axi_wdata_IBUF[9]_inst                                                                          |     0.009 |
|   s00_axi_wstrb_IBUF[0]_inst                                                                          |     0.011 |
|   s00_axi_wstrb_IBUF[1]_inst                                                                          |     0.013 |
|   s00_axi_wstrb_IBUF[2]_inst                                                                          |     0.011 |
|   s00_axi_wstrb_IBUF[3]_inst                                                                          |     0.012 |
|   s00_axi_wstrb_IBUF[4]_inst                                                                          |     0.011 |
|   s00_axi_wstrb_IBUF[5]_inst                                                                          |     0.011 |
|   s00_axi_wstrb_IBUF[6]_inst                                                                          |     0.010 |
|   s00_axi_wstrb_IBUF[7]_inst                                                                          |     0.010 |
|   s00_axi_wvalid_IBUF_inst                                                                            |     0.013 |
|   user_logic_inst                                                                                     |    16.378 |
|     ft_wrapper_0                                                                                      |    16.228 |
|       fft_inst                                                                                        |    13.918 |
|         U0                                                                                            |    13.918 |
|           i_synth                                                                                     |    13.918 |
|             axi_wrapper                                                                               |     0.841 |
|               config_channel_fifo                                                                     |     0.021 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |     0.021 |
|                   fifo0                                                                               |     0.017 |
|               data_in_channel_fifo                                                                    |     0.157 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |     0.150 |
|                   fifo0                                                                               |     0.112 |
|               data_out_channel                                                                        |     0.127 |
|                 gen_non_real_time.fifo                                                                |     0.126 |
|                   fifo0                                                                               |     0.126 |
|               gen_status_channel.status_fifo                                                          |     0.060 |
|                 gen_non_real_time.fifo                                                                |     0.047 |
|                   fifo0                                                                               |     0.047 |
|             xfft_inst                                                                                 |    12.974 |
|               non_floating_point.arch_d.xfft_inst                                                     |    12.974 |
|                 DOUT_CNT_CTRL_0                                                                       |     0.049 |
|                   cnt                                                                                 |     0.049 |
|                     cnt_addsub                                                                        |     0.025 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.025 |
|                         no_pipelining.the_addsub                                                      |     0.025 |
|                           i_lut6.i_lut6_addsub                                                        |     0.025 |
|                             i_q.i_simple.qreg                                                         |     0.025 |
|                     i_tc_compare_new                                                                  |     0.007 |
|                 FLOW                                                                                  |     0.178 |
|                   proc0_counter                                                                       |     0.064 |
|                     cnt_addsub                                                                        |     0.028 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.028 |
|                         no_pipelining.the_addsub                                                      |     0.028 |
|                           i_lut6.i_lut6_addsub                                                        |     0.028 |
|                             i_q.i_simple.qreg                                                         |     0.028 |
|                     i_tc_compare_new                                                                  |     0.006 |
|                   proc_cnt_start                                                                      |     0.006 |
|                   reset_sustain.delay_reset_3                                                         |     0.016 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.delay_reset_7                                                         |     0.012 |
|                     counter_addsub                                                                    |     0.002 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.002 |
|                         no_pipelining.the_addsub                                                      |     0.002 |
|                           i_lut6.i_lut6_addsub                                                        |     0.002 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                        |     0.016 |
|                     counter_addsub                                                                    |     0.003 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.003 |
|                         no_pipelining.the_addsub                                                      |     0.003 |
|                           i_lut6.i_lut6_addsub                                                        |     0.003 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                        |     0.017 |
|                     counter_addsub                                                                    |     0.003 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.003 |
|                         no_pipelining.the_addsub                                                      |     0.003 |
|                           i_lut6.i_lut6_addsub                                                        |     0.003 |
|                     tc_compare                                                                        |     0.004 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                        |     0.020 |
|                     counter_addsub                                                                    |     0.003 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.003 |
|                         no_pipelining.the_addsub                                                      |     0.003 |
|                           i_lut6.i_lut6_addsub                                                        |     0.003 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                        |     0.013 |
|                     counter_addsub                                                                    |     0.002 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.002 |
|                         no_pipelining.the_addsub                                                      |     0.002 |
|                           i_lut6.i_lut6_addsub                                                        |     0.002 |
|                   start_reg_delay                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                 has_bit_reverse.delay_DV                                                              |     0.003 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_DV_2                                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_EDONE_SRL                                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_dout_rev_index_int                                              |    <0.001 |
|                 has_bit_reverse.delay_reorder_write_addr                                              |     0.026 |
|                 has_bit_reverse.dig_rev_mem                                                           |     0.217 |
|                   blk_ram.use_bram_only.mem                                                           |     0.217 |
|                 has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |     0.049 |
|                   cnt                                                                                 |     0.049 |
|                     cnt_addsub                                                                        |     0.026 |
|                       i_baseblox.i_baseblox_addsub                                                    |     0.026 |
|                         no_pipelining.the_addsub                                                      |     0.026 |
|                           i_lut6.i_lut6_addsub                                                        |     0.026 |
|                             i_q.i_simple.qreg                                                         |     0.026 |
|                     i_tc_compare_new                                                                  |     0.005 |
|                 has_bit_reverse.pe_out_reg                                                            |     0.290 |
|                 has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |     0.041 |
|                 has_bit_reverse.use_bfp.blk_exp_delay                                                 |     0.018 |
|                 has_bit_reverse.use_bfp.frame_start_delay                                             |     0.000 |
|                 has_bit_reverse.use_bfp.im_rounder                                                    |     0.087 |
|                   carry_delay                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.im_shifter                                                    |     0.134 |
|                   r8.shifter                                                                          |     0.134 |
|                 has_bit_reverse.use_bfp.pe_out_reg_im                                                 |     0.061 |
|                 has_bit_reverse.use_bfp.pe_out_reg_re                                                 |     0.034 |
|                 has_bit_reverse.use_bfp.re_rounder                                                    |     0.073 |
|                   carry_delay                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.re_shifter                                                    |     0.136 |
|                   r8.shifter                                                                          |     0.136 |
|                 has_bit_reverse.use_bfp.shift_delay                                                   |    <0.001 |
|                 has_bit_reverse.var_pt_size_muxed_addresses.left_shifter                              |     0.017 |
|                   delay_output                                                                        |     0.001 |
|                   r7.shifter                                                                          |     0.016 |
|                 input_delay_re                                                                        |    <0.001 |
|                 pe0_bf1_addr_gen                                                                      |     0.038 |
|                 pe0_bf2_start_gen                                                                     |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                                      |     3.570 |
|                   FB_1.BF_1                                                                           |     0.460 |
|                     BTFLY0                                                                            |     0.061 |
|                       dsp48_bfly_byp.bfly_dsp48_byp                                                   |     0.061 |
|                         dsp48e_simd.bf_dsp48e_simd_bypass                                             |     0.061 |
|                     MEM                                                                               |     0.326 |
|                       blk_ram.use_bram_only.mem                                                       |     0.326 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |     0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                          |     0.000 |
|                     no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     wr_addr_del                                                                       |     0.002 |
|                     yes_nfft.bypass_reg                                                               |    <0.001 |
|                   delay_addr_bf2                                                                      |     0.032 |
|                   delay_addr_tw                                                                       |     0.020 |
|                   has_TW_mult.MULT                                                                    |     0.684 |
|                     i_cmpy                                                                            |     0.684 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.684 |
|                         re_im                                                                         |     0.684 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.071 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.068 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |     0.014 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |     0.015 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |     0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |     0.002 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |     0.002 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |     0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |     0.001 |
|                   has_TW_mult.TW                                                                      |     0.340 |
|                     ADD0                                                                              |     0.022 |
|                       adder                                                                           |     0.022 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.022 |
|                           no_pipelining.the_addsub                                                    |     0.022 |
|                             i_lut6.i_lut6_addsub                                                      |     0.022 |
|                               i_q.i_simple.qreg                                                       |     0.011 |
|                     MUX0                                                                              |     0.041 |
|                     delay_tw_addr_msb                                                                 |     0.003 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.002 |
|                         i_bb_inst                                                                     |     0.002 |
|                     twiddle_generator                                                                 |     0.258 |
|                       tw0.twgen0                                                                      |     0.258 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                            |     0.030 |
|                   has_TW_mult.sync_tw_addr                                                            |     0.029 |
|                   has_addr_gen.bf2_addr_gen                                                           |     0.054 |
|                     cnt                                                                               |     0.049 |
|                       cnt_addsub                                                                      |     0.027 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.027 |
|                           no_pipelining.the_addsub                                                    |     0.027 |
|                             i_lut6.i_lut6_addsub                                                      |     0.027 |
|                               i_q.i_simple.qreg                                                       |     0.027 |
|                       i_tc_compare_new                                                                |     0.006 |
|                     output_cnt.next_start_int_equ                                                     |     0.004 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |     0.007 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |     0.007 |
|                       i_bb_inst                                                                       |     0.007 |
|                   has_addr_gen.next_bf2_start_delay                                                   |     0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |     0.059 |
|                     cnt                                                                               |     0.055 |
|                       cnt_addsub                                                                      |     0.031 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.031 |
|                           no_pipelining.the_addsub                                                    |     0.031 |
|                             i_lut6.i_lut6_addsub                                                      |     0.031 |
|                               i_q.i_simple.qreg                                                       |     0.031 |
|                       i_tc_compare_new                                                                |     0.007 |
|                     output_cnt.next_start_int_equ                                                     |     0.004 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                    |     1.853 |
|                     BTFLY0                                                                            |     0.473 |
|                       dsp48_bfly_byp.bfly_dsp48_byp                                                   |     0.473 |
|                         dsp48e.bf_dsp48e_bypass                                                       |     0.473 |
|                     MEM                                                                               |     0.367 |
|                       blk_ram.use_bram_only.mem                                                       |     0.367 |
|                     dsp48_twoscomp.REG_lower_im                                                       |     0.048 |
|                     dsp48_twoscomp.REG_lower_re                                                       |     0.050 |
|                     dsp48_twoscomp.bypass_cmp_im                                                      |     0.083 |
|                     dsp48_twoscomp.bypass_cmp_re                                                      |     0.073 |
|                     dsp48_twoscomp.delay_fwdinv                                                       |     0.002 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.000 |
|                         i_bb_inst                                                                     |     0.000 |
|                     dsp48_twoscomp.delay_ss                                                           |     0.010 |
|                     mem_mux_and_reg_upper_im                                                          |     0.143 |
|                       slicel_slicem_implementation.delay_line                                         |     0.047 |
|                       slicel_slicem_implementation.mux                                                |     0.096 |
|                     mem_mux_and_reg_upper_re                                                          |     0.137 |
|                       slicel_slicem_implementation.delay_line                                         |     0.048 |
|                       slicel_slicem_implementation.mux                                                |     0.089 |
|                     mux_sel_reg                                                                       |     0.009 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.009 |
|                         i_bb_inst                                                                     |     0.009 |
|                     wr_addr_del                                                                       |     0.019 |
|                     yes_nfft.bypass_reg                                                               |     0.008 |
|                 pe_gen[1].natural_order_input.PE                                                      |     2.979 |
|                   FW_1.BF_1                                                                           |     0.203 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                            |     0.012 |
|                       slicel_slicem_implementation.delay_line                                         |     0.007 |
|                       slicel_slicem_implementation.mux                                                |     0.005 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                            |     0.039 |
|                       slicel_slicem_implementation.delay_line                                         |     0.023 |
|                       slicel_slicem_implementation.mux                                                |     0.016 |
|                     in_commutator_A                                                                   |     0.008 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.008 |
|                         i_bb_inst                                                                     |     0.008 |
|                           gen_output_regs.output_regs                                                 |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                     in_commutator_B                                                                   |     0.008 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.008 |
|                         i_bb_inst                                                                     |     0.008 |
|                           gen_output_regs.output_regs                                                 |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                     mux_in_A                                                                          |     0.006 |
|                     mux_in_B                                                                          |     0.006 |
|                     mux_out_A                                                                         |     0.012 |
|                     mux_out_B                                                                         |     0.026 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                     out_commutator_A                                                                  |     0.037 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.037 |
|                         i_bb_inst                                                                     |     0.037 |
|                           gen_output_regs.output_regs                                                 |     0.011 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |     0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |     0.001 |
|                     out_commutator_B                                                                  |     0.013 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.013 |
|                         i_bb_inst                                                                     |     0.013 |
|                           gen_output_regs.output_regs                                                 |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   delay_addr_bf2                                                                      |     0.013 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |     0.011 |
|                       i_bb_inst                                                                       |     0.011 |
|                   has_TW_mult.MULT                                                                    |     0.401 |
|                     i_cmpy                                                                            |     0.401 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.401 |
|                         re_im                                                                         |     0.401 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.035 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.022 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |     0.002 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |     0.006 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |     0.009 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |     0.002 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |     0.004 |
|                   has_TW_mult.TW                                                                      |     0.317 |
|                     ADD0                                                                              |     0.008 |
|                       adder                                                                           |     0.008 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.008 |
|                           no_pipelining.the_addsub                                                    |     0.008 |
|                             i_lut6.i_lut6_addsub                                                      |     0.008 |
|                               i_q.i_simple.qreg                                                       |     0.004 |
|                     MUX0                                                                              |     0.030 |
|                     delay_tw_addr_msb                                                                 |     0.003 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.001 |
|                         i_bb_inst                                                                     |     0.001 |
|                     twiddle_generator                                                                 |     0.268 |
|                       tw2.twgen2                                                                      |     0.268 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                            |     0.014 |
|                   has_TW_mult.sync_tw_addr                                                            |     0.016 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |     0.016 |
|                       i_bb_inst                                                                       |     0.016 |
|                   has_addr_gen.bf2_addr_gen                                                           |     0.040 |
|                     cnt                                                                               |     0.034 |
|                       cnt_addsub                                                                      |     0.011 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.011 |
|                           no_pipelining.the_addsub                                                    |     0.011 |
|                             i_lut6.i_lut6_addsub                                                      |     0.011 |
|                               i_q.i_simple.qreg                                                       |     0.011 |
|                       i_tc_compare_new                                                                |     0.006 |
|                     output_cnt.next_start_int_equ                                                     |     0.005 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |     0.008 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |     0.008 |
|                       i_bb_inst                                                                       |     0.008 |
|                   has_addr_gen.next_bf2_start_delay                                                   |     0.002 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |     0.048 |
|                     cnt                                                                               |     0.042 |
|                       cnt_addsub                                                                      |     0.019 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.019 |
|                           no_pipelining.the_addsub                                                    |     0.019 |
|                             i_lut6.i_lut6_addsub                                                      |     0.019 |
|                               i_q.i_simple.qreg                                                       |     0.019 |
|                       i_tc_compare_new                                                                |     0.006 |
|                     output_cnt.next_start_int_equ                                                     |     0.006 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     1.798 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                            |     0.160 |
|                       slicel_slicem_implementation.delay_line                                         |     0.064 |
|                       slicel_slicem_implementation.mux                                                |     0.096 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                            |     0.269 |
|                       slicel_slicem_implementation.delay_line                                         |     0.112 |
|                       slicel_slicem_implementation.mux                                                |     0.157 |
|                     dsp48_twoscomp.bypass_cmp_im                                                      |     0.068 |
|                     dsp48_twoscomp.bypass_cmp_re                                                      |     0.061 |
|                     dsp48s.has_subs.delay_FWD_inv                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                     dsp48s.has_subs.delay_sng_FWD                                                     |     0.003 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.003 |
|                         i_bb_inst                                                                     |     0.003 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.002 |
|                     dsp48s.has_subs.delay_sng_INV                                                     |     0.001 |
|                     in_comm_ctr_del                                                                   |     0.017 |
|                     in_commutator_A                                                                   |     0.098 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.098 |
|                         i_bb_inst                                                                     |     0.098 |
|                           gen_output_regs.output_regs                                                 |     0.035 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |     0.003 |
|                     in_commutator_B                                                                   |     0.071 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.071 |
|                         i_bb_inst                                                                     |     0.071 |
|                           gen_output_regs.output_regs                                                 |     0.020 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |     0.002 |
|                     mux_in_A                                                                          |     0.091 |
|                     mux_in_B                                                                          |     0.131 |
|                     mux_out_A                                                                         |     0.136 |
|                     mux_out_B                                                                         |     0.160 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |     0.003 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.003 |
|                         i_bb_inst                                                                     |     0.003 |
|                     out_comm_ctr_del_2                                                                |     0.007 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.007 |
|                         i_bb_inst                                                                     |     0.007 |
|                           gen_output_regs.output_regs                                                 |     0.005 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.002 |
|                     out_commutator_A                                                                  |     0.163 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.163 |
|                         i_bb_inst                                                                     |     0.163 |
|                           gen_output_regs.output_regs                                                 |     0.036 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |     0.005 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |     0.006 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |     0.006 |
|                     out_commutator_B                                                                  |     0.122 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.122 |
|                         i_bb_inst                                                                     |     0.122 |
|                           gen_output_regs.output_regs                                                 |     0.042 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |     0.003 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |     0.004 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |     0.004 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                                      |     3.015 |
|                   FW_1.BF_1                                                                           |     0.094 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                            |     0.008 |
|                       slicel_slicem_implementation.delay_line                                         |     0.004 |
|                       slicel_slicem_implementation.mux                                                |     0.004 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                            |     0.018 |
|                       slicel_slicem_implementation.delay_line                                         |     0.010 |
|                       slicel_slicem_implementation.mux                                                |     0.008 |
|                     in_commutator_A                                                                   |     0.004 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.004 |
|                         i_bb_inst                                                                     |     0.004 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                     in_commutator_B                                                                   |     0.004 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.004 |
|                         i_bb_inst                                                                     |     0.004 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                     mux_in_A                                                                          |     0.003 |
|                     mux_in_B                                                                          |     0.002 |
|                     mux_out_A                                                                         |     0.005 |
|                     mux_out_B                                                                         |     0.009 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                           gen_output_regs.output_regs                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                     out_commutator_A                                                                  |     0.011 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.011 |
|                         i_bb_inst                                                                     |     0.011 |
|                           gen_output_regs.output_regs                                                 |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[23].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                     out_commutator_B                                                                  |     0.010 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.010 |
|                         i_bb_inst                                                                     |     0.010 |
|                           gen_output_regs.output_regs                                                 |     0.002 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[23].i_lls_only                             |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   delay_addr_bf2                                                                      |     0.012 |
|                   has_TW_mult.MULT                                                                    |     0.520 |
|                     i_cmpy                                                                            |     0.520 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.520 |
|                         re_im                                                                         |     0.520 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.083 |
|                           use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.073 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                           use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                   has_TW_mult.TW                                                                      |     0.007 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |     0.002 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |     0.001 |
|                       tw2.twgen2                                                                      |     0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                            |     0.006 |
|                   has_TW_mult.sync_tw_addr                                                            |     0.012 |
|                   has_addr_gen.bf2_addr_gen                                                           |     0.039 |
|                     cnt                                                                               |     0.034 |
|                       cnt_addsub                                                                      |     0.012 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.012 |
|                           no_pipelining.the_addsub                                                    |     0.012 |
|                             i_lut6.i_lut6_addsub                                                      |     0.012 |
|                               i_q.i_simple.qreg                                                       |     0.012 |
|                       i_tc_compare_new                                                                |     0.006 |
|                     output_cnt.next_start_int_equ                                                     |     0.004 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |     0.002 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |     0.002 |
|                       i_bb_inst                                                                       |     0.002 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |     0.038 |
|                     cnt                                                                               |     0.034 |
|                       cnt_addsub                                                                      |     0.012 |
|                         i_baseblox.i_baseblox_addsub                                                  |     0.012 |
|                           no_pipelining.the_addsub                                                    |     0.012 |
|                             i_lut6.i_lut6_addsub                                                      |     0.012 |
|                               i_q.i_simple.qreg                                                       |     0.012 |
|                       i_tc_compare_new                                                                |     0.007 |
|                     output_cnt.next_start_int_equ                                                     |     0.004 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     2.179 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                            |     0.296 |
|                       slicel_slicem_implementation.mux                                                |     0.296 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                            |     0.286 |
|                       slicel_slicem_implementation.mux                                                |     0.286 |
|                     dsp48_twoscomp.bypass_cmp_im                                                      |     0.061 |
|                     dsp48_twoscomp.bypass_cmp_re                                                      |     0.048 |
|                     dsp48s.has_subs.delay_FWD_inv                                                     |    <0.001 |
|                     dsp48s.has_subs.delay_sng_FWD                                                     |     0.004 |
|                     dsp48s.has_subs.delay_sng_INV                                                     |     0.002 |
|                     in_comm_ctr_del                                                                   |     0.008 |
|                     in_commutator_A                                                                   |     0.126 |
|                     in_commutator_B                                                                   |     0.081 |
|                     mux_in_A                                                                          |     0.084 |
|                     mux_in_B                                                                          |     0.125 |
|                     mux_out_A                                                                         |     0.184 |
|                     mux_out_B                                                                         |     0.181 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |     0.002 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |     0.002 |
|                         i_bb_inst                                                                     |     0.002 |
|                     out_comm_ctr_del_2                                                                |     0.006 |
|                     out_commutator_A                                                                  |     0.212 |
|                     out_commutator_B                                                                  |     0.204 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                                      |     1.407 |
|                   FW_1.BF_1                                                                           |     1.407 |
|                     in_commutator_A                                                                   |     0.113 |
|                     in_commutator_B                                                                   |     0.076 |
|                     mux_in_A                                                                          |     0.187 |
|                     mux_in_B                                                                          |     0.237 |
|                     mux_out_A                                                                         |     0.180 |
|                     mux_out_B                                                                         |     0.170 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                     out_commutator_A                                                                  |     0.073 |
|                     out_commutator_B                                                                  |     0.117 |
|                   no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                   no_addr_gen.var_bf2_start_delay.var_bf2_start_delay_mux                             |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                           |     0.000 |
|                     slicel_slicem_implementation.mux                                                  |    <0.001 |
|                 run_time_1.MUX0                                                                       |     0.013 |
|                   use_mux8.mux8                                                                       |     0.013 |
|                 timing_cnts_has_nfft.sub                                                              |     0.002 |
|                   subtracter                                                                          |     0.002 |
|                     i_baseblox.i_baseblox_addsub                                                      |     0.002 |
|                       no_pipelining.the_addsub                                                        |     0.002 |
|                         i_lut6.i_lut6_addsub                                                          |     0.002 |
|                           i_q.i_simple.qreg                                                           |     0.002 |
|       fixed18_to_float_inst_imag                                                                      |     0.989 |
|         U0                                                                                            |     0.989 |
|           i_synth                                                                                     |     0.989 |
|             FIX_TO_FLT_OP.SPD.OP                                                                      |     0.979 |
|               FIXED_DATA_SIGNED.M_ABS                                                                 |     0.376 |
|               LZE                                                                                     |     0.527 |
|                 ZERO_DET_CC_1                                                                         |     0.502 |
|                 ZERO_DET_CC_2.CC                                                                      |     0.025 |
|               OP                                                                                      |     0.043 |
|               ROUND                                                                                   |     0.002 |
|                 LOGIC.RND1                                                                            |    <0.001 |
|                 LOGIC.RND2                                                                            |     0.002 |
|                 RND_BIT_GEN                                                                           |     0.000 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                 |     0.000 |
|             i_nd_to_rdy                                                                               |     0.011 |
|       fixed18_to_float_inst_real                                                                      |     0.926 |
|         U0                                                                                            |     0.926 |
|           i_synth                                                                                     |     0.926 |
|             FIX_TO_FLT_OP.SPD.OP                                                                      |     0.918 |
|               FIXED_DATA_SIGNED.M_ABS                                                                 |     0.350 |
|               LZE                                                                                     |     0.485 |
|                 ZERO_DET_CC_1                                                                         |     0.459 |
|                 ZERO_DET_CC_2.CC                                                                      |     0.026 |
|               OP                                                                                      |     0.045 |
|               ROUND                                                                                   |     0.002 |
|                 LOGIC.RND1                                                                            |    <0.001 |
|                 LOGIC.RND2                                                                            |     0.002 |
|                 RND_BIT_GEN                                                                           |     0.000 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                 |     0.000 |
|             i_nd_to_rdy                                                                               |     0.008 |
|       float_to_fixed18_inst                                                                           |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_synth                                                                                     |    <0.001 |
|             FLT_TO_FIX_OP.SPD.OP                                                                      |    <0.001 |
|               ALIGN_Z_D                                                                               |    <0.001 |
|                 EQ_ZERO                                                                               |    <0.001 |
|                   CARRY_ZERO_DET                                                                      |    <0.001 |
|               ROUND                                                                                   |    <0.001 |
|             i_nd_to_rdy                                                                               |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


