TimeQuest Timing Analyzer report for top
Fri Aug 25 13:20:50 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'speed_select:speed_select|buad_clk_tx_reg'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_tx_reg'
 18. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 19. Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 20. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 21. Recovery: 'check_pin:check_pin_instance|tx_start'
 22. Recovery: 'rs232_rx'
 23. Recovery: 'speed_select:speed_select|buad_clk_tx_reg'
 24. Recovery: 'clk'
 25. Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 26. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 28. Removal: 'check_pin:check_pin_instance|tx_start'
 29. Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 30. Removal: 'clk'
 31. Removal: 'speed_select:speed_select|buad_clk_tx_reg'
 32. Removal: 'rs232_rx'
 33. Minimum Pulse Width: 'clk'
 34. Minimum Pulse Width: 'rs232_rx'
 35. Minimum Pulse Width: 'check_pin:check_pin_instance|tx_start'
 36. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 37. Minimum Pulse Width: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 38. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 39. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_tx_reg'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; check_pin:check_pin_instance|tx_start     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { check_pin:check_pin_instance|tx_start }     ;
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_tx:my_uart_tx|tx_complete_reg }     ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; speed_select:speed_select|buad_clk_tx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_tx_reg } ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 77.33 MHz  ; 77.33 MHz       ; clk                                       ;      ;
; 83.79 MHz  ; 83.79 MHz       ; speed_select:speed_select|buad_clk_tx_reg ;      ;
; 89.21 MHz  ; 89.21 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 406.67 MHz ; 406.67 MHz      ; my_uart_tx:my_uart_tx|tx_complete_reg     ;      ;
; 444.25 MHz ; 444.25 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -11.932 ; -1256.135     ;
; speed_select:speed_select|buad_clk_tx_reg ; -5.884  ; -58.063       ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.105  ; -91.752       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -1.459  ; -1.459        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.251  ; -1.251        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.408 ; -2.408        ;
; speed_select:speed_select|buad_clk_tx_reg ; -2.247 ; -2.247        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.223 ; -9.969        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 1.661  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.697  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; check_pin:check_pin_instance|tx_start     ; -5.448 ; -5.448        ;
; rs232_rx                                  ; -5.084 ; -5.084        ;
; speed_select:speed_select|buad_clk_tx_reg ; -4.556 ; -20.346       ;
; clk                                       ; -4.471 ; -331.327      ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -2.328 ; -4.656        ;
; speed_select:speed_select|buad_clk_rx_reg ; 2.359  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.413 ; -2.413        ;
; check_pin:check_pin_instance|tx_start     ; 0.894  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 2.774  ; 0.000         ;
; clk                                       ; 2.992  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 3.341  ; 0.000         ;
; rs232_rx                                  ; 5.530  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; check_pin:check_pin_instance|tx_start     ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                  ;
+---------+---------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.932 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.599     ;
; -11.930 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.597     ;
; -11.925 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.592     ;
; -11.808 ; ir_recieve:ir_recieve_instance|time_cnt[12] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.475     ;
; -11.806 ; ir_recieve:ir_recieve_instance|time_cnt[12] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.473     ;
; -11.801 ; ir_recieve:ir_recieve_instance|time_cnt[12] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.468     ;
; -11.787 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.454     ;
; -11.785 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.452     ;
; -11.780 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.447     ;
; -11.752 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.419     ;
; -11.752 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.419     ;
; -11.752 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.419     ;
; -11.752 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.419     ;
; -11.752 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[13]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.419     ;
; -11.748 ; ir_recieve:ir_recieve_instance|time_cnt[14] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.415     ;
; -11.746 ; ir_recieve:ir_recieve_instance|time_cnt[14] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.413     ;
; -11.741 ; ir_recieve:ir_recieve_instance|time_cnt[14] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.408     ;
; -11.688 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.355     ;
; -11.673 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.340     ;
; -11.671 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[14]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.338     ;
; -11.671 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.338     ;
; -11.671 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.338     ;
; -11.671 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.338     ;
; -11.671 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.338     ;
; -11.669 ; ir_recieve:ir_recieve_instance|time_cnt[6]  ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.336     ;
; -11.667 ; ir_recieve:ir_recieve_instance|time_cnt[6]  ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.334     ;
; -11.666 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.333     ;
; -11.662 ; ir_recieve:ir_recieve_instance|time_cnt[6]  ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.329     ;
; -11.658 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.325     ;
; -11.658 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.325     ;
; -11.658 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.325     ;
; -11.633 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.633 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.633 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.633 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.633 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[13]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.288     ;
; -11.621 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.288     ;
; -11.621 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.288     ;
; -11.607 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.274     ;
; -11.607 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.274     ;
; -11.607 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.274     ;
; -11.607 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.274     ;
; -11.607 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[13]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.274     ;
; -11.582 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.249     ;
; -11.580 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.247     ;
; -11.575 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.242     ;
; -11.573 ; ir_recieve:ir_recieve_instance|time_cnt[26] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.240     ;
; -11.571 ; ir_recieve:ir_recieve_instance|time_cnt[26] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.238     ;
; -11.569 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.236     ;
; -11.566 ; ir_recieve:ir_recieve_instance|time_cnt[26] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.233     ;
; -11.552 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[14]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.219     ;
; -11.552 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.219     ;
; -11.552 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.219     ;
; -11.547 ; ir_recieve:ir_recieve_instance|time_cnt[12] ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.214     ;
; -11.543 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.210     ;
; -11.539 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.206     ;
; -11.539 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.206     ;
; -11.539 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.206     ;
; -11.526 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[14]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.193     ;
; -11.526 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.193     ;
; -11.526 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.193     ;
; -11.526 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.193     ;
; -11.513 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.180     ;
; -11.513 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.180     ;
; -11.513 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.180     ;
; -11.502 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.169     ;
; -11.502 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.169     ;
; -11.502 ; ir_recieve:ir_recieve_instance|time_cnt[5]  ; ir_recieve:ir_recieve_instance|time_cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.169     ;
; -11.493 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.160     ;
; -11.493 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.160     ;
; -11.493 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.160     ;
; -11.493 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.160     ;
; -11.493 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[13]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.160     ;
; -11.487 ; ir_recieve:ir_recieve_instance|time_cnt[14] ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.154     ;
; -11.476 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.143     ;
; -11.476 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.143     ;
; -11.476 ; ir_recieve:ir_recieve_instance|time_cnt[22] ; ir_recieve:ir_recieve_instance|time_cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.143     ;
; -11.473 ; ir_recieve:ir_recieve_instance|time_cnt[24] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.140     ;
; -11.471 ; ir_recieve:ir_recieve_instance|time_cnt[24] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.138     ;
; -11.466 ; ir_recieve:ir_recieve_instance|time_cnt[24] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.133     ;
; -11.456 ; ir_recieve:ir_recieve_instance|time_cnt[19] ; ir_recieve:ir_recieve_instance|recieved_data[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.123     ;
; -11.454 ; ir_recieve:ir_recieve_instance|time_cnt[19] ; ir_recieve:ir_recieve_instance|recieved_data[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.121     ;
; -11.449 ; ir_recieve:ir_recieve_instance|time_cnt[19] ; ir_recieve:ir_recieve_instance|recieved_data[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.116     ;
; -11.429 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.096     ;
; -11.412 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[14]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.079     ;
; -11.412 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.079     ;
; -11.412 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.079     ;
; -11.412 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.079     ;
; -11.408 ; ir_recieve:ir_recieve_instance|time_cnt[6]  ; ir_recieve:ir_recieve_instance|recieved_data[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.075     ;
; -11.403 ; ir_recieve:ir_recieve_instance|time_cnt[23] ; ir_recieve:ir_recieve_instance|time_cnt[15]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.070     ;
; -11.402 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.069     ;
; -11.402 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|time_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.069     ;
; -11.402 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|time_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.069     ;
; -11.402 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|time_cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.069     ;
; -11.402 ; ir_recieve:ir_recieve_instance|time_cnt[20] ; ir_recieve:ir_recieve_instance|time_cnt[13]     ; clk          ; clk         ; 1.000        ; 0.000      ; 12.069     ;
; -11.399 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; ir_recieve:ir_recieve_instance|time_cnt[17] ; ir_recieve:ir_recieve_instance|time_cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.066     ;
; -11.393 ; ir_recieve:ir_recieve_instance|time_cnt[26] ; ir_recieve:ir_recieve_instance|time_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 12.060     ;
+---------+---------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                             ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.884 ; my_uart_tx:my_uart_tx|tx_data_reg[6]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 6.551      ;
; -5.689 ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 6.356      ;
; -5.527 ; my_uart_tx:my_uart_tx|tx_data_reg[5]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 6.194      ;
; -5.467 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.634      ;
; -5.260 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.427      ;
; -5.260 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.427      ;
; -5.257 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.424      ;
; -5.033 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.200      ;
; -5.033 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.200      ;
; -5.033 ; my_uart_tx:my_uart_tx|tx_data_reg[2]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 5.700      ;
; -5.030 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.197      ;
; -4.856 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.023      ;
; -4.856 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.023      ;
; -4.853 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.020      ;
; -4.714 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.881      ;
; -4.492 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.659      ;
; -4.492 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.659      ;
; -4.489 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.656      ;
; -4.484 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.651      ;
; -4.429 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.596      ;
; -4.399 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.566      ;
; -4.243 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.410      ;
; -4.184 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.351      ;
; -4.081 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.248      ;
; -4.081 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.248      ;
; -4.081 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.248      ;
; -4.081 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.248      ;
; -4.081 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.248      ;
; -4.024 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.191      ;
; -3.854 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.021      ;
; -3.854 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.021      ;
; -3.854 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.021      ;
; -3.854 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.021      ;
; -3.854 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.021      ;
; -3.812 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.979      ;
; -3.677 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.844      ;
; -3.677 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.844      ;
; -3.677 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.844      ;
; -3.677 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.844      ;
; -3.677 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.844      ;
; -3.600 ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 4.267      ;
; -3.569 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.736      ;
; -3.531 ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 4.198      ;
; -3.313 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.480      ;
; -3.313 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.480      ;
; -3.313 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.480      ;
; -3.313 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.480      ;
; -3.313 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.480      ;
; -3.233 ; my_uart_tx:my_uart_tx|tx_data_reg[7]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.900      ;
; -3.095 ; my_uart_tx:my_uart_tx|tx_data_reg[3]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.762      ;
; -2.961 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.128      ;
; -2.349 ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 2.633      ;
; -1.951 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.618      ;
; -1.938 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.605      ;
; -1.937 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.604      ;
; -1.875 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.542      ;
; -1.773 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.440      ;
; -1.772 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.439      ;
; -1.770 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.437      ;
; -1.765 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.432      ;
; -1.745 ; check_pin:check_pin_instance|tx_data[2]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 2.029      ;
; -1.743 ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 2.027      ;
; -1.714 ; check_pin:check_pin_instance|tx_data[7]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 1.998      ;
; -1.710 ; check_pin:check_pin_instance|tx_data[3]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 1.994      ;
; -1.628 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.295      ;
; -1.579 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.246      ;
; -1.579 ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 1.863      ;
; -1.578 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.245      ;
; -1.560 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.227      ;
; -1.316 ; check_pin:check_pin_instance|tx_data[6]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 1.600      ;
; -1.313 ; check_pin:check_pin_instance|tx_data[5]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 1.597      ;
; -1.299 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.966      ;
; -1.293 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.960      ;
; -1.291 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.958      ;
; 2.193  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 3.798      ; 2.148      ;
; 2.693  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 3.798      ; 2.148      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -4.940 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.107      ;
; -4.940 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.107      ;
; -4.873 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.040      ;
; -4.870 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.037      ;
; -4.742 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.909      ;
; -4.742 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.909      ;
; -4.730 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.897      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.715 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.882      ;
; -4.673 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.840      ;
; -4.673 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.840      ;
; -4.614 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.781      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.490 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.657      ;
; -4.480 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.647      ;
; -4.454 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.621      ;
; -4.373 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.540      ;
; -4.370 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.537      ;
; -4.357 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.524      ;
; -4.351 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.518      ;
; -4.351 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.518      ;
; -4.340 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.507      ;
; -4.315 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.482      ;
; -4.315 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.482      ;
; -4.277 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.444      ;
; -4.258 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.425      ;
; -4.224 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.391      ;
; -4.223 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.390      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.120 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.287      ;
; -4.110 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.277      ;
; -4.002 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.169      ;
; -3.996 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.163      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.802 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.969      ;
; -3.468 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.635      ;
; -3.139 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.306      ;
; -3.021 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.188      ;
; -3.020 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.187      ;
; -2.676 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.343      ;
; -2.436 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.103      ;
; -2.387 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.554      ;
; -2.185 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.852      ;
; -2.154 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.821      ;
; -2.154 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.821      ;
; -2.142 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.809      ;
; -2.109 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.776      ;
; -2.067 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.734      ;
; -1.921 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.588      ;
; -1.911 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.578      ;
; -1.894 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.561      ;
; -1.894 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.561      ;
; -1.878 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.545      ;
; -1.866 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.533      ;
; -1.824 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.491      ;
; -1.705 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.372      ;
; -1.695 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.362      ;
; -1.622 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.289      ;
; -1.563 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.230      ;
; -1.561 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.228      ;
; -1.544 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.211      ;
; -1.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.208      ;
; -1.491 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.158      ;
; -1.346 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.013      ;
; -1.341 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.008      ;
; -1.321 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.988      ;
; -1.301 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.968      ;
; -1.294 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.961      ;
; -1.214 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.881      ;
; -1.213 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.880      ;
; -1.212 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.879      ;
; -1.204 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.871      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                   ;
+--------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.459 ; check_pin:check_pin_instance|tx_count[0] ; check_pin:check_pin_instance|tx_end ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.126      ;
; -1.215 ; check_pin:check_pin_instance|tx_end      ; check_pin:check_pin_instance|tx_end ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 1.882      ;
+--------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.251 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.918      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.408 ; check_pin:check_pin_instance|tx_start            ; check_pin:check_pin_instance|tx_start            ; check_pin:check_pin_instance|tx_start ; clk         ; 0.000        ; 3.681      ; 1.870      ;
; -1.908 ; check_pin:check_pin_instance|tx_start            ; check_pin:check_pin_instance|tx_start            ; check_pin:check_pin_instance|tx_start ; clk         ; -0.500       ; 3.681      ; 1.870      ;
; 1.411  ; Buff_temp[20]                                    ; Rx_cmd[20]                                       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.632      ;
; 1.428  ; Buff_temp[5]                                     ; Rx_cmd[5]                                        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.649      ;
; 1.429  ; flag_reg                                         ; Current.WAIT                                     ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.770      ; 1.920      ;
; 1.605  ; flag_reg                                         ; Flag_temp                                        ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.770      ; 2.096      ;
; 1.649  ; Buff_temp[22]                                    ; Buff_temp[22]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.659  ; Buff_temp[2]                                     ; Buff_temp[2]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.659  ; ir_recieve:ir_recieve_instance|cyc_cnt[0]        ; ir_recieve:ir_recieve_instance|cyc_cnt[0]        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.660  ; Buff_temp[11]                                    ; Buff_temp[11]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.660  ; Buff_temp[13]                                    ; Buff_temp[13]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.665  ; Buff_temp[11]                                    ; Buff_temp[19]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.667  ; Buff_temp[2]                                     ; Buff_temp[10]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.668  ; Buff_temp[18]                                    ; Buff_temp[18]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.669  ; Buff_temp[12]                                    ; Buff_temp[12]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.671  ; Buff_temp[12]                                    ; Buff_temp[20]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.676  ; Buff_temp[18]                                    ; Rx_cmd[18]                                       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.676  ; Buff_temp[1]                                     ; Buff_temp[1]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.693  ; Buff_temp[0]                                     ; Buff_temp[0]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.696  ; Buff_temp[0]                                     ; Rx_cmd[0]                                        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.706  ; Buff_temp[0]                                     ; Buff_temp[8]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.799  ; Buff_temp[16]                                    ; Rx_cmd[16]                                       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.020      ;
; 1.805  ; Buff_temp[22]                                    ; Rx_cmd[22]                                       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.026      ;
; 1.806  ; Buff_temp[6]                                     ; Rx_cmd[6]                                        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.027      ;
; 1.822  ; Buff_temp[23]                                    ; Rx_cmd[23]                                       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.043      ;
; 1.909  ; Buff_temp[21]                                    ; Buff_temp[21]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.921  ; Buff_temp[9]                                     ; Buff_temp[9]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.925  ; Buff_temp[16]                                    ; Buff_temp[16]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.927  ; ir_recieve:ir_recieve_instance|time_cnt[29]      ; ir_recieve:ir_recieve_instance|time_cnt[29]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.943  ; Buff_temp[14]                                    ; Buff_temp[14]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.946  ; Buff_temp[6]                                     ; Buff_temp[6]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.948  ; Buff_temp[5]                                     ; Buff_temp[13]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.954  ; Buff_temp[14]                                    ; Buff_temp[22]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.175      ;
; 1.976  ; Current.WAIT                                     ; Buff_temp[3]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.197      ;
; 1.981  ; Current.WAIT                                     ; Buff_temp[19]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.202      ;
; 1.992  ; Current.WAIT                                     ; Buff_temp[11]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.213      ;
; 2.020  ; my_uart_rx:my_uart_rx|rx_enable_reg              ; speed_select:speed_select|buad_clk_rx_reg        ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.298      ;
; 2.085  ; speed_select:speed_select|cnt_tx[12]             ; speed_select:speed_select|cnt_tx[12]             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.306      ;
; 2.094  ; ir_recieve:ir_recieve_instance|start_cnt[0]      ; ir_recieve:ir_recieve_instance|start_cnt[0]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.315      ;
; 2.107  ; linkCMP                                          ; linkCMP                                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; ir_recieve:ir_recieve_instance|recieved_data[5]  ; ir_recieve:ir_recieve_instance|recieved_data[5]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; ir_recieve:ir_recieve_instance|start_cnt[7]      ; ir_recieve:ir_recieve_instance|start_cnt[7]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; ir_recieve:ir_recieve_instance|time_cnt[31]      ; ir_recieve:ir_recieve_instance|time_cnt[31]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; speed_select:speed_select|cnt_tx[6]              ; speed_select:speed_select|cnt_tx[6]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; speed_select:speed_select|cnt_rx[6]              ; speed_select:speed_select|cnt_rx[6]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; ir_recieve:ir_recieve_instance|cyc_cnt[1]        ; ir_recieve:ir_recieve_instance|cyc_cnt[1]        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; ir_recieve:ir_recieve_instance|cyc_cnt[2]        ; ir_recieve:ir_recieve_instance|cyc_cnt[2]        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; ir_recieve:ir_recieve_instance|recieved_data[9]  ; ir_recieve:ir_recieve_instance|recieved_data[9]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.125  ; ir_recieve:ir_recieve_instance|start_bits[2]     ; ir_recieve:ir_recieve_instance|start_bits[2]     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; check_pin:check_pin_instance|tx_counter[5]       ; check_pin:check_pin_instance|tx_counter[5]       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; check_pin:check_pin_instance|tx_counter[15]      ; check_pin:check_pin_instance|tx_counter[15]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.134  ; check_pin:check_pin_instance|tx_counter[8]       ; check_pin:check_pin_instance|tx_counter[8]       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; ir_recieve:ir_recieve_instance|data_start        ; ir_recieve:ir_recieve_instance|data_start        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_tx[8]              ; speed_select:speed_select|cnt_tx[8]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_tx[5]              ; speed_select:speed_select|cnt_tx[5]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_tx[3]              ; speed_select:speed_select|cnt_tx[3]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]              ; speed_select:speed_select|cnt_rx[8]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]              ; speed_select:speed_select|cnt_rx[5]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; check_pin:check_pin_instance|tx_counter[7]       ; check_pin:check_pin_instance|tx_counter[7]       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; ir_recieve:ir_recieve_instance|recieved_data[2]  ; ir_recieve:ir_recieve_instance|recieved_data[2]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.139  ; ir_rst                                           ; ir_rst                                           ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.143  ; ir_recieve:ir_recieve_instance|time_cnt[22]      ; ir_recieve:ir_recieve_instance|time_cnt[22]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; speed_select:speed_select|cnt_tx[7]              ; speed_select:speed_select|cnt_tx[7]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; speed_select:speed_select|cnt_rx[3]              ; speed_select:speed_select|cnt_rx[3]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; check_pin:check_pin_instance|tx_counter[9]       ; check_pin:check_pin_instance|tx_counter[9]       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; check_pin:check_pin_instance|tx_counter[10]      ; check_pin:check_pin_instance|tx_counter[10]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; ir_recieve:ir_recieve_instance|recieved_data[8]  ; ir_recieve:ir_recieve_instance|recieved_data[8]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; ir_recieve:ir_recieve_instance|cyc_cnt[7]        ; ir_recieve:ir_recieve_instance|cyc_cnt[7]        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; ir_recieve:ir_recieve_instance|time_cnt[17]      ; ir_recieve:ir_recieve_instance|time_cnt[17]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; check_pin:check_pin_instance|tx_counter[0]       ; check_pin:check_pin_instance|tx_counter[0]       ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.152  ; ir_recieve:ir_recieve_instance|start_cnt[1]      ; ir_recieve:ir_recieve_instance|start_cnt[1]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; speed_select:speed_select|cnt_rx[7]              ; speed_select:speed_select|cnt_rx[7]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; ir_recieve:ir_recieve_instance|start_cnt[2]      ; ir_recieve:ir_recieve_instance|start_cnt[2]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.153  ; ir_recieve:ir_recieve_instance|start_cnt[1]      ; ir_recieve:ir_recieve_instance|start_cnt[0]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.161  ; ir_recieve:ir_recieve_instance|time_cnt[27]      ; ir_recieve:ir_recieve_instance|time_cnt[27]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.382      ;
; 2.204  ; Current.WAIT                                     ; Buff_temp[7]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.425      ;
; 2.212  ; ir_recieve:ir_recieve_instance|time_cnt[15]      ; ir_recieve:ir_recieve_instance|time_cnt[15]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; Buff_temp[7]                                     ; Buff_temp[7]                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; ir_recieve:ir_recieve_instance|time_cnt[25]      ; ir_recieve:ir_recieve_instance|time_cnt[25]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_tx[9]              ; speed_select:speed_select|cnt_tx[9]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_tx[11]             ; speed_select:speed_select|cnt_tx[11]             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[12]             ; speed_select:speed_select|cnt_rx[12]             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; ir_recieve:ir_recieve_instance|time_cnt[30]      ; ir_recieve:ir_recieve_instance|time_cnt[30]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; speed_select:speed_select|cnt_tx[10]             ; speed_select:speed_select|cnt_tx[10]             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; speed_select:speed_select|cnt_rx[10]             ; speed_select:speed_select|cnt_rx[10]             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.230  ; Current.IDLE                                     ; Current.IDLE                                     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.230  ; Buff_temp[10]                                    ; Buff_temp[10]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.230  ; ir_recieve:ir_recieve_instance|recieved_data[10] ; ir_recieve:ir_recieve_instance|recieved_data[10] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.231  ; ir_recieve:ir_recieve_instance|cyc_cnt[4]        ; ir_recieve:ir_recieve_instance|cyc_cnt[4]        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.232  ; ir_recieve:ir_recieve_instance|start_bits[1]     ; ir_recieve:ir_recieve_instance|start_bits[1]     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.232  ; check_pin:check_pin_instance|tx_counter[11]      ; check_pin:check_pin_instance|tx_counter[11]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.233  ; ir_recieve:ir_recieve_instance|start_bits[0]     ; ir_recieve:ir_recieve_instance|start_bits[0]     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.454      ;
; 2.235  ; Buff_temp[9]                                     ; Buff_temp[17]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.456      ;
; 2.237  ; ir_recieve:ir_recieve_instance|time_cnt[28]      ; ir_recieve:ir_recieve_instance|time_cnt[28]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.458      ;
; 2.238  ; Buff_temp[13]                                    ; Buff_temp[21]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.459      ;
; 2.239  ; speed_select:speed_select|cnt_tx[2]              ; speed_select:speed_select|cnt_tx[2]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.460      ;
; 2.239  ; speed_select:speed_select|cnt_rx[2]              ; speed_select:speed_select|cnt_rx[2]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.460      ;
; 2.240  ; speed_select:speed_select|cnt_tx[0]              ; speed_select:speed_select|cnt_tx[0]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.461      ;
; 2.240  ; speed_select:speed_select|cnt_rx[0]              ; speed_select:speed_select|cnt_rx[0]              ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.461      ;
; 2.241  ; Buff_temp[20]                                    ; Buff_temp[20]                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.462      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                              ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.247 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 3.798      ; 2.148      ;
; -1.747 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 3.798      ; 2.148      ;
; 1.737  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.958      ;
; 1.739  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.960      ;
; 1.745  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.966      ;
; 1.759  ; check_pin:check_pin_instance|tx_data[5]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 1.597      ;
; 1.762  ; check_pin:check_pin_instance|tx_data[6]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 1.600      ;
; 2.006  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.227      ;
; 2.024  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.245      ;
; 2.025  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.246      ;
; 2.025  ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 1.863      ;
; 2.074  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.295      ;
; 2.156  ; check_pin:check_pin_instance|tx_data[3]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 1.994      ;
; 2.160  ; check_pin:check_pin_instance|tx_data[7]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 1.998      ;
; 2.189  ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 2.027      ;
; 2.191  ; check_pin:check_pin_instance|tx_data[2]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 2.029      ;
; 2.211  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.432      ;
; 2.216  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.437      ;
; 2.218  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.439      ;
; 2.219  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.440      ;
; 2.321  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.542      ;
; 2.383  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.604      ;
; 2.384  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.605      ;
; 2.397  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.618      ;
; 2.795  ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 2.633      ;
; 3.407  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.128      ;
; 3.541  ; my_uart_tx:my_uart_tx|tx_data_reg[3]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.762      ;
; 3.679  ; my_uart_tx:my_uart_tx|tx_data_reg[7]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.900      ;
; 3.759  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.480      ;
; 3.759  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.480      ;
; 3.759  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.480      ;
; 3.759  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.480      ;
; 3.759  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.480      ;
; 3.977  ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 4.198      ;
; 4.015  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.736      ;
; 4.046  ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 4.267      ;
; 4.123  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.844      ;
; 4.123  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.844      ;
; 4.123  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.844      ;
; 4.123  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.844      ;
; 4.123  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.844      ;
; 4.258  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.979      ;
; 4.270  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.991      ;
; 4.300  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.021      ;
; 4.300  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.021      ;
; 4.300  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.021      ;
; 4.300  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.021      ;
; 4.300  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.021      ;
; 4.470  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.191      ;
; 4.527  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.248      ;
; 4.527  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.248      ;
; 4.527  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.248      ;
; 4.527  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.248      ;
; 4.527  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.248      ;
; 4.630  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.351      ;
; 4.689  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.410      ;
; 4.875  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.596      ;
; 4.930  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.651      ;
; 4.935  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.656      ;
; 4.938  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.659      ;
; 4.938  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.659      ;
; 4.950  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.671      ;
; 5.299  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.020      ;
; 5.302  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.023      ;
; 5.302  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.023      ;
; 5.476  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.197      ;
; 5.479  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.200      ;
; 5.479  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.200      ;
; 5.479  ; my_uart_tx:my_uart_tx|tx_data_reg[2]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 5.700      ;
; 5.512  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.233      ;
; 5.703  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.424      ;
; 5.706  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.427      ;
; 5.706  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.427      ;
; 5.973  ; my_uart_tx:my_uart_tx|tx_data_reg[5]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 6.194      ;
; 6.135  ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 6.356      ;
; 6.330  ; my_uart_tx:my_uart_tx|tx_data_reg[6]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 6.551      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -1.223 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.723 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.136      ;
; -0.185 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 5.798      ;
; 0.185  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.168      ;
; 0.269  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.252      ;
; 0.272  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.255      ;
; 0.315  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 5.798      ;
; 0.439  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.422      ;
; 0.442  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.425      ;
; 0.456  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.439      ;
; 0.480  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 6.463      ;
; 0.685  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.168      ;
; 0.769  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.252      ;
; 0.772  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.255      ;
; 0.939  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.422      ;
; 0.942  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.425      ;
; 0.956  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.439      ;
; 0.980  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 6.463      ;
; 1.650  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.871      ;
; 1.658  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.880      ;
; 1.660  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.881      ;
; 1.740  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.961      ;
; 1.747  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.968      ;
; 1.767  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.988      ;
; 1.787  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.008      ;
; 1.792  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.013      ;
; 1.937  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.158      ;
; 1.987  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.208      ;
; 1.990  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.211      ;
; 2.007  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.228      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.230      ;
; 2.068  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.289      ;
; 2.141  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.362      ;
; 2.151  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.372      ;
; 2.270  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.491      ;
; 2.312  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.533      ;
; 2.324  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.545      ;
; 2.340  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.561      ;
; 2.340  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.561      ;
; 2.357  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.578      ;
; 2.367  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.588      ;
; 2.513  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.734      ;
; 2.555  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.776      ;
; 2.588  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.809      ;
; 2.600  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.821      ;
; 2.600  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.821      ;
; 2.631  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.852      ;
; 2.833  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.554      ;
; 2.882  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.103      ;
; 3.122  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.343      ;
; 3.364  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.085      ;
; 3.455  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.176      ;
; 3.463  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.184      ;
; 3.466  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.187      ;
; 3.467  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.188      ;
; 3.538  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.259      ;
; 3.585  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.306      ;
; 3.668  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.389      ;
; 3.681  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.402      ;
; 3.838  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.559      ;
; 3.842  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.563      ;
; 3.872  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.593      ;
; 3.914  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.635      ;
; 4.020  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.741      ;
; 4.358  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.079      ;
; 4.364  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.085      ;
; 4.390  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.111      ;
; 4.411  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.132      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.268      ;
; 4.556  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.277      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                   ;
+-------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.661 ; check_pin:check_pin_instance|tx_end      ; check_pin:check_pin_instance|tx_end ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 1.882      ;
; 1.905 ; check_pin:check_pin_instance|tx_count[0] ; check_pin:check_pin_instance|tx_end ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.126      ;
+-------+------------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.697 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.918      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -5.448 ; ir_rst                                ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 1.000        ; -0.682     ; 5.433      ;
; -0.948 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.500        ; 2.999      ; 4.490      ;
; -0.448 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 1.000        ; 2.999      ; 4.490      ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -5.084 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.798     ; 3.953      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.556 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 4.840      ;
; -4.210 ; ir_rst                              ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.117      ; 4.494      ;
; -2.895 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.117      ; 3.679      ;
; -2.895 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.117      ; 3.679      ;
; -2.895 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.117      ; 3.679      ;
; -2.895 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.117      ; 3.679      ;
; -2.895 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.799      ; 3.861      ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                             ;
+--------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[4]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[3]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[6]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[10]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[15]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.471 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[13]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.138      ;
; -4.422 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.089      ;
; -4.422 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.089      ;
; -4.422 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.089      ;
; -4.405 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.072      ;
; -4.405 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.072      ;
; -4.405 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.072      ;
; -4.405 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.072      ;
; -4.403 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[2]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.070      ;
; -4.403 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[8]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.070      ;
; -4.403 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[7]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.070      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[6]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[5]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[4]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[3]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[0]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[1]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[2]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.400 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[7]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.384 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[5]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.051      ;
; -4.384 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[1]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.051      ;
; -4.384 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[0]       ; clk          ; clk         ; 1.000        ; 0.000      ; 5.051      ;
; -4.372 ; ir_rst    ; ir_recieve:ir_recieve_instance|data_start        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.039      ;
; -4.372 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[31]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.039      ;
; -4.360 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.027      ;
; -4.360 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[16]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.027      ;
; -4.360 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[30]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.027      ;
; -4.360 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[26]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.027      ;
; -4.360 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[25]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.027      ;
; -4.359 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[29]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.026      ;
; -4.359 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[28]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.026      ;
; -4.359 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[27]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.026      ;
; -4.359 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[24]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.026      ;
; -3.932 ; ir_rst    ; ir_recieve:ir_recieve_instance|sda_reg[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.599      ;
; -3.932 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.599      ;
; -3.932 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.599      ;
; -3.932 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.599      ;
; -3.932 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.599      ;
; -3.869 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[14]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.536      ;
; -3.869 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[12]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.536      ;
; -3.869 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[9]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.536      ;
; -3.869 ; ir_rst    ; ir_recieve:ir_recieve_instance|sda_reg[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.536      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[9]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[8]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[10]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[11]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[12]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[13]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[14]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[15]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.860 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.527      ;
; -3.833 ; ir_rst    ; check_pin:check_pin_instance|end_ready           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.500      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[23]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[22]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[21]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[20]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[19]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[18]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[17]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.632 ; ir_rst    ; check_pin:check_pin_instance|tx_start            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.299      ;
; -3.045 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieve_status    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.712      ;
; -3.045 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[11]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.712      ;
; -3.045 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.712      ;
; -3.045 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.712      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
; -2.546 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.213      ;
+--------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                             ;
+--------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.328 ; ir_rst    ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; 1.428      ; 3.923      ;
; -2.328 ; ir_rst    ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; 1.428      ; 3.923      ;
+--------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.359 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.762      ; 3.946      ;
; 2.859 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.762      ; 3.946      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.413 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.762      ; 3.946      ;
; -1.913 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.762      ; 3.946      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.894 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.000        ; 2.999      ; 4.490      ;
; 1.394 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; -0.500       ; 2.999      ; 4.490      ;
; 5.894 ; ir_rst                                ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 0.000        ; -0.682     ; 5.433      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                             ;
+-------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.774 ; ir_rst    ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; 1.428      ; 3.923      ;
; 2.774 ; ir_rst    ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; 1.428      ; 3.923      ;
+-------+-----------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                             ;
+-------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.213      ;
; 3.491 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieve_status    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.712      ;
; 3.491 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[11]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.712      ;
; 3.491 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.712      ;
; 3.491 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.712      ;
; 4.078 ; ir_rst    ; check_pin:check_pin_instance|tx_start            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.299      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[23]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[22]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[21]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[20]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[19]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[18]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[17]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.279 ; ir_rst    ; check_pin:check_pin_instance|end_ready           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.500      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[9]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[8]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[10]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[11]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[12]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[13]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[14]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[15]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.306 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.527      ;
; 4.315 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[14]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.536      ;
; 4.315 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[12]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.536      ;
; 4.315 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[9]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.536      ;
; 4.315 ; ir_rst    ; ir_recieve:ir_recieve_instance|sda_reg[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.536      ;
; 4.378 ; ir_rst    ; ir_recieve:ir_recieve_instance|sda_reg[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.599      ;
; 4.378 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.599      ;
; 4.378 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.599      ;
; 4.378 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.599      ;
; 4.378 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.599      ;
; 4.805 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[29]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.026      ;
; 4.805 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[28]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.026      ;
; 4.805 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[27]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.026      ;
; 4.805 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[24]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.026      ;
; 4.806 ; ir_rst    ; ir_recieve:ir_recieve_instance|cyc_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.027      ;
; 4.806 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[16]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.027      ;
; 4.806 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[30]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.027      ;
; 4.806 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[26]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.027      ;
; 4.806 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[25]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.027      ;
; 4.818 ; ir_rst    ; ir_recieve:ir_recieve_instance|data_start        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.039      ;
; 4.818 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[31]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.039      ;
; 4.830 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.051      ;
; 4.830 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.051      ;
; 4.830 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.051      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.846 ; ir_rst    ; check_pin:check_pin_instance|tx_counter[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.067      ;
; 4.849 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.070      ;
; 4.849 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.070      ;
; 4.849 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.070      ;
; 4.851 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 5.072      ;
; 4.851 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 5.072      ;
; 4.851 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 5.072      ;
; 4.851 ; ir_rst    ; ir_recieve:ir_recieve_instance|recieved_data[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 5.072      ;
; 4.868 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 5.089      ;
; 4.868 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 5.089      ;
; 4.868 ; ir_rst    ; ir_recieve:ir_recieve_instance|start_bits[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 5.089      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[10]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[15]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
; 4.917 ; ir_rst    ; ir_recieve:ir_recieve_instance|time_cnt[13]      ; clk          ; clk         ; 0.000        ; 0.000      ; 5.138      ;
+-------+-----------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.341 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.117      ; 3.679      ;
; 3.341 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.117      ; 3.679      ;
; 3.341 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.117      ; 3.679      ;
; 3.341 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.117      ; 3.679      ;
; 3.341 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.799      ; 3.861      ;
; 4.656 ; ir_rst                              ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 4.494      ;
; 5.002 ; ir_rst                              ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.117      ; 4.840      ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.530 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.798     ; 3.953      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'check_pin:check_pin_instance|tx_start'                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx:my_uart_tx|tx_enable_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx:my_uart_tx|tx_enable_reg ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; check_pin_instance|tx_start|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; check_pin_instance|tx_start|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx|tx_enable_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx|tx_enable_reg|clk        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_end      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_end      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[0]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[0]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_end|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_end|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; my_uart_tx|tx_complete_reg|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; my_uart_tx|tx_complete_reg|regout        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg~en|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg~en|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; speed_select|buad_clk_tx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; speed_select|buad_clk_tx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 4.571 ; 4.571 ; Rise       ; clk                                       ;
;  BusA[1]  ; clk                                       ; 4.571 ; 4.571 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.034 ; 1.034 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; -4.017 ; -4.017 ; Rise       ; clk                                       ;
;  BusA[1]  ; clk                                       ; -4.017 ; -4.017 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 0.185  ; 0.185  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.026 ; 10.026 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.026 ; 10.026 ; Rise       ; clk                                       ;
; led       ; clk                                       ; 9.010  ; 9.010  ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.474 ; 10.474 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.474 ; 10.474 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.026 ; 10.026 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.026 ; 10.026 ; Rise       ; clk                                       ;
; led       ; clk                                       ; 9.010  ; 9.010  ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.474 ; 10.474 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.474 ; 10.474 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; BusB[16]   ; BusA[2]     ; 7.202 ;    ;    ; 7.202 ;
; BusB[16]   ; BusC[69]    ; 8.787 ;    ;    ; 8.787 ;
; BusD[81]   ; BusB[17]    ; 9.162 ;    ;    ; 9.162 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; BusB[16]   ; BusA[2]     ; 7.202 ;    ;    ; 7.202 ;
; BusB[16]   ; BusC[69]    ; 8.787 ;    ;    ; 8.787 ;
; BusD[81]   ; BusB[17]    ; 9.162 ;    ;    ; 9.162 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 7.818  ;      ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 7.818  ;      ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.635 ;      ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 12.247 ;      ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.394  ;      ; Rise       ; clk                                       ;
;  BusB[17] ; clk                                       ; 8.394  ;      ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 8.742  ;      ; Rise       ; clk                                       ;
;  BusC[69] ; clk                                       ; 8.742  ;      ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.138 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.138 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 7.818  ;      ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 7.818  ;      ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.635 ;      ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 12.247 ;      ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.394  ;      ; Rise       ; clk                                       ;
;  BusB[17] ; clk                                       ; 8.394  ;      ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 8.742  ;      ; Rise       ; clk                                       ;
;  BusC[69] ; clk                                       ; 8.742  ;      ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.138 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.138 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 7.818     ;           ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 7.818     ;           ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.635    ;           ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 12.247    ;           ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.394     ;           ; Rise       ; clk                                       ;
;  BusB[17] ; clk                                       ; 8.394     ;           ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 8.742     ;           ; Rise       ; clk                                       ;
;  BusC[69] ; clk                                       ; 8.742     ;           ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.138    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.138    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 7.818     ;           ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 7.818     ;           ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 10.635    ;           ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 12.247    ;           ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.394     ;           ; Rise       ; clk                                       ;
;  BusB[17] ; clk                                       ; 8.394     ;           ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 8.742     ;           ; Rise       ; clk                                       ;
;  BusC[69] ; clk                                       ; 8.742     ;           ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 10.138    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 10.138    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 13211    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 9        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 2        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 8        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 50       ; 8        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 13211    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 9        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 2        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 8        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 50       ; 8        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 84       ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 2        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 84       ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 2        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Aug 25 13:20:48 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_tx_reg speed_select:speed_select|buad_clk_tx_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_tx:my_uart_tx|tx_complete_reg my_uart_tx:my_uart_tx|tx_complete_reg
    Info (332105): create_clock -period 1.000 -name check_pin:check_pin_instance|tx_start check_pin:check_pin_instance|tx_start
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.932           -1256.135 clk 
    Info (332119):    -5.884             -58.063 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -5.105             -91.752 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.459              -1.459 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):    -1.251              -1.251 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.408              -2.408 clk 
    Info (332119):    -2.247              -2.247 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -1.223              -9.969 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.661               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     1.697               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -5.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.448              -5.448 check_pin:check_pin_instance|tx_start 
    Info (332119):    -5.084              -5.084 rs232_rx 
    Info (332119):    -4.556             -20.346 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -4.471            -331.327 clk 
    Info (332119):    -2.328              -4.656 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     2.359               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.413              -2.413 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.894               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     2.774               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     2.992               0.000 clk 
    Info (332119):     3.341               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     5.530               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_tx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Fri Aug 25 13:20:50 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


