/* Generated by Yosys 0.17+72 (git sha1 1eb1bc441, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.checker" *)
(* generator = "Amaranth" *)
module \checker (range_idx_out, check_id_in, check_valid_in, check_count_in, start, range_start_in, range_end_in, range_valid_in, range_count_in, valid_count_out, done, busy, rst, clk, check_idx_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:229" *)
  wire [32:0] \$10 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:139" *)
  wire [9:0] \$12 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:139" *)
  wire [9:0] \$13 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
  wire \$15 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *)
  wire \$17 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:179" *)
  wire [11:0] \$19 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:179" *)
  wire [11:0] \$20 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:184" *)
  wire [11:0] \$22 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:184" *)
  wire [11:0] \$23 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
  wire \$25 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *)
  wire \$27 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
  wire \$29 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$3 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:215" *)
  wire [11:0] \$31 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:215" *)
  wire [11:0] \$32 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:230" *)
  wire [11:0] \$34 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:230" *)
  wire [11:0] \$35 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$37 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
  wire \$39 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *)
  wire \$41 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:223" *)
  wire [9:0] \$43 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:223" *)
  wire [9:0] \$44 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:150" *)
  wire [9:0] \$46 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:150" *)
  wire [9:0] \$47 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$49 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
  wire \$5 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:168" *)
  wire [9:0] \$51 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:168" *)
  wire [9:0] \$52 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
  wire \$54 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *)
  wire \$56 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
  wire \$58 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:218" *)
  wire [9:0] \$60 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:218" *)
  wire [9:0] \$61 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$63 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
  wire \$65 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *)
  wire \$67 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
  wire \$69 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *)
  wire \$7 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *)
  wire \$71 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
  wire \$73 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$75 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
  wire \$77 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
  wire \$79 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *)
  wire \$81 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:189" *)
  wire [9:0] \$83 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:189" *)
  wire [9:0] \$84 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:189" *)
  wire [9:0] \$86 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:229" *)
  wire [32:0] \$9 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:76" *)
  output busy;
  reg busy = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:76" *)
  reg \busy$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:65" *)
  input [10:0] check_count_in;
  wire [10:0] check_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:63" *)
  input [63:0] check_id_in;
  wire [63:0] check_id_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:96" *)
  reg [10:0] check_idx = 11'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:96" *)
  reg [10:0] \check_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:70" *)
  output [10:0] check_idx_out;
  wire [10:0] check_idx_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:64" *)
  input check_valid_in;
  wire check_valid_in;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:110" *)
  reg [63:0] current_check = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:110" *)
  reg [63:0] \current_check$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:69" *)
  output done;
  reg done = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:69" *)
  reg \done$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:87" *)
  reg [7:0] ends_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:87" *)
  wire [63:0] ends_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:88" *)
  reg [7:0] ends_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:88" *)
  reg [63:0] ends_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:88" *)
  reg ends_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
  reg [2:0] \fsm_state$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:105" *)
  reg [8:0] left = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:105" *)
  reg [8:0] \left$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:107" *)
  reg [8:0] mid = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:107" *)
  reg [8:0] \mid$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:94" *)
  reg [10:0] num_checks = 11'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:94" *)
  reg [10:0] \num_checks$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:93" *)
  reg [8:0] num_ranges = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:93" *)
  reg [8:0] \num_ranges$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:60" *)
  input [8:0] range_count_in;
  wire [8:0] range_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:114" *)
  reg [63:0] range_end = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:114" *)
  reg [63:0] \range_end$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:58" *)
  input [63:0] range_end_in;
  wire [63:0] range_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:95" *)
  reg [8:0] range_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:95" *)
  reg [8:0] \range_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:71" *)
  output [8:0] range_idx_out;
  wire [8:0] range_idx_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:113" *)
  reg [63:0] range_start = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:113" *)
  reg [63:0] \range_start$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:57" *)
  input [63:0] range_start_in;
  wire [63:0] range_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:59" *)
  input range_valid_in;
  wire range_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:75" *)
  reg ready;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:106" *)
  reg [8:0] right = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:106" *)
  reg [8:0] \right$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:74" *)
  input start;
  wire start;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:85" *)
  reg [7:0] starts_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:85" *)
  wire [63:0] starts_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:86" *)
  reg [7:0] starts_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:86" *)
  reg [63:0] starts_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:86" *)
  reg starts_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:117" *)
  reg [31:0] valid_count = 32'd0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:117" *)
  reg [31:0] \valid_count$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:68" *)
  output [31:0] valid_count_out;
  reg [31:0] valid_count_out = 32'd0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:68" *)
  reg [31:0] \valid_count_out$next ;
  reg [63:0] ends_mem [255:0];
  initial begin
    ends_mem[0] = 64'h0000000000000000;
    ends_mem[1] = 64'h0000000000000000;
    ends_mem[2] = 64'h0000000000000000;
    ends_mem[3] = 64'h0000000000000000;
    ends_mem[4] = 64'h0000000000000000;
    ends_mem[5] = 64'h0000000000000000;
    ends_mem[6] = 64'h0000000000000000;
    ends_mem[7] = 64'h0000000000000000;
    ends_mem[8] = 64'h0000000000000000;
    ends_mem[9] = 64'h0000000000000000;
    ends_mem[10] = 64'h0000000000000000;
    ends_mem[11] = 64'h0000000000000000;
    ends_mem[12] = 64'h0000000000000000;
    ends_mem[13] = 64'h0000000000000000;
    ends_mem[14] = 64'h0000000000000000;
    ends_mem[15] = 64'h0000000000000000;
    ends_mem[16] = 64'h0000000000000000;
    ends_mem[17] = 64'h0000000000000000;
    ends_mem[18] = 64'h0000000000000000;
    ends_mem[19] = 64'h0000000000000000;
    ends_mem[20] = 64'h0000000000000000;
    ends_mem[21] = 64'h0000000000000000;
    ends_mem[22] = 64'h0000000000000000;
    ends_mem[23] = 64'h0000000000000000;
    ends_mem[24] = 64'h0000000000000000;
    ends_mem[25] = 64'h0000000000000000;
    ends_mem[26] = 64'h0000000000000000;
    ends_mem[27] = 64'h0000000000000000;
    ends_mem[28] = 64'h0000000000000000;
    ends_mem[29] = 64'h0000000000000000;
    ends_mem[30] = 64'h0000000000000000;
    ends_mem[31] = 64'h0000000000000000;
    ends_mem[32] = 64'h0000000000000000;
    ends_mem[33] = 64'h0000000000000000;
    ends_mem[34] = 64'h0000000000000000;
    ends_mem[35] = 64'h0000000000000000;
    ends_mem[36] = 64'h0000000000000000;
    ends_mem[37] = 64'h0000000000000000;
    ends_mem[38] = 64'h0000000000000000;
    ends_mem[39] = 64'h0000000000000000;
    ends_mem[40] = 64'h0000000000000000;
    ends_mem[41] = 64'h0000000000000000;
    ends_mem[42] = 64'h0000000000000000;
    ends_mem[43] = 64'h0000000000000000;
    ends_mem[44] = 64'h0000000000000000;
    ends_mem[45] = 64'h0000000000000000;
    ends_mem[46] = 64'h0000000000000000;
    ends_mem[47] = 64'h0000000000000000;
    ends_mem[48] = 64'h0000000000000000;
    ends_mem[49] = 64'h0000000000000000;
    ends_mem[50] = 64'h0000000000000000;
    ends_mem[51] = 64'h0000000000000000;
    ends_mem[52] = 64'h0000000000000000;
    ends_mem[53] = 64'h0000000000000000;
    ends_mem[54] = 64'h0000000000000000;
    ends_mem[55] = 64'h0000000000000000;
    ends_mem[56] = 64'h0000000000000000;
    ends_mem[57] = 64'h0000000000000000;
    ends_mem[58] = 64'h0000000000000000;
    ends_mem[59] = 64'h0000000000000000;
    ends_mem[60] = 64'h0000000000000000;
    ends_mem[61] = 64'h0000000000000000;
    ends_mem[62] = 64'h0000000000000000;
    ends_mem[63] = 64'h0000000000000000;
    ends_mem[64] = 64'h0000000000000000;
    ends_mem[65] = 64'h0000000000000000;
    ends_mem[66] = 64'h0000000000000000;
    ends_mem[67] = 64'h0000000000000000;
    ends_mem[68] = 64'h0000000000000000;
    ends_mem[69] = 64'h0000000000000000;
    ends_mem[70] = 64'h0000000000000000;
    ends_mem[71] = 64'h0000000000000000;
    ends_mem[72] = 64'h0000000000000000;
    ends_mem[73] = 64'h0000000000000000;
    ends_mem[74] = 64'h0000000000000000;
    ends_mem[75] = 64'h0000000000000000;
    ends_mem[76] = 64'h0000000000000000;
    ends_mem[77] = 64'h0000000000000000;
    ends_mem[78] = 64'h0000000000000000;
    ends_mem[79] = 64'h0000000000000000;
    ends_mem[80] = 64'h0000000000000000;
    ends_mem[81] = 64'h0000000000000000;
    ends_mem[82] = 64'h0000000000000000;
    ends_mem[83] = 64'h0000000000000000;
    ends_mem[84] = 64'h0000000000000000;
    ends_mem[85] = 64'h0000000000000000;
    ends_mem[86] = 64'h0000000000000000;
    ends_mem[87] = 64'h0000000000000000;
    ends_mem[88] = 64'h0000000000000000;
    ends_mem[89] = 64'h0000000000000000;
    ends_mem[90] = 64'h0000000000000000;
    ends_mem[91] = 64'h0000000000000000;
    ends_mem[92] = 64'h0000000000000000;
    ends_mem[93] = 64'h0000000000000000;
    ends_mem[94] = 64'h0000000000000000;
    ends_mem[95] = 64'h0000000000000000;
    ends_mem[96] = 64'h0000000000000000;
    ends_mem[97] = 64'h0000000000000000;
    ends_mem[98] = 64'h0000000000000000;
    ends_mem[99] = 64'h0000000000000000;
    ends_mem[100] = 64'h0000000000000000;
    ends_mem[101] = 64'h0000000000000000;
    ends_mem[102] = 64'h0000000000000000;
    ends_mem[103] = 64'h0000000000000000;
    ends_mem[104] = 64'h0000000000000000;
    ends_mem[105] = 64'h0000000000000000;
    ends_mem[106] = 64'h0000000000000000;
    ends_mem[107] = 64'h0000000000000000;
    ends_mem[108] = 64'h0000000000000000;
    ends_mem[109] = 64'h0000000000000000;
    ends_mem[110] = 64'h0000000000000000;
    ends_mem[111] = 64'h0000000000000000;
    ends_mem[112] = 64'h0000000000000000;
    ends_mem[113] = 64'h0000000000000000;
    ends_mem[114] = 64'h0000000000000000;
    ends_mem[115] = 64'h0000000000000000;
    ends_mem[116] = 64'h0000000000000000;
    ends_mem[117] = 64'h0000000000000000;
    ends_mem[118] = 64'h0000000000000000;
    ends_mem[119] = 64'h0000000000000000;
    ends_mem[120] = 64'h0000000000000000;
    ends_mem[121] = 64'h0000000000000000;
    ends_mem[122] = 64'h0000000000000000;
    ends_mem[123] = 64'h0000000000000000;
    ends_mem[124] = 64'h0000000000000000;
    ends_mem[125] = 64'h0000000000000000;
    ends_mem[126] = 64'h0000000000000000;
    ends_mem[127] = 64'h0000000000000000;
    ends_mem[128] = 64'h0000000000000000;
    ends_mem[129] = 64'h0000000000000000;
    ends_mem[130] = 64'h0000000000000000;
    ends_mem[131] = 64'h0000000000000000;
    ends_mem[132] = 64'h0000000000000000;
    ends_mem[133] = 64'h0000000000000000;
    ends_mem[134] = 64'h0000000000000000;
    ends_mem[135] = 64'h0000000000000000;
    ends_mem[136] = 64'h0000000000000000;
    ends_mem[137] = 64'h0000000000000000;
    ends_mem[138] = 64'h0000000000000000;
    ends_mem[139] = 64'h0000000000000000;
    ends_mem[140] = 64'h0000000000000000;
    ends_mem[141] = 64'h0000000000000000;
    ends_mem[142] = 64'h0000000000000000;
    ends_mem[143] = 64'h0000000000000000;
    ends_mem[144] = 64'h0000000000000000;
    ends_mem[145] = 64'h0000000000000000;
    ends_mem[146] = 64'h0000000000000000;
    ends_mem[147] = 64'h0000000000000000;
    ends_mem[148] = 64'h0000000000000000;
    ends_mem[149] = 64'h0000000000000000;
    ends_mem[150] = 64'h0000000000000000;
    ends_mem[151] = 64'h0000000000000000;
    ends_mem[152] = 64'h0000000000000000;
    ends_mem[153] = 64'h0000000000000000;
    ends_mem[154] = 64'h0000000000000000;
    ends_mem[155] = 64'h0000000000000000;
    ends_mem[156] = 64'h0000000000000000;
    ends_mem[157] = 64'h0000000000000000;
    ends_mem[158] = 64'h0000000000000000;
    ends_mem[159] = 64'h0000000000000000;
    ends_mem[160] = 64'h0000000000000000;
    ends_mem[161] = 64'h0000000000000000;
    ends_mem[162] = 64'h0000000000000000;
    ends_mem[163] = 64'h0000000000000000;
    ends_mem[164] = 64'h0000000000000000;
    ends_mem[165] = 64'h0000000000000000;
    ends_mem[166] = 64'h0000000000000000;
    ends_mem[167] = 64'h0000000000000000;
    ends_mem[168] = 64'h0000000000000000;
    ends_mem[169] = 64'h0000000000000000;
    ends_mem[170] = 64'h0000000000000000;
    ends_mem[171] = 64'h0000000000000000;
    ends_mem[172] = 64'h0000000000000000;
    ends_mem[173] = 64'h0000000000000000;
    ends_mem[174] = 64'h0000000000000000;
    ends_mem[175] = 64'h0000000000000000;
    ends_mem[176] = 64'h0000000000000000;
    ends_mem[177] = 64'h0000000000000000;
    ends_mem[178] = 64'h0000000000000000;
    ends_mem[179] = 64'h0000000000000000;
    ends_mem[180] = 64'h0000000000000000;
    ends_mem[181] = 64'h0000000000000000;
    ends_mem[182] = 64'h0000000000000000;
    ends_mem[183] = 64'h0000000000000000;
    ends_mem[184] = 64'h0000000000000000;
    ends_mem[185] = 64'h0000000000000000;
    ends_mem[186] = 64'h0000000000000000;
    ends_mem[187] = 64'h0000000000000000;
    ends_mem[188] = 64'h0000000000000000;
    ends_mem[189] = 64'h0000000000000000;
    ends_mem[190] = 64'h0000000000000000;
    ends_mem[191] = 64'h0000000000000000;
    ends_mem[192] = 64'h0000000000000000;
    ends_mem[193] = 64'h0000000000000000;
    ends_mem[194] = 64'h0000000000000000;
    ends_mem[195] = 64'h0000000000000000;
    ends_mem[196] = 64'h0000000000000000;
    ends_mem[197] = 64'h0000000000000000;
    ends_mem[198] = 64'h0000000000000000;
    ends_mem[199] = 64'h0000000000000000;
    ends_mem[200] = 64'h0000000000000000;
    ends_mem[201] = 64'h0000000000000000;
    ends_mem[202] = 64'h0000000000000000;
    ends_mem[203] = 64'h0000000000000000;
    ends_mem[204] = 64'h0000000000000000;
    ends_mem[205] = 64'h0000000000000000;
    ends_mem[206] = 64'h0000000000000000;
    ends_mem[207] = 64'h0000000000000000;
    ends_mem[208] = 64'h0000000000000000;
    ends_mem[209] = 64'h0000000000000000;
    ends_mem[210] = 64'h0000000000000000;
    ends_mem[211] = 64'h0000000000000000;
    ends_mem[212] = 64'h0000000000000000;
    ends_mem[213] = 64'h0000000000000000;
    ends_mem[214] = 64'h0000000000000000;
    ends_mem[215] = 64'h0000000000000000;
    ends_mem[216] = 64'h0000000000000000;
    ends_mem[217] = 64'h0000000000000000;
    ends_mem[218] = 64'h0000000000000000;
    ends_mem[219] = 64'h0000000000000000;
    ends_mem[220] = 64'h0000000000000000;
    ends_mem[221] = 64'h0000000000000000;
    ends_mem[222] = 64'h0000000000000000;
    ends_mem[223] = 64'h0000000000000000;
    ends_mem[224] = 64'h0000000000000000;
    ends_mem[225] = 64'h0000000000000000;
    ends_mem[226] = 64'h0000000000000000;
    ends_mem[227] = 64'h0000000000000000;
    ends_mem[228] = 64'h0000000000000000;
    ends_mem[229] = 64'h0000000000000000;
    ends_mem[230] = 64'h0000000000000000;
    ends_mem[231] = 64'h0000000000000000;
    ends_mem[232] = 64'h0000000000000000;
    ends_mem[233] = 64'h0000000000000000;
    ends_mem[234] = 64'h0000000000000000;
    ends_mem[235] = 64'h0000000000000000;
    ends_mem[236] = 64'h0000000000000000;
    ends_mem[237] = 64'h0000000000000000;
    ends_mem[238] = 64'h0000000000000000;
    ends_mem[239] = 64'h0000000000000000;
    ends_mem[240] = 64'h0000000000000000;
    ends_mem[241] = 64'h0000000000000000;
    ends_mem[242] = 64'h0000000000000000;
    ends_mem[243] = 64'h0000000000000000;
    ends_mem[244] = 64'h0000000000000000;
    ends_mem[245] = 64'h0000000000000000;
    ends_mem[246] = 64'h0000000000000000;
    ends_mem[247] = 64'h0000000000000000;
    ends_mem[248] = 64'h0000000000000000;
    ends_mem[249] = 64'h0000000000000000;
    ends_mem[250] = 64'h0000000000000000;
    ends_mem[251] = 64'h0000000000000000;
    ends_mem[252] = 64'h0000000000000000;
    ends_mem[253] = 64'h0000000000000000;
    ends_mem[254] = 64'h0000000000000000;
    ends_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (ends_mem_w_en)
      ends_mem[ends_mem_w_addr] <= ends_mem_w_data;
  end
  reg [7:0] _0_;
  always @(posedge clk) begin
    _0_ <= ends_mem_r_addr;
  end
  assign ends_mem_r_data = ends_mem[_0_];
  reg [63:0] starts_mem [255:0];
  initial begin
    starts_mem[0] = 64'h0000000000000000;
    starts_mem[1] = 64'h0000000000000000;
    starts_mem[2] = 64'h0000000000000000;
    starts_mem[3] = 64'h0000000000000000;
    starts_mem[4] = 64'h0000000000000000;
    starts_mem[5] = 64'h0000000000000000;
    starts_mem[6] = 64'h0000000000000000;
    starts_mem[7] = 64'h0000000000000000;
    starts_mem[8] = 64'h0000000000000000;
    starts_mem[9] = 64'h0000000000000000;
    starts_mem[10] = 64'h0000000000000000;
    starts_mem[11] = 64'h0000000000000000;
    starts_mem[12] = 64'h0000000000000000;
    starts_mem[13] = 64'h0000000000000000;
    starts_mem[14] = 64'h0000000000000000;
    starts_mem[15] = 64'h0000000000000000;
    starts_mem[16] = 64'h0000000000000000;
    starts_mem[17] = 64'h0000000000000000;
    starts_mem[18] = 64'h0000000000000000;
    starts_mem[19] = 64'h0000000000000000;
    starts_mem[20] = 64'h0000000000000000;
    starts_mem[21] = 64'h0000000000000000;
    starts_mem[22] = 64'h0000000000000000;
    starts_mem[23] = 64'h0000000000000000;
    starts_mem[24] = 64'h0000000000000000;
    starts_mem[25] = 64'h0000000000000000;
    starts_mem[26] = 64'h0000000000000000;
    starts_mem[27] = 64'h0000000000000000;
    starts_mem[28] = 64'h0000000000000000;
    starts_mem[29] = 64'h0000000000000000;
    starts_mem[30] = 64'h0000000000000000;
    starts_mem[31] = 64'h0000000000000000;
    starts_mem[32] = 64'h0000000000000000;
    starts_mem[33] = 64'h0000000000000000;
    starts_mem[34] = 64'h0000000000000000;
    starts_mem[35] = 64'h0000000000000000;
    starts_mem[36] = 64'h0000000000000000;
    starts_mem[37] = 64'h0000000000000000;
    starts_mem[38] = 64'h0000000000000000;
    starts_mem[39] = 64'h0000000000000000;
    starts_mem[40] = 64'h0000000000000000;
    starts_mem[41] = 64'h0000000000000000;
    starts_mem[42] = 64'h0000000000000000;
    starts_mem[43] = 64'h0000000000000000;
    starts_mem[44] = 64'h0000000000000000;
    starts_mem[45] = 64'h0000000000000000;
    starts_mem[46] = 64'h0000000000000000;
    starts_mem[47] = 64'h0000000000000000;
    starts_mem[48] = 64'h0000000000000000;
    starts_mem[49] = 64'h0000000000000000;
    starts_mem[50] = 64'h0000000000000000;
    starts_mem[51] = 64'h0000000000000000;
    starts_mem[52] = 64'h0000000000000000;
    starts_mem[53] = 64'h0000000000000000;
    starts_mem[54] = 64'h0000000000000000;
    starts_mem[55] = 64'h0000000000000000;
    starts_mem[56] = 64'h0000000000000000;
    starts_mem[57] = 64'h0000000000000000;
    starts_mem[58] = 64'h0000000000000000;
    starts_mem[59] = 64'h0000000000000000;
    starts_mem[60] = 64'h0000000000000000;
    starts_mem[61] = 64'h0000000000000000;
    starts_mem[62] = 64'h0000000000000000;
    starts_mem[63] = 64'h0000000000000000;
    starts_mem[64] = 64'h0000000000000000;
    starts_mem[65] = 64'h0000000000000000;
    starts_mem[66] = 64'h0000000000000000;
    starts_mem[67] = 64'h0000000000000000;
    starts_mem[68] = 64'h0000000000000000;
    starts_mem[69] = 64'h0000000000000000;
    starts_mem[70] = 64'h0000000000000000;
    starts_mem[71] = 64'h0000000000000000;
    starts_mem[72] = 64'h0000000000000000;
    starts_mem[73] = 64'h0000000000000000;
    starts_mem[74] = 64'h0000000000000000;
    starts_mem[75] = 64'h0000000000000000;
    starts_mem[76] = 64'h0000000000000000;
    starts_mem[77] = 64'h0000000000000000;
    starts_mem[78] = 64'h0000000000000000;
    starts_mem[79] = 64'h0000000000000000;
    starts_mem[80] = 64'h0000000000000000;
    starts_mem[81] = 64'h0000000000000000;
    starts_mem[82] = 64'h0000000000000000;
    starts_mem[83] = 64'h0000000000000000;
    starts_mem[84] = 64'h0000000000000000;
    starts_mem[85] = 64'h0000000000000000;
    starts_mem[86] = 64'h0000000000000000;
    starts_mem[87] = 64'h0000000000000000;
    starts_mem[88] = 64'h0000000000000000;
    starts_mem[89] = 64'h0000000000000000;
    starts_mem[90] = 64'h0000000000000000;
    starts_mem[91] = 64'h0000000000000000;
    starts_mem[92] = 64'h0000000000000000;
    starts_mem[93] = 64'h0000000000000000;
    starts_mem[94] = 64'h0000000000000000;
    starts_mem[95] = 64'h0000000000000000;
    starts_mem[96] = 64'h0000000000000000;
    starts_mem[97] = 64'h0000000000000000;
    starts_mem[98] = 64'h0000000000000000;
    starts_mem[99] = 64'h0000000000000000;
    starts_mem[100] = 64'h0000000000000000;
    starts_mem[101] = 64'h0000000000000000;
    starts_mem[102] = 64'h0000000000000000;
    starts_mem[103] = 64'h0000000000000000;
    starts_mem[104] = 64'h0000000000000000;
    starts_mem[105] = 64'h0000000000000000;
    starts_mem[106] = 64'h0000000000000000;
    starts_mem[107] = 64'h0000000000000000;
    starts_mem[108] = 64'h0000000000000000;
    starts_mem[109] = 64'h0000000000000000;
    starts_mem[110] = 64'h0000000000000000;
    starts_mem[111] = 64'h0000000000000000;
    starts_mem[112] = 64'h0000000000000000;
    starts_mem[113] = 64'h0000000000000000;
    starts_mem[114] = 64'h0000000000000000;
    starts_mem[115] = 64'h0000000000000000;
    starts_mem[116] = 64'h0000000000000000;
    starts_mem[117] = 64'h0000000000000000;
    starts_mem[118] = 64'h0000000000000000;
    starts_mem[119] = 64'h0000000000000000;
    starts_mem[120] = 64'h0000000000000000;
    starts_mem[121] = 64'h0000000000000000;
    starts_mem[122] = 64'h0000000000000000;
    starts_mem[123] = 64'h0000000000000000;
    starts_mem[124] = 64'h0000000000000000;
    starts_mem[125] = 64'h0000000000000000;
    starts_mem[126] = 64'h0000000000000000;
    starts_mem[127] = 64'h0000000000000000;
    starts_mem[128] = 64'h0000000000000000;
    starts_mem[129] = 64'h0000000000000000;
    starts_mem[130] = 64'h0000000000000000;
    starts_mem[131] = 64'h0000000000000000;
    starts_mem[132] = 64'h0000000000000000;
    starts_mem[133] = 64'h0000000000000000;
    starts_mem[134] = 64'h0000000000000000;
    starts_mem[135] = 64'h0000000000000000;
    starts_mem[136] = 64'h0000000000000000;
    starts_mem[137] = 64'h0000000000000000;
    starts_mem[138] = 64'h0000000000000000;
    starts_mem[139] = 64'h0000000000000000;
    starts_mem[140] = 64'h0000000000000000;
    starts_mem[141] = 64'h0000000000000000;
    starts_mem[142] = 64'h0000000000000000;
    starts_mem[143] = 64'h0000000000000000;
    starts_mem[144] = 64'h0000000000000000;
    starts_mem[145] = 64'h0000000000000000;
    starts_mem[146] = 64'h0000000000000000;
    starts_mem[147] = 64'h0000000000000000;
    starts_mem[148] = 64'h0000000000000000;
    starts_mem[149] = 64'h0000000000000000;
    starts_mem[150] = 64'h0000000000000000;
    starts_mem[151] = 64'h0000000000000000;
    starts_mem[152] = 64'h0000000000000000;
    starts_mem[153] = 64'h0000000000000000;
    starts_mem[154] = 64'h0000000000000000;
    starts_mem[155] = 64'h0000000000000000;
    starts_mem[156] = 64'h0000000000000000;
    starts_mem[157] = 64'h0000000000000000;
    starts_mem[158] = 64'h0000000000000000;
    starts_mem[159] = 64'h0000000000000000;
    starts_mem[160] = 64'h0000000000000000;
    starts_mem[161] = 64'h0000000000000000;
    starts_mem[162] = 64'h0000000000000000;
    starts_mem[163] = 64'h0000000000000000;
    starts_mem[164] = 64'h0000000000000000;
    starts_mem[165] = 64'h0000000000000000;
    starts_mem[166] = 64'h0000000000000000;
    starts_mem[167] = 64'h0000000000000000;
    starts_mem[168] = 64'h0000000000000000;
    starts_mem[169] = 64'h0000000000000000;
    starts_mem[170] = 64'h0000000000000000;
    starts_mem[171] = 64'h0000000000000000;
    starts_mem[172] = 64'h0000000000000000;
    starts_mem[173] = 64'h0000000000000000;
    starts_mem[174] = 64'h0000000000000000;
    starts_mem[175] = 64'h0000000000000000;
    starts_mem[176] = 64'h0000000000000000;
    starts_mem[177] = 64'h0000000000000000;
    starts_mem[178] = 64'h0000000000000000;
    starts_mem[179] = 64'h0000000000000000;
    starts_mem[180] = 64'h0000000000000000;
    starts_mem[181] = 64'h0000000000000000;
    starts_mem[182] = 64'h0000000000000000;
    starts_mem[183] = 64'h0000000000000000;
    starts_mem[184] = 64'h0000000000000000;
    starts_mem[185] = 64'h0000000000000000;
    starts_mem[186] = 64'h0000000000000000;
    starts_mem[187] = 64'h0000000000000000;
    starts_mem[188] = 64'h0000000000000000;
    starts_mem[189] = 64'h0000000000000000;
    starts_mem[190] = 64'h0000000000000000;
    starts_mem[191] = 64'h0000000000000000;
    starts_mem[192] = 64'h0000000000000000;
    starts_mem[193] = 64'h0000000000000000;
    starts_mem[194] = 64'h0000000000000000;
    starts_mem[195] = 64'h0000000000000000;
    starts_mem[196] = 64'h0000000000000000;
    starts_mem[197] = 64'h0000000000000000;
    starts_mem[198] = 64'h0000000000000000;
    starts_mem[199] = 64'h0000000000000000;
    starts_mem[200] = 64'h0000000000000000;
    starts_mem[201] = 64'h0000000000000000;
    starts_mem[202] = 64'h0000000000000000;
    starts_mem[203] = 64'h0000000000000000;
    starts_mem[204] = 64'h0000000000000000;
    starts_mem[205] = 64'h0000000000000000;
    starts_mem[206] = 64'h0000000000000000;
    starts_mem[207] = 64'h0000000000000000;
    starts_mem[208] = 64'h0000000000000000;
    starts_mem[209] = 64'h0000000000000000;
    starts_mem[210] = 64'h0000000000000000;
    starts_mem[211] = 64'h0000000000000000;
    starts_mem[212] = 64'h0000000000000000;
    starts_mem[213] = 64'h0000000000000000;
    starts_mem[214] = 64'h0000000000000000;
    starts_mem[215] = 64'h0000000000000000;
    starts_mem[216] = 64'h0000000000000000;
    starts_mem[217] = 64'h0000000000000000;
    starts_mem[218] = 64'h0000000000000000;
    starts_mem[219] = 64'h0000000000000000;
    starts_mem[220] = 64'h0000000000000000;
    starts_mem[221] = 64'h0000000000000000;
    starts_mem[222] = 64'h0000000000000000;
    starts_mem[223] = 64'h0000000000000000;
    starts_mem[224] = 64'h0000000000000000;
    starts_mem[225] = 64'h0000000000000000;
    starts_mem[226] = 64'h0000000000000000;
    starts_mem[227] = 64'h0000000000000000;
    starts_mem[228] = 64'h0000000000000000;
    starts_mem[229] = 64'h0000000000000000;
    starts_mem[230] = 64'h0000000000000000;
    starts_mem[231] = 64'h0000000000000000;
    starts_mem[232] = 64'h0000000000000000;
    starts_mem[233] = 64'h0000000000000000;
    starts_mem[234] = 64'h0000000000000000;
    starts_mem[235] = 64'h0000000000000000;
    starts_mem[236] = 64'h0000000000000000;
    starts_mem[237] = 64'h0000000000000000;
    starts_mem[238] = 64'h0000000000000000;
    starts_mem[239] = 64'h0000000000000000;
    starts_mem[240] = 64'h0000000000000000;
    starts_mem[241] = 64'h0000000000000000;
    starts_mem[242] = 64'h0000000000000000;
    starts_mem[243] = 64'h0000000000000000;
    starts_mem[244] = 64'h0000000000000000;
    starts_mem[245] = 64'h0000000000000000;
    starts_mem[246] = 64'h0000000000000000;
    starts_mem[247] = 64'h0000000000000000;
    starts_mem[248] = 64'h0000000000000000;
    starts_mem[249] = 64'h0000000000000000;
    starts_mem[250] = 64'h0000000000000000;
    starts_mem[251] = 64'h0000000000000000;
    starts_mem[252] = 64'h0000000000000000;
    starts_mem[253] = 64'h0000000000000000;
    starts_mem[254] = 64'h0000000000000000;
    starts_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (starts_mem_w_en)
      starts_mem[starts_mem_w_addr] <= starts_mem_w_data;
  end
  reg [7:0] _1_;
  always @(posedge clk) begin
    _1_ <= starts_mem_r_addr;
  end
  assign starts_mem_r_data = starts_mem[_1_];
  always @(posedge clk)
    mid <= \mid$next ;
  always @(posedge clk)
    range_start <= \range_start$next ;
  always @(posedge clk)
    range_end <= \range_end$next ;
  assign \$10  = valid_count + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:229" *) 1'h1;
  assign \$13  = range_idx + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:139" *) 1'h1;
  assign \$15  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *) num_ranges;
  assign \$17  = left > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *) right;
  assign \$20  = check_idx + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:179" *) 1'h1;
  assign \$23  = check_idx + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:184" *) 1'h1;
  assign \$25  = current_check < (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *) range_start;
  assign \$27  = current_check > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *) range_end;
  assign \$29  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *) mid;
  assign \$32  = check_idx + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:215" *) 1'h1;
  assign \$35  = check_idx + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:230" *) 1'h1;
  assign \$37  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$3  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$39  = current_check < (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *) range_start;
  assign \$41  = current_check > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *) range_end;
  assign \$44  = mid + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:223" *) 1'h1;
  assign \$47  = range_count_in - (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:150" *) 1'h1;
  assign \$49  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$52  = num_ranges - (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:168" *) 1'h1;
  assign \$54  = current_check < (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *) range_start;
  assign \$56  = current_check > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *) range_end;
  assign \$58  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *) mid;
  assign \$5  = current_check < (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *) range_start;
  assign \$61  = mid - (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:218" *) 1'h1;
  assign \$63  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$65  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *) num_ranges;
  assign \$67  = left > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *) right;
  assign \$69  = current_check < (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *) range_start;
  assign \$71  = current_check > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *) range_end;
  assign \$73  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *) mid;
  assign \$75  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$77  = check_idx >= (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *) num_checks;
  assign \$7  = current_check > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" *) range_end;
  assign \$79  = ! (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *) num_ranges;
  assign \$81  = left > (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" *) right;
  assign \$84  = left + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:189" *) right;
  always @(posedge clk)
    busy <= \busy$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    valid_count <= \valid_count$next ;
  always @(posedge clk)
    range_idx <= \range_idx$next ;
  always @(posedge clk)
    num_ranges <= \num_ranges$next ;
  always @(posedge clk)
    num_checks <= \num_checks$next ;
  always @(posedge clk)
    check_idx <= \check_idx$next ;
  always @(posedge clk)
    left <= \left$next ;
  always @(posedge clk)
    right <= \right$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    valid_count_out <= \valid_count_out$next ;
  always @(posedge clk)
    current_check <= \current_check$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ends_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                ends_mem_w_data = range_end_in;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ends_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                ends_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \range_idx$next  = range_idx;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                \range_idx$next  = \$13 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \range_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \num_ranges$next  = num_ranges;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \num_ranges$next  = range_count_in;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_ranges$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \num_checks$next  = num_checks;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \num_checks$next  = check_count_in;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_checks$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \check_idx$next  = check_idx;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \check_idx$next  = 11'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
          casez ({ \$17 , \$15  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" */
            2'b?1:
                \check_idx$next  = \$20 [10:0];
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" */
            2'b1?:
                \check_idx$next  = \$23 [10:0];
          endcase
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
          casez ({ \$27 , \$25  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" */
            2'b?1:
                (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
                casez (\$29 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" */
                  1'h1:
                      \check_idx$next  = \$32 [10:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:226" */
            default:
                \check_idx$next  = \$35 [10:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \check_idx$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \left$next  = left;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \left$next  = 9'h000;
          endcase
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$37  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:164" */
            2'b1?:
                \left$next  = 9'h000;
          endcase
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
          casez ({ \$41 , \$39  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" */
            2'b1?:
                \left$next  = \$44 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \left$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \right$next  = right;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \right$next  = \$47 [8:0];
          endcase
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$49  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:164" */
            2'b1?:
                \right$next  = \$52 [8:0];
          endcase
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
          casez ({ \$56 , \$54  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" */
            2'b?1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
                casez (\$58 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:217" */
                  default:
                      \right$next  = \$61 [8:0];
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \right$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$63  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                \fsm_state$next  = 3'h2;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:164" */
            2'b1?:
                \fsm_state$next  = 3'h3;
          endcase
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
          casez ({ \$67 , \$65  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" */
            2'b?1:
                \fsm_state$next  = 3'h1;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" */
            2'b1?:
                \fsm_state$next  = 3'h1;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:187" */
            default:
                \fsm_state$next  = 3'h4;
          endcase
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          \fsm_state$next  = 3'h5;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          \fsm_state$next  = 3'h6;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
          casez ({ \$71 , \$69  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" */
            2'b?1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" *)
                casez (\$73 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:213" */
                  1'h1:
                      \fsm_state$next  = 3'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:217" */
                  default:
                      \fsm_state$next  = 3'h3;
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" */
            2'b1?:
                \fsm_state$next  = 3'h3;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:226" */
            default:
                \fsm_state$next  = 3'h1;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \valid_count_out$next  = valid_count_out;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$75  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                \valid_count_out$next  = valid_count;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid_count_out$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ready = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \current_check$next  = current_check;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$77  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:164" */
            2'b1?:
                \current_check$next  = check_id_in;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \current_check$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \mid$next  = mid;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" *)
          casez ({ \$81 , \$79  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:177" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:182" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:187" */
            default:
                \mid$next  = \$86 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \mid$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    starts_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          starts_mem_r_addr = mid[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ends_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          ends_mem_r_addr = mid[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \range_start$next  = range_start;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          \range_start$next  = starts_mem_r_data;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \range_start$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \range_end$next  = range_end;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          \range_end$next  = ends_mem_r_data;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \range_end$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \busy$next  = busy;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
        begin
          \busy$next  = 1'h0;
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:142" */
            1'h1:
                \busy$next  = 1'h1;
          endcase
        end
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          /* empty */;
      /* \amaranth.decoding  = "DONE/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:234" */
      3'h2:
          \busy$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \busy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \done$next  = done;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          \done$next  = 1'h0;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" *)
          casez ({ check_valid_in, \$3  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:156" */
            2'b?1:
                \done$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          /* empty */;
      /* \amaranth.decoding  = "DONE/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:234" */
      3'h2:
          \done$next  = 1'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \valid_count$next  = valid_count;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          \valid_count$next  = 32'd0;
      /* \amaranth.decoding  = "LOAD_CHECK/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:154" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_SETUP/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:172" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_READ/4" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:192" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_LATCH/5" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:200" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "SEARCH_COMPARE/6" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:208" */
      3'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" *)
          casez ({ \$7 , \$5  })
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:211" */
            2'b?1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:221" */
            2'b1?:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:226" */
            default:
                \valid_count$next  = \$10 [31:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid_count$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    starts_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                starts_mem_w_addr = range_idx[7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    starts_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                starts_mem_w_data = range_start_in;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    starts_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                starts_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ends_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:119" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:121" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" *)
          casez (range_valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:130" */
            1'h1:
                ends_mem_w_addr = range_idx[7:0];
          endcase
    endcase
  end
  assign \$9  = \$10 ;
  assign \$12  = \$13 ;
  assign \$19  = \$20 ;
  assign \$22  = \$23 ;
  assign \$31  = \$32 ;
  assign \$34  = \$35 ;
  assign \$43  = \$44 ;
  assign \$46  = \$47 ;
  assign \$51  = \$52 ;
  assign \$60  = \$61 ;
  assign \$83  = \$86 ;
  assign range_idx_out = range_idx;
  assign check_idx_out = check_idx;
  assign \$86  = { 1'h0, \$84 [9:1] };
endmodule

(* \amaranth.hierarchy  = "top.coverage" *)
(* generator = "Amaranth" *)
module coverage(end_in, valid_in, count_in, start_out, end_out, valid_out, ready, start, done, rst, clk, start_in);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *)
  wire \$11 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *)
  wire \$13 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:127" *)
  wire [9:0] \$2 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:127" *)
  wire [9:0] \$3 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *)
  wire \$5 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *)
  wire [9:0] \$7 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *)
  wire \$9 ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:62" *)
  input [8:0] count_in;
  wire [8:0] count_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:68" *)
  output done;
  reg done = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:68" *)
  reg \done$next ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:60" *)
  input [63:0] end_in;
  wire [63:0] end_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:66" *)
  output [63:0] end_out;
  wire [63:0] end_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:51" *)
  wire [63:0] merger_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:57" *)
  wire [63:0] merger_end_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:53" *)
  reg merger_last_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:59" *)
  wire merger_last_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:50" *)
  wire [63:0] merger_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:56" *)
  wire [63:0] merger_start_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:52" *)
  wire merger_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:58" *)
  wire merger_valid_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:75" *)
  output ready;
  reg ready;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:96" *)
  reg [8:0] sorted_count = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:96" *)
  reg [8:0] \sorted_count$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:51" *)
  wire [8:0] sorter_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:57" *)
  wire sorter_done;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:49" *)
  wire [63:0] sorter_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:55" *)
  wire [63:0] sorter_end_out;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:60" *)
  reg sorter_start;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:48" *)
  wire [63:0] sorter_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:54" *)
  wire [63:0] sorter_start_out;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:50" *)
  wire sorter_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:56" *)
  wire sorter_valid_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:74" *)
  input start;
  wire start;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:59" *)
  input [63:0] start_in;
  wire [63:0] start_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:65" *)
  output [63:0] start_out;
  wire [63:0] start_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:71" *)
  wire [127:0] total_coverage;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:63" *)
  wire [127:0] \total_coverage$1 ;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:61" *)
  input valid_in;
  wire valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:67" *)
  output valid_out;
  wire valid_out;
  assign \$9  = sorted_count == (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *) \$7 ;
  assign \$11  = \$9  & (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *) sorter_valid_out;
  assign \$13  = merger_last_out & (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *) merger_valid_out;
  always @(posedge clk)
    sorted_count <= \sorted_count$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    done <= \done$next ;
  assign \$3  = sorted_count + (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:127" *) 1'h1;
  assign \$5  = merger_last_out & (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *) merger_valid_out;
  assign \$7  = count_in - (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *) 1'h1;
  merger merger (
    .clk(clk),
    .end_in(merger_end_in),
    .end_out(merger_end_out),
    .last_in(merger_last_in),
    .last_out(merger_last_out),
    .rst(rst),
    .start_in(merger_start_in),
    .start_out(merger_start_out),
    .valid_in(merger_valid_in),
    .valid_out(merger_valid_out)
  );
  sorter sorter (
    .clk(clk),
    .count_in(sorter_count_in),
    .done(sorter_done),
    .end_in(sorter_end_in),
    .end_out(sorter_end_out),
    .rst(rst),
    .start(sorter_start),
    .start_in(sorter_start_in),
    .start_out(sorter_start_out),
    .valid_in(sorter_valid_in),
    .valid_out(sorter_valid_out)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    ready = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \sorted_count$next  = sorted_count;
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          \sorted_count$next  = 9'h000;
      /* \amaranth.decoding  = "SORTING/1" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:124" */
      2'h1:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:126" *)
          casez (sorter_valid_out)
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:126" */
            1'h1:
                \sorted_count$next  = \$3 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sorted_count$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    sorter_start = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:119" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:119" */
            1'h1:
                sorter_start = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:119" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:119" */
            1'h1:
                \fsm_state$next  = 2'h1;
          endcase
      /* \amaranth.decoding  = "SORTING/1" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:124" */
      2'h1:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:134" *)
          casez (sorter_done)
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:134" */
            1'h1:
                \fsm_state$next  = 2'h2;
          endcase
      /* \amaranth.decoding  = "MERGING/2" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:137" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *)
          casez (\$5 )
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" */
            1'h1:
                \fsm_state$next  = 2'h3;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    merger_last_in = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          /* empty */;
      /* \amaranth.decoding  = "SORTING/1" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:124" */
      2'h1:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" *)
          casez (\$11 )
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:130" */
            1'h1:
                merger_last_in = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \done$next  = done;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:114" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:115" */
      2'h0:
          /* empty */;
      /* \amaranth.decoding  = "SORTING/1" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:124" */
      2'h1:
          /* empty */;
      /* \amaranth.decoding  = "MERGING/2" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:137" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" *)
          casez (\$13 )
            /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:139" */
            1'h1:
                \done$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "DONE/3" */
      /* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:143" */
      2'h3:
          \done$next  = 1'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  assign \$2  = \$3 ;
  assign \total_coverage$1  = 128'h00000000000000000000000000000000;
  assign total_coverage = 128'h00000000000000000000000000000000;
  assign valid_out = merger_valid_out;
  assign end_out = merger_end_out;
  assign start_out = merger_start_out;
  assign merger_valid_in = sorter_valid_out;
  assign merger_end_in = sorter_end_out;
  assign merger_start_in = sorter_start_out;
  assign sorter_count_in = count_in;
  assign sorter_valid_in = valid_in;
  assign sorter_end_in = end_in;
  assign sorter_start_in = start_in;
endmodule

(* \amaranth.hierarchy  = "top.coverage.merger" *)
(* generator = "Amaranth" *)
module merger(clk, start_in, end_in, valid_in, start_out, end_out, valid_out, last_in, last_out, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$3  = 0;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:78" *)
  wire [63:0] \$1 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$11 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$13 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$15 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$17 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:78" *)
  wire \$2 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$5 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$7 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
  wire \$9 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:73" *)
  reg [63:0] accum_end = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:73" *)
  reg [63:0] \accum_end$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:72" *)
  reg [63:0] accum_start = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:72" *)
  reg [63:0] \accum_start$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:51" *)
  input [63:0] end_in;
  wire [63:0] end_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:57" *)
  output [63:0] end_out;
  reg [63:0] end_out = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:57" *)
  reg [63:0] \end_out$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:74" *)
  reg have_accum = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:74" *)
  reg \have_accum$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:53" *)
  input last_in;
  wire last_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:59" *)
  output last_out;
  reg last_out = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:59" *)
  reg \last_out$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:77" *)
  wire [63:0] new_end;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:66" *)
  reg ready;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:50" *)
  input [63:0] start_in;
  wire [63:0] start_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:56" *)
  output [63:0] start_out;
  reg [63:0] start_out = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:56" *)
  reg [63:0] \start_out$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:52" *)
  input valid_in;
  wire valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:58" *)
  output valid_out;
  reg valid_out = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:58" *)
  reg \valid_out$next ;
  assign \$9  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  assign \$11  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  assign \$13  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  assign \$15  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  assign \$17  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  always @(posedge clk)
    valid_out <= \valid_out$next ;
  always @(posedge clk)
    last_out <= \last_out$next ;
  always @(posedge clk)
    accum_start <= \accum_start$next ;
  always @(posedge clk)
    accum_end <= \accum_end$next ;
  always @(posedge clk)
    have_accum <= \have_accum$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    start_out <= \start_out$next ;
  always @(posedge clk)
    end_out <= \end_out$next ;
  assign \$2  = end_in > (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:78" *) accum_end;
  assign \$1  = \$2  ? (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:78" *) end_in : accum_end;
  assign \$5  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  assign \$7  = start_in <= (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *) accum_end;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    ready = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          ready = 1'h1;
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          ready = 1'h1;
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          /* empty */;
      /* \amaranth.decoding  = "DONE/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:166" */
      2'h3:
          ready = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          \valid_out$next  = 1'h0;
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
        begin
          \valid_out$next  = 1'h0;
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$5 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \valid_out$next  = 1'h1;
                endcase
          endcase
        end
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \valid_out$next  = 1'h1;
      /* \amaranth.decoding  = "DONE/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:166" */
      2'h3:
          \valid_out$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \last_out$next  = last_out;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          \last_out$next  = 1'h0;
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
        begin
          \last_out$next  = 1'h0;
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$7 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \last_out$next  = 1'h0;
                endcase
          endcase
        end
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \last_out$next  = 1'h1;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \accum_start$next  = accum_start;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" */
            1'h1:
                \accum_start$next  = start_in;
          endcase
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$9 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \accum_start$next  = start_in;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accum_start$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \accum_end$next  = accum_end;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" */
            1'h1:
                \accum_end$next  = end_in;
          endcase
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$11 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      \accum_end$next  = new_end;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \accum_end$next  = end_in;
                endcase
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accum_end$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \have_accum$next  = have_accum;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" */
            1'h1:
                \have_accum$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \have_accum$next  = 1'h0;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \have_accum$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:97" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:104" *)
                casez (last_in)
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:104" */
                  1'h1:
                      \fsm_state$next  = 2'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:106" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
          endcase
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$13 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:124" *)
                      casez (last_in)
                        /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:124" */
                        1'h1:
                            \fsm_state$next  = 2'h1;
                      endcase
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      (* full_case = 32'd1 *)
                      (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:144" *)
                      casez (last_in)
                        /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:144" */
                        1'h1:
                            \fsm_state$next  = 2'h1;
                        /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:146" */
                        default:
                            \fsm_state$next  = 2'h2;
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \fsm_state$next  = 2'h3;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \start_out$next  = start_out;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$15 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \start_out$next  = accum_start;
                endcase
          endcase
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \start_out$next  = accum_start;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \start_out$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \end_out$next  = end_out;
    (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:87" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:89" */
      2'h0:
          /* empty */;
      /* \amaranth.decoding  = "PROCESS/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:109" */
      2'h2:
          (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:116" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" *)
                casez (\$17 )
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:119" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:127" */
                  default:
                      \end_out$next  = accum_end;
                endcase
          endcase
      /* \amaranth.decoding  = "OUTPUT_LAST/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_merger.py:149" */
      2'h1:
          \end_out$next  = accum_end;
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \end_out$next  = 64'h0000000000000000;
    endcase
  end
  assign new_end = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.coverage.sorter" *)
(* generator = "Amaranth" *)
module sorter(clk, start_in, end_in, valid_in, count_in, start_out, end_out, valid_out, start, done, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *)
  wire [10:0] \$101 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *)
  wire \$103 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:170" *)
  wire [10:0] \$105 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:170" *)
  wire [9:0] \$106 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:170" *)
  wire [10:0] \$108 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:139" *)
  wire [9:0] \$11 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$110 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$112 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$114 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *)
  wire \$116 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *)
  wire \$118 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:139" *)
  wire [9:0] \$12 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$120 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$122 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$124 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$126 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *)
  wire \$128 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *)
  wire \$130 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$132 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$134 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$136 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$138 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire [9:0] \$14 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *)
  wire \$140 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *)
  wire \$142 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$144 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$146 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$148 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$150 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *)
  wire \$152 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *)
  wire \$154 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$156 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:271" *)
  wire \$158 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire \$16 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *)
  wire \$160 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *)
  wire \$162 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *)
  wire \$164 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:271" *)
  wire \$166 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire [9:0] \$168 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire \$170 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:449" *)
  wire [9:0] \$172 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:449" *)
  wire [9:0] \$173 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:394" *)
  wire [9:0] \$18 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:394" *)
  wire [9:0] \$19 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire [9:0] \$21 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire \$23 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:395" *)
  wire \$25 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" *)
  wire [9:0] \$27 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" *)
  wire \$29 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$31 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$33 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
  wire \$35 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *)
  wire \$37 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *)
  wire \$39 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *)
  wire [9:0] \$41 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *)
  wire [10:0] \$43 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *)
  wire \$45 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire [9:0] \$47 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
  wire \$49 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$5 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
  wire \$51 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire [9:0] \$53 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire \$55 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:378" *)
  wire [10:0] \$57 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:378" *)
  wire [9:0] \$58 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:378" *)
  wire [10:0] \$60 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:287" *)
  wire [9:0] \$62 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:287" *)
  wire [9:0] \$63 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:309" *)
  wire [9:0] \$65 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:309" *)
  wire [9:0] \$66 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:345" *)
  wire [9:0] \$68 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:345" *)
  wire [9:0] \$69 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire [9:0] \$7 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:159" *)
  wire [9:0] \$71 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:159" *)
  wire [9:0] \$72 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:297" *)
  wire [9:0] \$74 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:297" *)
  wire [9:0] \$75 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:319" *)
  wire [9:0] \$77 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:319" *)
  wire [9:0] \$78 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:371" *)
  wire [9:0] \$80 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:371" *)
  wire [9:0] \$81 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:321" *)
  wire [9:0] \$83 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:321" *)
  wire [9:0] \$84 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:346" *)
  wire [9:0] \$86 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:346" *)
  wire [9:0] \$87 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:372" *)
  wire [9:0] \$89 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
  wire \$9 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:372" *)
  wire [9:0] \$90 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" *)
  wire [9:0] \$92 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" *)
  wire \$94 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:165" *)
  wire [9:0] \$96 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:165" *)
  wire [9:0] \$97 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *)
  wire [9:0] \$99 ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:99" *)
  reg [8:0] block_start = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:99" *)
  reg [8:0] \block_start$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:62" *)
  reg busy = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:62" *)
  reg \busy$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:51" *)
  input [8:0] count_in;
  wire [8:0] count_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:57" *)
  output done;
  reg done = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:57" *)
  reg \done$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:49" *)
  input [63:0] end_in;
  wire [63:0] end_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:55" *)
  output [63:0] end_out;
  reg [63:0] end_out = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:55" *)
  reg [63:0] \end_out$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:75" *)
  reg [7:0] ends_a_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:75" *)
  wire [63:0] ends_a_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:81" *)
  reg [7:0] ends_a_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:81" *)
  reg [63:0] ends_a_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:81" *)
  reg ends_a_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:77" *)
  reg [7:0] ends_b_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:77" *)
  wire [63:0] ends_b_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:83" *)
  reg [7:0] ends_b_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:83" *)
  reg [63:0] ends_b_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:83" *)
  reg ends_b_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
  reg [3:0] fsm_state = 4'h0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
  reg [3:0] \fsm_state$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:92" *)
  reg [8:0] input_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:92" *)
  reg [8:0] \input_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:108" *)
  reg [63:0] left_end = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:108" *)
  reg [63:0] \left_end$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:100" *)
  reg [8:0] left_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:100" *)
  reg [8:0] \left_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:102" *)
  reg [8:0] left_limit = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:102" *)
  reg [8:0] \left_limit$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:107" *)
  reg [63:0] left_start = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:107" *)
  reg [63:0] \left_start$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:95" *)
  reg [8:0] merge_width = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:95" *)
  reg [8:0] \merge_width$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:91" *)
  reg [8:0] num_ranges = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:91" *)
  reg [8:0] \num_ranges$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:104" *)
  reg [8:0] out_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:104" *)
  reg [8:0] \out_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:113" *)
  reg [8:0] output_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:113" *)
  reg [8:0] \output_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:61" *)
  reg ready;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:110" *)
  reg [63:0] right_end = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:110" *)
  reg [63:0] \right_end$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:101" *)
  reg [8:0] right_idx = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:101" *)
  reg [8:0] \right_idx$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:103" *)
  reg [8:0] right_limit = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:103" *)
  reg [8:0] \right_limit$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:109" *)
  reg [63:0] right_start = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:109" *)
  reg [63:0] \right_start$next ;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:60" *)
  input start;
  wire start;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:48" *)
  input [63:0] start_in;
  wire [63:0] start_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:54" *)
  output [63:0] start_out;
  reg [63:0] start_out = 64'h0000000000000000;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:54" *)
  reg [63:0] \start_out$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:74" *)
  reg [7:0] starts_a_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:74" *)
  wire [63:0] starts_a_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:80" *)
  reg [7:0] starts_a_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:80" *)
  reg [63:0] starts_a_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:80" *)
  reg starts_a_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:76" *)
  reg [7:0] starts_b_mem_r_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:76" *)
  wire [63:0] starts_b_mem_r_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:82" *)
  reg [7:0] starts_b_mem_w_addr;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:82" *)
  reg [63:0] starts_b_mem_w_data;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:82" *)
  reg starts_b_mem_w_en;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:269" *)
  reg take_left;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:96" *)
  reg use_a_as_source = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:96" *)
  reg \use_a_as_source$next ;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:50" *)
  input valid_in;
  wire valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:56" *)
  output valid_out;
  reg valid_out = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:56" *)
  reg \valid_out$next ;
  reg [63:0] ends_a_mem [255:0];
  initial begin
    ends_a_mem[0] = 64'h0000000000000000;
    ends_a_mem[1] = 64'h0000000000000000;
    ends_a_mem[2] = 64'h0000000000000000;
    ends_a_mem[3] = 64'h0000000000000000;
    ends_a_mem[4] = 64'h0000000000000000;
    ends_a_mem[5] = 64'h0000000000000000;
    ends_a_mem[6] = 64'h0000000000000000;
    ends_a_mem[7] = 64'h0000000000000000;
    ends_a_mem[8] = 64'h0000000000000000;
    ends_a_mem[9] = 64'h0000000000000000;
    ends_a_mem[10] = 64'h0000000000000000;
    ends_a_mem[11] = 64'h0000000000000000;
    ends_a_mem[12] = 64'h0000000000000000;
    ends_a_mem[13] = 64'h0000000000000000;
    ends_a_mem[14] = 64'h0000000000000000;
    ends_a_mem[15] = 64'h0000000000000000;
    ends_a_mem[16] = 64'h0000000000000000;
    ends_a_mem[17] = 64'h0000000000000000;
    ends_a_mem[18] = 64'h0000000000000000;
    ends_a_mem[19] = 64'h0000000000000000;
    ends_a_mem[20] = 64'h0000000000000000;
    ends_a_mem[21] = 64'h0000000000000000;
    ends_a_mem[22] = 64'h0000000000000000;
    ends_a_mem[23] = 64'h0000000000000000;
    ends_a_mem[24] = 64'h0000000000000000;
    ends_a_mem[25] = 64'h0000000000000000;
    ends_a_mem[26] = 64'h0000000000000000;
    ends_a_mem[27] = 64'h0000000000000000;
    ends_a_mem[28] = 64'h0000000000000000;
    ends_a_mem[29] = 64'h0000000000000000;
    ends_a_mem[30] = 64'h0000000000000000;
    ends_a_mem[31] = 64'h0000000000000000;
    ends_a_mem[32] = 64'h0000000000000000;
    ends_a_mem[33] = 64'h0000000000000000;
    ends_a_mem[34] = 64'h0000000000000000;
    ends_a_mem[35] = 64'h0000000000000000;
    ends_a_mem[36] = 64'h0000000000000000;
    ends_a_mem[37] = 64'h0000000000000000;
    ends_a_mem[38] = 64'h0000000000000000;
    ends_a_mem[39] = 64'h0000000000000000;
    ends_a_mem[40] = 64'h0000000000000000;
    ends_a_mem[41] = 64'h0000000000000000;
    ends_a_mem[42] = 64'h0000000000000000;
    ends_a_mem[43] = 64'h0000000000000000;
    ends_a_mem[44] = 64'h0000000000000000;
    ends_a_mem[45] = 64'h0000000000000000;
    ends_a_mem[46] = 64'h0000000000000000;
    ends_a_mem[47] = 64'h0000000000000000;
    ends_a_mem[48] = 64'h0000000000000000;
    ends_a_mem[49] = 64'h0000000000000000;
    ends_a_mem[50] = 64'h0000000000000000;
    ends_a_mem[51] = 64'h0000000000000000;
    ends_a_mem[52] = 64'h0000000000000000;
    ends_a_mem[53] = 64'h0000000000000000;
    ends_a_mem[54] = 64'h0000000000000000;
    ends_a_mem[55] = 64'h0000000000000000;
    ends_a_mem[56] = 64'h0000000000000000;
    ends_a_mem[57] = 64'h0000000000000000;
    ends_a_mem[58] = 64'h0000000000000000;
    ends_a_mem[59] = 64'h0000000000000000;
    ends_a_mem[60] = 64'h0000000000000000;
    ends_a_mem[61] = 64'h0000000000000000;
    ends_a_mem[62] = 64'h0000000000000000;
    ends_a_mem[63] = 64'h0000000000000000;
    ends_a_mem[64] = 64'h0000000000000000;
    ends_a_mem[65] = 64'h0000000000000000;
    ends_a_mem[66] = 64'h0000000000000000;
    ends_a_mem[67] = 64'h0000000000000000;
    ends_a_mem[68] = 64'h0000000000000000;
    ends_a_mem[69] = 64'h0000000000000000;
    ends_a_mem[70] = 64'h0000000000000000;
    ends_a_mem[71] = 64'h0000000000000000;
    ends_a_mem[72] = 64'h0000000000000000;
    ends_a_mem[73] = 64'h0000000000000000;
    ends_a_mem[74] = 64'h0000000000000000;
    ends_a_mem[75] = 64'h0000000000000000;
    ends_a_mem[76] = 64'h0000000000000000;
    ends_a_mem[77] = 64'h0000000000000000;
    ends_a_mem[78] = 64'h0000000000000000;
    ends_a_mem[79] = 64'h0000000000000000;
    ends_a_mem[80] = 64'h0000000000000000;
    ends_a_mem[81] = 64'h0000000000000000;
    ends_a_mem[82] = 64'h0000000000000000;
    ends_a_mem[83] = 64'h0000000000000000;
    ends_a_mem[84] = 64'h0000000000000000;
    ends_a_mem[85] = 64'h0000000000000000;
    ends_a_mem[86] = 64'h0000000000000000;
    ends_a_mem[87] = 64'h0000000000000000;
    ends_a_mem[88] = 64'h0000000000000000;
    ends_a_mem[89] = 64'h0000000000000000;
    ends_a_mem[90] = 64'h0000000000000000;
    ends_a_mem[91] = 64'h0000000000000000;
    ends_a_mem[92] = 64'h0000000000000000;
    ends_a_mem[93] = 64'h0000000000000000;
    ends_a_mem[94] = 64'h0000000000000000;
    ends_a_mem[95] = 64'h0000000000000000;
    ends_a_mem[96] = 64'h0000000000000000;
    ends_a_mem[97] = 64'h0000000000000000;
    ends_a_mem[98] = 64'h0000000000000000;
    ends_a_mem[99] = 64'h0000000000000000;
    ends_a_mem[100] = 64'h0000000000000000;
    ends_a_mem[101] = 64'h0000000000000000;
    ends_a_mem[102] = 64'h0000000000000000;
    ends_a_mem[103] = 64'h0000000000000000;
    ends_a_mem[104] = 64'h0000000000000000;
    ends_a_mem[105] = 64'h0000000000000000;
    ends_a_mem[106] = 64'h0000000000000000;
    ends_a_mem[107] = 64'h0000000000000000;
    ends_a_mem[108] = 64'h0000000000000000;
    ends_a_mem[109] = 64'h0000000000000000;
    ends_a_mem[110] = 64'h0000000000000000;
    ends_a_mem[111] = 64'h0000000000000000;
    ends_a_mem[112] = 64'h0000000000000000;
    ends_a_mem[113] = 64'h0000000000000000;
    ends_a_mem[114] = 64'h0000000000000000;
    ends_a_mem[115] = 64'h0000000000000000;
    ends_a_mem[116] = 64'h0000000000000000;
    ends_a_mem[117] = 64'h0000000000000000;
    ends_a_mem[118] = 64'h0000000000000000;
    ends_a_mem[119] = 64'h0000000000000000;
    ends_a_mem[120] = 64'h0000000000000000;
    ends_a_mem[121] = 64'h0000000000000000;
    ends_a_mem[122] = 64'h0000000000000000;
    ends_a_mem[123] = 64'h0000000000000000;
    ends_a_mem[124] = 64'h0000000000000000;
    ends_a_mem[125] = 64'h0000000000000000;
    ends_a_mem[126] = 64'h0000000000000000;
    ends_a_mem[127] = 64'h0000000000000000;
    ends_a_mem[128] = 64'h0000000000000000;
    ends_a_mem[129] = 64'h0000000000000000;
    ends_a_mem[130] = 64'h0000000000000000;
    ends_a_mem[131] = 64'h0000000000000000;
    ends_a_mem[132] = 64'h0000000000000000;
    ends_a_mem[133] = 64'h0000000000000000;
    ends_a_mem[134] = 64'h0000000000000000;
    ends_a_mem[135] = 64'h0000000000000000;
    ends_a_mem[136] = 64'h0000000000000000;
    ends_a_mem[137] = 64'h0000000000000000;
    ends_a_mem[138] = 64'h0000000000000000;
    ends_a_mem[139] = 64'h0000000000000000;
    ends_a_mem[140] = 64'h0000000000000000;
    ends_a_mem[141] = 64'h0000000000000000;
    ends_a_mem[142] = 64'h0000000000000000;
    ends_a_mem[143] = 64'h0000000000000000;
    ends_a_mem[144] = 64'h0000000000000000;
    ends_a_mem[145] = 64'h0000000000000000;
    ends_a_mem[146] = 64'h0000000000000000;
    ends_a_mem[147] = 64'h0000000000000000;
    ends_a_mem[148] = 64'h0000000000000000;
    ends_a_mem[149] = 64'h0000000000000000;
    ends_a_mem[150] = 64'h0000000000000000;
    ends_a_mem[151] = 64'h0000000000000000;
    ends_a_mem[152] = 64'h0000000000000000;
    ends_a_mem[153] = 64'h0000000000000000;
    ends_a_mem[154] = 64'h0000000000000000;
    ends_a_mem[155] = 64'h0000000000000000;
    ends_a_mem[156] = 64'h0000000000000000;
    ends_a_mem[157] = 64'h0000000000000000;
    ends_a_mem[158] = 64'h0000000000000000;
    ends_a_mem[159] = 64'h0000000000000000;
    ends_a_mem[160] = 64'h0000000000000000;
    ends_a_mem[161] = 64'h0000000000000000;
    ends_a_mem[162] = 64'h0000000000000000;
    ends_a_mem[163] = 64'h0000000000000000;
    ends_a_mem[164] = 64'h0000000000000000;
    ends_a_mem[165] = 64'h0000000000000000;
    ends_a_mem[166] = 64'h0000000000000000;
    ends_a_mem[167] = 64'h0000000000000000;
    ends_a_mem[168] = 64'h0000000000000000;
    ends_a_mem[169] = 64'h0000000000000000;
    ends_a_mem[170] = 64'h0000000000000000;
    ends_a_mem[171] = 64'h0000000000000000;
    ends_a_mem[172] = 64'h0000000000000000;
    ends_a_mem[173] = 64'h0000000000000000;
    ends_a_mem[174] = 64'h0000000000000000;
    ends_a_mem[175] = 64'h0000000000000000;
    ends_a_mem[176] = 64'h0000000000000000;
    ends_a_mem[177] = 64'h0000000000000000;
    ends_a_mem[178] = 64'h0000000000000000;
    ends_a_mem[179] = 64'h0000000000000000;
    ends_a_mem[180] = 64'h0000000000000000;
    ends_a_mem[181] = 64'h0000000000000000;
    ends_a_mem[182] = 64'h0000000000000000;
    ends_a_mem[183] = 64'h0000000000000000;
    ends_a_mem[184] = 64'h0000000000000000;
    ends_a_mem[185] = 64'h0000000000000000;
    ends_a_mem[186] = 64'h0000000000000000;
    ends_a_mem[187] = 64'h0000000000000000;
    ends_a_mem[188] = 64'h0000000000000000;
    ends_a_mem[189] = 64'h0000000000000000;
    ends_a_mem[190] = 64'h0000000000000000;
    ends_a_mem[191] = 64'h0000000000000000;
    ends_a_mem[192] = 64'h0000000000000000;
    ends_a_mem[193] = 64'h0000000000000000;
    ends_a_mem[194] = 64'h0000000000000000;
    ends_a_mem[195] = 64'h0000000000000000;
    ends_a_mem[196] = 64'h0000000000000000;
    ends_a_mem[197] = 64'h0000000000000000;
    ends_a_mem[198] = 64'h0000000000000000;
    ends_a_mem[199] = 64'h0000000000000000;
    ends_a_mem[200] = 64'h0000000000000000;
    ends_a_mem[201] = 64'h0000000000000000;
    ends_a_mem[202] = 64'h0000000000000000;
    ends_a_mem[203] = 64'h0000000000000000;
    ends_a_mem[204] = 64'h0000000000000000;
    ends_a_mem[205] = 64'h0000000000000000;
    ends_a_mem[206] = 64'h0000000000000000;
    ends_a_mem[207] = 64'h0000000000000000;
    ends_a_mem[208] = 64'h0000000000000000;
    ends_a_mem[209] = 64'h0000000000000000;
    ends_a_mem[210] = 64'h0000000000000000;
    ends_a_mem[211] = 64'h0000000000000000;
    ends_a_mem[212] = 64'h0000000000000000;
    ends_a_mem[213] = 64'h0000000000000000;
    ends_a_mem[214] = 64'h0000000000000000;
    ends_a_mem[215] = 64'h0000000000000000;
    ends_a_mem[216] = 64'h0000000000000000;
    ends_a_mem[217] = 64'h0000000000000000;
    ends_a_mem[218] = 64'h0000000000000000;
    ends_a_mem[219] = 64'h0000000000000000;
    ends_a_mem[220] = 64'h0000000000000000;
    ends_a_mem[221] = 64'h0000000000000000;
    ends_a_mem[222] = 64'h0000000000000000;
    ends_a_mem[223] = 64'h0000000000000000;
    ends_a_mem[224] = 64'h0000000000000000;
    ends_a_mem[225] = 64'h0000000000000000;
    ends_a_mem[226] = 64'h0000000000000000;
    ends_a_mem[227] = 64'h0000000000000000;
    ends_a_mem[228] = 64'h0000000000000000;
    ends_a_mem[229] = 64'h0000000000000000;
    ends_a_mem[230] = 64'h0000000000000000;
    ends_a_mem[231] = 64'h0000000000000000;
    ends_a_mem[232] = 64'h0000000000000000;
    ends_a_mem[233] = 64'h0000000000000000;
    ends_a_mem[234] = 64'h0000000000000000;
    ends_a_mem[235] = 64'h0000000000000000;
    ends_a_mem[236] = 64'h0000000000000000;
    ends_a_mem[237] = 64'h0000000000000000;
    ends_a_mem[238] = 64'h0000000000000000;
    ends_a_mem[239] = 64'h0000000000000000;
    ends_a_mem[240] = 64'h0000000000000000;
    ends_a_mem[241] = 64'h0000000000000000;
    ends_a_mem[242] = 64'h0000000000000000;
    ends_a_mem[243] = 64'h0000000000000000;
    ends_a_mem[244] = 64'h0000000000000000;
    ends_a_mem[245] = 64'h0000000000000000;
    ends_a_mem[246] = 64'h0000000000000000;
    ends_a_mem[247] = 64'h0000000000000000;
    ends_a_mem[248] = 64'h0000000000000000;
    ends_a_mem[249] = 64'h0000000000000000;
    ends_a_mem[250] = 64'h0000000000000000;
    ends_a_mem[251] = 64'h0000000000000000;
    ends_a_mem[252] = 64'h0000000000000000;
    ends_a_mem[253] = 64'h0000000000000000;
    ends_a_mem[254] = 64'h0000000000000000;
    ends_a_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (ends_a_mem_w_en)
      ends_a_mem[ends_a_mem_w_addr] <= ends_a_mem_w_data;
  end
  reg [7:0] _0_;
  always @(posedge clk) begin
    _0_ <= ends_a_mem_r_addr;
  end
  assign ends_a_mem_r_data = ends_a_mem[_0_];
  reg [63:0] ends_b_mem [255:0];
  initial begin
    ends_b_mem[0] = 64'h0000000000000000;
    ends_b_mem[1] = 64'h0000000000000000;
    ends_b_mem[2] = 64'h0000000000000000;
    ends_b_mem[3] = 64'h0000000000000000;
    ends_b_mem[4] = 64'h0000000000000000;
    ends_b_mem[5] = 64'h0000000000000000;
    ends_b_mem[6] = 64'h0000000000000000;
    ends_b_mem[7] = 64'h0000000000000000;
    ends_b_mem[8] = 64'h0000000000000000;
    ends_b_mem[9] = 64'h0000000000000000;
    ends_b_mem[10] = 64'h0000000000000000;
    ends_b_mem[11] = 64'h0000000000000000;
    ends_b_mem[12] = 64'h0000000000000000;
    ends_b_mem[13] = 64'h0000000000000000;
    ends_b_mem[14] = 64'h0000000000000000;
    ends_b_mem[15] = 64'h0000000000000000;
    ends_b_mem[16] = 64'h0000000000000000;
    ends_b_mem[17] = 64'h0000000000000000;
    ends_b_mem[18] = 64'h0000000000000000;
    ends_b_mem[19] = 64'h0000000000000000;
    ends_b_mem[20] = 64'h0000000000000000;
    ends_b_mem[21] = 64'h0000000000000000;
    ends_b_mem[22] = 64'h0000000000000000;
    ends_b_mem[23] = 64'h0000000000000000;
    ends_b_mem[24] = 64'h0000000000000000;
    ends_b_mem[25] = 64'h0000000000000000;
    ends_b_mem[26] = 64'h0000000000000000;
    ends_b_mem[27] = 64'h0000000000000000;
    ends_b_mem[28] = 64'h0000000000000000;
    ends_b_mem[29] = 64'h0000000000000000;
    ends_b_mem[30] = 64'h0000000000000000;
    ends_b_mem[31] = 64'h0000000000000000;
    ends_b_mem[32] = 64'h0000000000000000;
    ends_b_mem[33] = 64'h0000000000000000;
    ends_b_mem[34] = 64'h0000000000000000;
    ends_b_mem[35] = 64'h0000000000000000;
    ends_b_mem[36] = 64'h0000000000000000;
    ends_b_mem[37] = 64'h0000000000000000;
    ends_b_mem[38] = 64'h0000000000000000;
    ends_b_mem[39] = 64'h0000000000000000;
    ends_b_mem[40] = 64'h0000000000000000;
    ends_b_mem[41] = 64'h0000000000000000;
    ends_b_mem[42] = 64'h0000000000000000;
    ends_b_mem[43] = 64'h0000000000000000;
    ends_b_mem[44] = 64'h0000000000000000;
    ends_b_mem[45] = 64'h0000000000000000;
    ends_b_mem[46] = 64'h0000000000000000;
    ends_b_mem[47] = 64'h0000000000000000;
    ends_b_mem[48] = 64'h0000000000000000;
    ends_b_mem[49] = 64'h0000000000000000;
    ends_b_mem[50] = 64'h0000000000000000;
    ends_b_mem[51] = 64'h0000000000000000;
    ends_b_mem[52] = 64'h0000000000000000;
    ends_b_mem[53] = 64'h0000000000000000;
    ends_b_mem[54] = 64'h0000000000000000;
    ends_b_mem[55] = 64'h0000000000000000;
    ends_b_mem[56] = 64'h0000000000000000;
    ends_b_mem[57] = 64'h0000000000000000;
    ends_b_mem[58] = 64'h0000000000000000;
    ends_b_mem[59] = 64'h0000000000000000;
    ends_b_mem[60] = 64'h0000000000000000;
    ends_b_mem[61] = 64'h0000000000000000;
    ends_b_mem[62] = 64'h0000000000000000;
    ends_b_mem[63] = 64'h0000000000000000;
    ends_b_mem[64] = 64'h0000000000000000;
    ends_b_mem[65] = 64'h0000000000000000;
    ends_b_mem[66] = 64'h0000000000000000;
    ends_b_mem[67] = 64'h0000000000000000;
    ends_b_mem[68] = 64'h0000000000000000;
    ends_b_mem[69] = 64'h0000000000000000;
    ends_b_mem[70] = 64'h0000000000000000;
    ends_b_mem[71] = 64'h0000000000000000;
    ends_b_mem[72] = 64'h0000000000000000;
    ends_b_mem[73] = 64'h0000000000000000;
    ends_b_mem[74] = 64'h0000000000000000;
    ends_b_mem[75] = 64'h0000000000000000;
    ends_b_mem[76] = 64'h0000000000000000;
    ends_b_mem[77] = 64'h0000000000000000;
    ends_b_mem[78] = 64'h0000000000000000;
    ends_b_mem[79] = 64'h0000000000000000;
    ends_b_mem[80] = 64'h0000000000000000;
    ends_b_mem[81] = 64'h0000000000000000;
    ends_b_mem[82] = 64'h0000000000000000;
    ends_b_mem[83] = 64'h0000000000000000;
    ends_b_mem[84] = 64'h0000000000000000;
    ends_b_mem[85] = 64'h0000000000000000;
    ends_b_mem[86] = 64'h0000000000000000;
    ends_b_mem[87] = 64'h0000000000000000;
    ends_b_mem[88] = 64'h0000000000000000;
    ends_b_mem[89] = 64'h0000000000000000;
    ends_b_mem[90] = 64'h0000000000000000;
    ends_b_mem[91] = 64'h0000000000000000;
    ends_b_mem[92] = 64'h0000000000000000;
    ends_b_mem[93] = 64'h0000000000000000;
    ends_b_mem[94] = 64'h0000000000000000;
    ends_b_mem[95] = 64'h0000000000000000;
    ends_b_mem[96] = 64'h0000000000000000;
    ends_b_mem[97] = 64'h0000000000000000;
    ends_b_mem[98] = 64'h0000000000000000;
    ends_b_mem[99] = 64'h0000000000000000;
    ends_b_mem[100] = 64'h0000000000000000;
    ends_b_mem[101] = 64'h0000000000000000;
    ends_b_mem[102] = 64'h0000000000000000;
    ends_b_mem[103] = 64'h0000000000000000;
    ends_b_mem[104] = 64'h0000000000000000;
    ends_b_mem[105] = 64'h0000000000000000;
    ends_b_mem[106] = 64'h0000000000000000;
    ends_b_mem[107] = 64'h0000000000000000;
    ends_b_mem[108] = 64'h0000000000000000;
    ends_b_mem[109] = 64'h0000000000000000;
    ends_b_mem[110] = 64'h0000000000000000;
    ends_b_mem[111] = 64'h0000000000000000;
    ends_b_mem[112] = 64'h0000000000000000;
    ends_b_mem[113] = 64'h0000000000000000;
    ends_b_mem[114] = 64'h0000000000000000;
    ends_b_mem[115] = 64'h0000000000000000;
    ends_b_mem[116] = 64'h0000000000000000;
    ends_b_mem[117] = 64'h0000000000000000;
    ends_b_mem[118] = 64'h0000000000000000;
    ends_b_mem[119] = 64'h0000000000000000;
    ends_b_mem[120] = 64'h0000000000000000;
    ends_b_mem[121] = 64'h0000000000000000;
    ends_b_mem[122] = 64'h0000000000000000;
    ends_b_mem[123] = 64'h0000000000000000;
    ends_b_mem[124] = 64'h0000000000000000;
    ends_b_mem[125] = 64'h0000000000000000;
    ends_b_mem[126] = 64'h0000000000000000;
    ends_b_mem[127] = 64'h0000000000000000;
    ends_b_mem[128] = 64'h0000000000000000;
    ends_b_mem[129] = 64'h0000000000000000;
    ends_b_mem[130] = 64'h0000000000000000;
    ends_b_mem[131] = 64'h0000000000000000;
    ends_b_mem[132] = 64'h0000000000000000;
    ends_b_mem[133] = 64'h0000000000000000;
    ends_b_mem[134] = 64'h0000000000000000;
    ends_b_mem[135] = 64'h0000000000000000;
    ends_b_mem[136] = 64'h0000000000000000;
    ends_b_mem[137] = 64'h0000000000000000;
    ends_b_mem[138] = 64'h0000000000000000;
    ends_b_mem[139] = 64'h0000000000000000;
    ends_b_mem[140] = 64'h0000000000000000;
    ends_b_mem[141] = 64'h0000000000000000;
    ends_b_mem[142] = 64'h0000000000000000;
    ends_b_mem[143] = 64'h0000000000000000;
    ends_b_mem[144] = 64'h0000000000000000;
    ends_b_mem[145] = 64'h0000000000000000;
    ends_b_mem[146] = 64'h0000000000000000;
    ends_b_mem[147] = 64'h0000000000000000;
    ends_b_mem[148] = 64'h0000000000000000;
    ends_b_mem[149] = 64'h0000000000000000;
    ends_b_mem[150] = 64'h0000000000000000;
    ends_b_mem[151] = 64'h0000000000000000;
    ends_b_mem[152] = 64'h0000000000000000;
    ends_b_mem[153] = 64'h0000000000000000;
    ends_b_mem[154] = 64'h0000000000000000;
    ends_b_mem[155] = 64'h0000000000000000;
    ends_b_mem[156] = 64'h0000000000000000;
    ends_b_mem[157] = 64'h0000000000000000;
    ends_b_mem[158] = 64'h0000000000000000;
    ends_b_mem[159] = 64'h0000000000000000;
    ends_b_mem[160] = 64'h0000000000000000;
    ends_b_mem[161] = 64'h0000000000000000;
    ends_b_mem[162] = 64'h0000000000000000;
    ends_b_mem[163] = 64'h0000000000000000;
    ends_b_mem[164] = 64'h0000000000000000;
    ends_b_mem[165] = 64'h0000000000000000;
    ends_b_mem[166] = 64'h0000000000000000;
    ends_b_mem[167] = 64'h0000000000000000;
    ends_b_mem[168] = 64'h0000000000000000;
    ends_b_mem[169] = 64'h0000000000000000;
    ends_b_mem[170] = 64'h0000000000000000;
    ends_b_mem[171] = 64'h0000000000000000;
    ends_b_mem[172] = 64'h0000000000000000;
    ends_b_mem[173] = 64'h0000000000000000;
    ends_b_mem[174] = 64'h0000000000000000;
    ends_b_mem[175] = 64'h0000000000000000;
    ends_b_mem[176] = 64'h0000000000000000;
    ends_b_mem[177] = 64'h0000000000000000;
    ends_b_mem[178] = 64'h0000000000000000;
    ends_b_mem[179] = 64'h0000000000000000;
    ends_b_mem[180] = 64'h0000000000000000;
    ends_b_mem[181] = 64'h0000000000000000;
    ends_b_mem[182] = 64'h0000000000000000;
    ends_b_mem[183] = 64'h0000000000000000;
    ends_b_mem[184] = 64'h0000000000000000;
    ends_b_mem[185] = 64'h0000000000000000;
    ends_b_mem[186] = 64'h0000000000000000;
    ends_b_mem[187] = 64'h0000000000000000;
    ends_b_mem[188] = 64'h0000000000000000;
    ends_b_mem[189] = 64'h0000000000000000;
    ends_b_mem[190] = 64'h0000000000000000;
    ends_b_mem[191] = 64'h0000000000000000;
    ends_b_mem[192] = 64'h0000000000000000;
    ends_b_mem[193] = 64'h0000000000000000;
    ends_b_mem[194] = 64'h0000000000000000;
    ends_b_mem[195] = 64'h0000000000000000;
    ends_b_mem[196] = 64'h0000000000000000;
    ends_b_mem[197] = 64'h0000000000000000;
    ends_b_mem[198] = 64'h0000000000000000;
    ends_b_mem[199] = 64'h0000000000000000;
    ends_b_mem[200] = 64'h0000000000000000;
    ends_b_mem[201] = 64'h0000000000000000;
    ends_b_mem[202] = 64'h0000000000000000;
    ends_b_mem[203] = 64'h0000000000000000;
    ends_b_mem[204] = 64'h0000000000000000;
    ends_b_mem[205] = 64'h0000000000000000;
    ends_b_mem[206] = 64'h0000000000000000;
    ends_b_mem[207] = 64'h0000000000000000;
    ends_b_mem[208] = 64'h0000000000000000;
    ends_b_mem[209] = 64'h0000000000000000;
    ends_b_mem[210] = 64'h0000000000000000;
    ends_b_mem[211] = 64'h0000000000000000;
    ends_b_mem[212] = 64'h0000000000000000;
    ends_b_mem[213] = 64'h0000000000000000;
    ends_b_mem[214] = 64'h0000000000000000;
    ends_b_mem[215] = 64'h0000000000000000;
    ends_b_mem[216] = 64'h0000000000000000;
    ends_b_mem[217] = 64'h0000000000000000;
    ends_b_mem[218] = 64'h0000000000000000;
    ends_b_mem[219] = 64'h0000000000000000;
    ends_b_mem[220] = 64'h0000000000000000;
    ends_b_mem[221] = 64'h0000000000000000;
    ends_b_mem[222] = 64'h0000000000000000;
    ends_b_mem[223] = 64'h0000000000000000;
    ends_b_mem[224] = 64'h0000000000000000;
    ends_b_mem[225] = 64'h0000000000000000;
    ends_b_mem[226] = 64'h0000000000000000;
    ends_b_mem[227] = 64'h0000000000000000;
    ends_b_mem[228] = 64'h0000000000000000;
    ends_b_mem[229] = 64'h0000000000000000;
    ends_b_mem[230] = 64'h0000000000000000;
    ends_b_mem[231] = 64'h0000000000000000;
    ends_b_mem[232] = 64'h0000000000000000;
    ends_b_mem[233] = 64'h0000000000000000;
    ends_b_mem[234] = 64'h0000000000000000;
    ends_b_mem[235] = 64'h0000000000000000;
    ends_b_mem[236] = 64'h0000000000000000;
    ends_b_mem[237] = 64'h0000000000000000;
    ends_b_mem[238] = 64'h0000000000000000;
    ends_b_mem[239] = 64'h0000000000000000;
    ends_b_mem[240] = 64'h0000000000000000;
    ends_b_mem[241] = 64'h0000000000000000;
    ends_b_mem[242] = 64'h0000000000000000;
    ends_b_mem[243] = 64'h0000000000000000;
    ends_b_mem[244] = 64'h0000000000000000;
    ends_b_mem[245] = 64'h0000000000000000;
    ends_b_mem[246] = 64'h0000000000000000;
    ends_b_mem[247] = 64'h0000000000000000;
    ends_b_mem[248] = 64'h0000000000000000;
    ends_b_mem[249] = 64'h0000000000000000;
    ends_b_mem[250] = 64'h0000000000000000;
    ends_b_mem[251] = 64'h0000000000000000;
    ends_b_mem[252] = 64'h0000000000000000;
    ends_b_mem[253] = 64'h0000000000000000;
    ends_b_mem[254] = 64'h0000000000000000;
    ends_b_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (ends_b_mem_w_en)
      ends_b_mem[ends_b_mem_w_addr] <= ends_b_mem_w_data;
  end
  reg [7:0] _1_;
  always @(posedge clk) begin
    _1_ <= ends_b_mem_r_addr;
  end
  assign ends_b_mem_r_data = ends_b_mem[_1_];
  reg [63:0] starts_a_mem [255:0];
  initial begin
    starts_a_mem[0] = 64'h0000000000000000;
    starts_a_mem[1] = 64'h0000000000000000;
    starts_a_mem[2] = 64'h0000000000000000;
    starts_a_mem[3] = 64'h0000000000000000;
    starts_a_mem[4] = 64'h0000000000000000;
    starts_a_mem[5] = 64'h0000000000000000;
    starts_a_mem[6] = 64'h0000000000000000;
    starts_a_mem[7] = 64'h0000000000000000;
    starts_a_mem[8] = 64'h0000000000000000;
    starts_a_mem[9] = 64'h0000000000000000;
    starts_a_mem[10] = 64'h0000000000000000;
    starts_a_mem[11] = 64'h0000000000000000;
    starts_a_mem[12] = 64'h0000000000000000;
    starts_a_mem[13] = 64'h0000000000000000;
    starts_a_mem[14] = 64'h0000000000000000;
    starts_a_mem[15] = 64'h0000000000000000;
    starts_a_mem[16] = 64'h0000000000000000;
    starts_a_mem[17] = 64'h0000000000000000;
    starts_a_mem[18] = 64'h0000000000000000;
    starts_a_mem[19] = 64'h0000000000000000;
    starts_a_mem[20] = 64'h0000000000000000;
    starts_a_mem[21] = 64'h0000000000000000;
    starts_a_mem[22] = 64'h0000000000000000;
    starts_a_mem[23] = 64'h0000000000000000;
    starts_a_mem[24] = 64'h0000000000000000;
    starts_a_mem[25] = 64'h0000000000000000;
    starts_a_mem[26] = 64'h0000000000000000;
    starts_a_mem[27] = 64'h0000000000000000;
    starts_a_mem[28] = 64'h0000000000000000;
    starts_a_mem[29] = 64'h0000000000000000;
    starts_a_mem[30] = 64'h0000000000000000;
    starts_a_mem[31] = 64'h0000000000000000;
    starts_a_mem[32] = 64'h0000000000000000;
    starts_a_mem[33] = 64'h0000000000000000;
    starts_a_mem[34] = 64'h0000000000000000;
    starts_a_mem[35] = 64'h0000000000000000;
    starts_a_mem[36] = 64'h0000000000000000;
    starts_a_mem[37] = 64'h0000000000000000;
    starts_a_mem[38] = 64'h0000000000000000;
    starts_a_mem[39] = 64'h0000000000000000;
    starts_a_mem[40] = 64'h0000000000000000;
    starts_a_mem[41] = 64'h0000000000000000;
    starts_a_mem[42] = 64'h0000000000000000;
    starts_a_mem[43] = 64'h0000000000000000;
    starts_a_mem[44] = 64'h0000000000000000;
    starts_a_mem[45] = 64'h0000000000000000;
    starts_a_mem[46] = 64'h0000000000000000;
    starts_a_mem[47] = 64'h0000000000000000;
    starts_a_mem[48] = 64'h0000000000000000;
    starts_a_mem[49] = 64'h0000000000000000;
    starts_a_mem[50] = 64'h0000000000000000;
    starts_a_mem[51] = 64'h0000000000000000;
    starts_a_mem[52] = 64'h0000000000000000;
    starts_a_mem[53] = 64'h0000000000000000;
    starts_a_mem[54] = 64'h0000000000000000;
    starts_a_mem[55] = 64'h0000000000000000;
    starts_a_mem[56] = 64'h0000000000000000;
    starts_a_mem[57] = 64'h0000000000000000;
    starts_a_mem[58] = 64'h0000000000000000;
    starts_a_mem[59] = 64'h0000000000000000;
    starts_a_mem[60] = 64'h0000000000000000;
    starts_a_mem[61] = 64'h0000000000000000;
    starts_a_mem[62] = 64'h0000000000000000;
    starts_a_mem[63] = 64'h0000000000000000;
    starts_a_mem[64] = 64'h0000000000000000;
    starts_a_mem[65] = 64'h0000000000000000;
    starts_a_mem[66] = 64'h0000000000000000;
    starts_a_mem[67] = 64'h0000000000000000;
    starts_a_mem[68] = 64'h0000000000000000;
    starts_a_mem[69] = 64'h0000000000000000;
    starts_a_mem[70] = 64'h0000000000000000;
    starts_a_mem[71] = 64'h0000000000000000;
    starts_a_mem[72] = 64'h0000000000000000;
    starts_a_mem[73] = 64'h0000000000000000;
    starts_a_mem[74] = 64'h0000000000000000;
    starts_a_mem[75] = 64'h0000000000000000;
    starts_a_mem[76] = 64'h0000000000000000;
    starts_a_mem[77] = 64'h0000000000000000;
    starts_a_mem[78] = 64'h0000000000000000;
    starts_a_mem[79] = 64'h0000000000000000;
    starts_a_mem[80] = 64'h0000000000000000;
    starts_a_mem[81] = 64'h0000000000000000;
    starts_a_mem[82] = 64'h0000000000000000;
    starts_a_mem[83] = 64'h0000000000000000;
    starts_a_mem[84] = 64'h0000000000000000;
    starts_a_mem[85] = 64'h0000000000000000;
    starts_a_mem[86] = 64'h0000000000000000;
    starts_a_mem[87] = 64'h0000000000000000;
    starts_a_mem[88] = 64'h0000000000000000;
    starts_a_mem[89] = 64'h0000000000000000;
    starts_a_mem[90] = 64'h0000000000000000;
    starts_a_mem[91] = 64'h0000000000000000;
    starts_a_mem[92] = 64'h0000000000000000;
    starts_a_mem[93] = 64'h0000000000000000;
    starts_a_mem[94] = 64'h0000000000000000;
    starts_a_mem[95] = 64'h0000000000000000;
    starts_a_mem[96] = 64'h0000000000000000;
    starts_a_mem[97] = 64'h0000000000000000;
    starts_a_mem[98] = 64'h0000000000000000;
    starts_a_mem[99] = 64'h0000000000000000;
    starts_a_mem[100] = 64'h0000000000000000;
    starts_a_mem[101] = 64'h0000000000000000;
    starts_a_mem[102] = 64'h0000000000000000;
    starts_a_mem[103] = 64'h0000000000000000;
    starts_a_mem[104] = 64'h0000000000000000;
    starts_a_mem[105] = 64'h0000000000000000;
    starts_a_mem[106] = 64'h0000000000000000;
    starts_a_mem[107] = 64'h0000000000000000;
    starts_a_mem[108] = 64'h0000000000000000;
    starts_a_mem[109] = 64'h0000000000000000;
    starts_a_mem[110] = 64'h0000000000000000;
    starts_a_mem[111] = 64'h0000000000000000;
    starts_a_mem[112] = 64'h0000000000000000;
    starts_a_mem[113] = 64'h0000000000000000;
    starts_a_mem[114] = 64'h0000000000000000;
    starts_a_mem[115] = 64'h0000000000000000;
    starts_a_mem[116] = 64'h0000000000000000;
    starts_a_mem[117] = 64'h0000000000000000;
    starts_a_mem[118] = 64'h0000000000000000;
    starts_a_mem[119] = 64'h0000000000000000;
    starts_a_mem[120] = 64'h0000000000000000;
    starts_a_mem[121] = 64'h0000000000000000;
    starts_a_mem[122] = 64'h0000000000000000;
    starts_a_mem[123] = 64'h0000000000000000;
    starts_a_mem[124] = 64'h0000000000000000;
    starts_a_mem[125] = 64'h0000000000000000;
    starts_a_mem[126] = 64'h0000000000000000;
    starts_a_mem[127] = 64'h0000000000000000;
    starts_a_mem[128] = 64'h0000000000000000;
    starts_a_mem[129] = 64'h0000000000000000;
    starts_a_mem[130] = 64'h0000000000000000;
    starts_a_mem[131] = 64'h0000000000000000;
    starts_a_mem[132] = 64'h0000000000000000;
    starts_a_mem[133] = 64'h0000000000000000;
    starts_a_mem[134] = 64'h0000000000000000;
    starts_a_mem[135] = 64'h0000000000000000;
    starts_a_mem[136] = 64'h0000000000000000;
    starts_a_mem[137] = 64'h0000000000000000;
    starts_a_mem[138] = 64'h0000000000000000;
    starts_a_mem[139] = 64'h0000000000000000;
    starts_a_mem[140] = 64'h0000000000000000;
    starts_a_mem[141] = 64'h0000000000000000;
    starts_a_mem[142] = 64'h0000000000000000;
    starts_a_mem[143] = 64'h0000000000000000;
    starts_a_mem[144] = 64'h0000000000000000;
    starts_a_mem[145] = 64'h0000000000000000;
    starts_a_mem[146] = 64'h0000000000000000;
    starts_a_mem[147] = 64'h0000000000000000;
    starts_a_mem[148] = 64'h0000000000000000;
    starts_a_mem[149] = 64'h0000000000000000;
    starts_a_mem[150] = 64'h0000000000000000;
    starts_a_mem[151] = 64'h0000000000000000;
    starts_a_mem[152] = 64'h0000000000000000;
    starts_a_mem[153] = 64'h0000000000000000;
    starts_a_mem[154] = 64'h0000000000000000;
    starts_a_mem[155] = 64'h0000000000000000;
    starts_a_mem[156] = 64'h0000000000000000;
    starts_a_mem[157] = 64'h0000000000000000;
    starts_a_mem[158] = 64'h0000000000000000;
    starts_a_mem[159] = 64'h0000000000000000;
    starts_a_mem[160] = 64'h0000000000000000;
    starts_a_mem[161] = 64'h0000000000000000;
    starts_a_mem[162] = 64'h0000000000000000;
    starts_a_mem[163] = 64'h0000000000000000;
    starts_a_mem[164] = 64'h0000000000000000;
    starts_a_mem[165] = 64'h0000000000000000;
    starts_a_mem[166] = 64'h0000000000000000;
    starts_a_mem[167] = 64'h0000000000000000;
    starts_a_mem[168] = 64'h0000000000000000;
    starts_a_mem[169] = 64'h0000000000000000;
    starts_a_mem[170] = 64'h0000000000000000;
    starts_a_mem[171] = 64'h0000000000000000;
    starts_a_mem[172] = 64'h0000000000000000;
    starts_a_mem[173] = 64'h0000000000000000;
    starts_a_mem[174] = 64'h0000000000000000;
    starts_a_mem[175] = 64'h0000000000000000;
    starts_a_mem[176] = 64'h0000000000000000;
    starts_a_mem[177] = 64'h0000000000000000;
    starts_a_mem[178] = 64'h0000000000000000;
    starts_a_mem[179] = 64'h0000000000000000;
    starts_a_mem[180] = 64'h0000000000000000;
    starts_a_mem[181] = 64'h0000000000000000;
    starts_a_mem[182] = 64'h0000000000000000;
    starts_a_mem[183] = 64'h0000000000000000;
    starts_a_mem[184] = 64'h0000000000000000;
    starts_a_mem[185] = 64'h0000000000000000;
    starts_a_mem[186] = 64'h0000000000000000;
    starts_a_mem[187] = 64'h0000000000000000;
    starts_a_mem[188] = 64'h0000000000000000;
    starts_a_mem[189] = 64'h0000000000000000;
    starts_a_mem[190] = 64'h0000000000000000;
    starts_a_mem[191] = 64'h0000000000000000;
    starts_a_mem[192] = 64'h0000000000000000;
    starts_a_mem[193] = 64'h0000000000000000;
    starts_a_mem[194] = 64'h0000000000000000;
    starts_a_mem[195] = 64'h0000000000000000;
    starts_a_mem[196] = 64'h0000000000000000;
    starts_a_mem[197] = 64'h0000000000000000;
    starts_a_mem[198] = 64'h0000000000000000;
    starts_a_mem[199] = 64'h0000000000000000;
    starts_a_mem[200] = 64'h0000000000000000;
    starts_a_mem[201] = 64'h0000000000000000;
    starts_a_mem[202] = 64'h0000000000000000;
    starts_a_mem[203] = 64'h0000000000000000;
    starts_a_mem[204] = 64'h0000000000000000;
    starts_a_mem[205] = 64'h0000000000000000;
    starts_a_mem[206] = 64'h0000000000000000;
    starts_a_mem[207] = 64'h0000000000000000;
    starts_a_mem[208] = 64'h0000000000000000;
    starts_a_mem[209] = 64'h0000000000000000;
    starts_a_mem[210] = 64'h0000000000000000;
    starts_a_mem[211] = 64'h0000000000000000;
    starts_a_mem[212] = 64'h0000000000000000;
    starts_a_mem[213] = 64'h0000000000000000;
    starts_a_mem[214] = 64'h0000000000000000;
    starts_a_mem[215] = 64'h0000000000000000;
    starts_a_mem[216] = 64'h0000000000000000;
    starts_a_mem[217] = 64'h0000000000000000;
    starts_a_mem[218] = 64'h0000000000000000;
    starts_a_mem[219] = 64'h0000000000000000;
    starts_a_mem[220] = 64'h0000000000000000;
    starts_a_mem[221] = 64'h0000000000000000;
    starts_a_mem[222] = 64'h0000000000000000;
    starts_a_mem[223] = 64'h0000000000000000;
    starts_a_mem[224] = 64'h0000000000000000;
    starts_a_mem[225] = 64'h0000000000000000;
    starts_a_mem[226] = 64'h0000000000000000;
    starts_a_mem[227] = 64'h0000000000000000;
    starts_a_mem[228] = 64'h0000000000000000;
    starts_a_mem[229] = 64'h0000000000000000;
    starts_a_mem[230] = 64'h0000000000000000;
    starts_a_mem[231] = 64'h0000000000000000;
    starts_a_mem[232] = 64'h0000000000000000;
    starts_a_mem[233] = 64'h0000000000000000;
    starts_a_mem[234] = 64'h0000000000000000;
    starts_a_mem[235] = 64'h0000000000000000;
    starts_a_mem[236] = 64'h0000000000000000;
    starts_a_mem[237] = 64'h0000000000000000;
    starts_a_mem[238] = 64'h0000000000000000;
    starts_a_mem[239] = 64'h0000000000000000;
    starts_a_mem[240] = 64'h0000000000000000;
    starts_a_mem[241] = 64'h0000000000000000;
    starts_a_mem[242] = 64'h0000000000000000;
    starts_a_mem[243] = 64'h0000000000000000;
    starts_a_mem[244] = 64'h0000000000000000;
    starts_a_mem[245] = 64'h0000000000000000;
    starts_a_mem[246] = 64'h0000000000000000;
    starts_a_mem[247] = 64'h0000000000000000;
    starts_a_mem[248] = 64'h0000000000000000;
    starts_a_mem[249] = 64'h0000000000000000;
    starts_a_mem[250] = 64'h0000000000000000;
    starts_a_mem[251] = 64'h0000000000000000;
    starts_a_mem[252] = 64'h0000000000000000;
    starts_a_mem[253] = 64'h0000000000000000;
    starts_a_mem[254] = 64'h0000000000000000;
    starts_a_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (starts_a_mem_w_en)
      starts_a_mem[starts_a_mem_w_addr] <= starts_a_mem_w_data;
  end
  reg [7:0] _2_;
  always @(posedge clk) begin
    _2_ <= starts_a_mem_r_addr;
  end
  assign starts_a_mem_r_data = starts_a_mem[_2_];
  reg [63:0] starts_b_mem [255:0];
  initial begin
    starts_b_mem[0] = 64'h0000000000000000;
    starts_b_mem[1] = 64'h0000000000000000;
    starts_b_mem[2] = 64'h0000000000000000;
    starts_b_mem[3] = 64'h0000000000000000;
    starts_b_mem[4] = 64'h0000000000000000;
    starts_b_mem[5] = 64'h0000000000000000;
    starts_b_mem[6] = 64'h0000000000000000;
    starts_b_mem[7] = 64'h0000000000000000;
    starts_b_mem[8] = 64'h0000000000000000;
    starts_b_mem[9] = 64'h0000000000000000;
    starts_b_mem[10] = 64'h0000000000000000;
    starts_b_mem[11] = 64'h0000000000000000;
    starts_b_mem[12] = 64'h0000000000000000;
    starts_b_mem[13] = 64'h0000000000000000;
    starts_b_mem[14] = 64'h0000000000000000;
    starts_b_mem[15] = 64'h0000000000000000;
    starts_b_mem[16] = 64'h0000000000000000;
    starts_b_mem[17] = 64'h0000000000000000;
    starts_b_mem[18] = 64'h0000000000000000;
    starts_b_mem[19] = 64'h0000000000000000;
    starts_b_mem[20] = 64'h0000000000000000;
    starts_b_mem[21] = 64'h0000000000000000;
    starts_b_mem[22] = 64'h0000000000000000;
    starts_b_mem[23] = 64'h0000000000000000;
    starts_b_mem[24] = 64'h0000000000000000;
    starts_b_mem[25] = 64'h0000000000000000;
    starts_b_mem[26] = 64'h0000000000000000;
    starts_b_mem[27] = 64'h0000000000000000;
    starts_b_mem[28] = 64'h0000000000000000;
    starts_b_mem[29] = 64'h0000000000000000;
    starts_b_mem[30] = 64'h0000000000000000;
    starts_b_mem[31] = 64'h0000000000000000;
    starts_b_mem[32] = 64'h0000000000000000;
    starts_b_mem[33] = 64'h0000000000000000;
    starts_b_mem[34] = 64'h0000000000000000;
    starts_b_mem[35] = 64'h0000000000000000;
    starts_b_mem[36] = 64'h0000000000000000;
    starts_b_mem[37] = 64'h0000000000000000;
    starts_b_mem[38] = 64'h0000000000000000;
    starts_b_mem[39] = 64'h0000000000000000;
    starts_b_mem[40] = 64'h0000000000000000;
    starts_b_mem[41] = 64'h0000000000000000;
    starts_b_mem[42] = 64'h0000000000000000;
    starts_b_mem[43] = 64'h0000000000000000;
    starts_b_mem[44] = 64'h0000000000000000;
    starts_b_mem[45] = 64'h0000000000000000;
    starts_b_mem[46] = 64'h0000000000000000;
    starts_b_mem[47] = 64'h0000000000000000;
    starts_b_mem[48] = 64'h0000000000000000;
    starts_b_mem[49] = 64'h0000000000000000;
    starts_b_mem[50] = 64'h0000000000000000;
    starts_b_mem[51] = 64'h0000000000000000;
    starts_b_mem[52] = 64'h0000000000000000;
    starts_b_mem[53] = 64'h0000000000000000;
    starts_b_mem[54] = 64'h0000000000000000;
    starts_b_mem[55] = 64'h0000000000000000;
    starts_b_mem[56] = 64'h0000000000000000;
    starts_b_mem[57] = 64'h0000000000000000;
    starts_b_mem[58] = 64'h0000000000000000;
    starts_b_mem[59] = 64'h0000000000000000;
    starts_b_mem[60] = 64'h0000000000000000;
    starts_b_mem[61] = 64'h0000000000000000;
    starts_b_mem[62] = 64'h0000000000000000;
    starts_b_mem[63] = 64'h0000000000000000;
    starts_b_mem[64] = 64'h0000000000000000;
    starts_b_mem[65] = 64'h0000000000000000;
    starts_b_mem[66] = 64'h0000000000000000;
    starts_b_mem[67] = 64'h0000000000000000;
    starts_b_mem[68] = 64'h0000000000000000;
    starts_b_mem[69] = 64'h0000000000000000;
    starts_b_mem[70] = 64'h0000000000000000;
    starts_b_mem[71] = 64'h0000000000000000;
    starts_b_mem[72] = 64'h0000000000000000;
    starts_b_mem[73] = 64'h0000000000000000;
    starts_b_mem[74] = 64'h0000000000000000;
    starts_b_mem[75] = 64'h0000000000000000;
    starts_b_mem[76] = 64'h0000000000000000;
    starts_b_mem[77] = 64'h0000000000000000;
    starts_b_mem[78] = 64'h0000000000000000;
    starts_b_mem[79] = 64'h0000000000000000;
    starts_b_mem[80] = 64'h0000000000000000;
    starts_b_mem[81] = 64'h0000000000000000;
    starts_b_mem[82] = 64'h0000000000000000;
    starts_b_mem[83] = 64'h0000000000000000;
    starts_b_mem[84] = 64'h0000000000000000;
    starts_b_mem[85] = 64'h0000000000000000;
    starts_b_mem[86] = 64'h0000000000000000;
    starts_b_mem[87] = 64'h0000000000000000;
    starts_b_mem[88] = 64'h0000000000000000;
    starts_b_mem[89] = 64'h0000000000000000;
    starts_b_mem[90] = 64'h0000000000000000;
    starts_b_mem[91] = 64'h0000000000000000;
    starts_b_mem[92] = 64'h0000000000000000;
    starts_b_mem[93] = 64'h0000000000000000;
    starts_b_mem[94] = 64'h0000000000000000;
    starts_b_mem[95] = 64'h0000000000000000;
    starts_b_mem[96] = 64'h0000000000000000;
    starts_b_mem[97] = 64'h0000000000000000;
    starts_b_mem[98] = 64'h0000000000000000;
    starts_b_mem[99] = 64'h0000000000000000;
    starts_b_mem[100] = 64'h0000000000000000;
    starts_b_mem[101] = 64'h0000000000000000;
    starts_b_mem[102] = 64'h0000000000000000;
    starts_b_mem[103] = 64'h0000000000000000;
    starts_b_mem[104] = 64'h0000000000000000;
    starts_b_mem[105] = 64'h0000000000000000;
    starts_b_mem[106] = 64'h0000000000000000;
    starts_b_mem[107] = 64'h0000000000000000;
    starts_b_mem[108] = 64'h0000000000000000;
    starts_b_mem[109] = 64'h0000000000000000;
    starts_b_mem[110] = 64'h0000000000000000;
    starts_b_mem[111] = 64'h0000000000000000;
    starts_b_mem[112] = 64'h0000000000000000;
    starts_b_mem[113] = 64'h0000000000000000;
    starts_b_mem[114] = 64'h0000000000000000;
    starts_b_mem[115] = 64'h0000000000000000;
    starts_b_mem[116] = 64'h0000000000000000;
    starts_b_mem[117] = 64'h0000000000000000;
    starts_b_mem[118] = 64'h0000000000000000;
    starts_b_mem[119] = 64'h0000000000000000;
    starts_b_mem[120] = 64'h0000000000000000;
    starts_b_mem[121] = 64'h0000000000000000;
    starts_b_mem[122] = 64'h0000000000000000;
    starts_b_mem[123] = 64'h0000000000000000;
    starts_b_mem[124] = 64'h0000000000000000;
    starts_b_mem[125] = 64'h0000000000000000;
    starts_b_mem[126] = 64'h0000000000000000;
    starts_b_mem[127] = 64'h0000000000000000;
    starts_b_mem[128] = 64'h0000000000000000;
    starts_b_mem[129] = 64'h0000000000000000;
    starts_b_mem[130] = 64'h0000000000000000;
    starts_b_mem[131] = 64'h0000000000000000;
    starts_b_mem[132] = 64'h0000000000000000;
    starts_b_mem[133] = 64'h0000000000000000;
    starts_b_mem[134] = 64'h0000000000000000;
    starts_b_mem[135] = 64'h0000000000000000;
    starts_b_mem[136] = 64'h0000000000000000;
    starts_b_mem[137] = 64'h0000000000000000;
    starts_b_mem[138] = 64'h0000000000000000;
    starts_b_mem[139] = 64'h0000000000000000;
    starts_b_mem[140] = 64'h0000000000000000;
    starts_b_mem[141] = 64'h0000000000000000;
    starts_b_mem[142] = 64'h0000000000000000;
    starts_b_mem[143] = 64'h0000000000000000;
    starts_b_mem[144] = 64'h0000000000000000;
    starts_b_mem[145] = 64'h0000000000000000;
    starts_b_mem[146] = 64'h0000000000000000;
    starts_b_mem[147] = 64'h0000000000000000;
    starts_b_mem[148] = 64'h0000000000000000;
    starts_b_mem[149] = 64'h0000000000000000;
    starts_b_mem[150] = 64'h0000000000000000;
    starts_b_mem[151] = 64'h0000000000000000;
    starts_b_mem[152] = 64'h0000000000000000;
    starts_b_mem[153] = 64'h0000000000000000;
    starts_b_mem[154] = 64'h0000000000000000;
    starts_b_mem[155] = 64'h0000000000000000;
    starts_b_mem[156] = 64'h0000000000000000;
    starts_b_mem[157] = 64'h0000000000000000;
    starts_b_mem[158] = 64'h0000000000000000;
    starts_b_mem[159] = 64'h0000000000000000;
    starts_b_mem[160] = 64'h0000000000000000;
    starts_b_mem[161] = 64'h0000000000000000;
    starts_b_mem[162] = 64'h0000000000000000;
    starts_b_mem[163] = 64'h0000000000000000;
    starts_b_mem[164] = 64'h0000000000000000;
    starts_b_mem[165] = 64'h0000000000000000;
    starts_b_mem[166] = 64'h0000000000000000;
    starts_b_mem[167] = 64'h0000000000000000;
    starts_b_mem[168] = 64'h0000000000000000;
    starts_b_mem[169] = 64'h0000000000000000;
    starts_b_mem[170] = 64'h0000000000000000;
    starts_b_mem[171] = 64'h0000000000000000;
    starts_b_mem[172] = 64'h0000000000000000;
    starts_b_mem[173] = 64'h0000000000000000;
    starts_b_mem[174] = 64'h0000000000000000;
    starts_b_mem[175] = 64'h0000000000000000;
    starts_b_mem[176] = 64'h0000000000000000;
    starts_b_mem[177] = 64'h0000000000000000;
    starts_b_mem[178] = 64'h0000000000000000;
    starts_b_mem[179] = 64'h0000000000000000;
    starts_b_mem[180] = 64'h0000000000000000;
    starts_b_mem[181] = 64'h0000000000000000;
    starts_b_mem[182] = 64'h0000000000000000;
    starts_b_mem[183] = 64'h0000000000000000;
    starts_b_mem[184] = 64'h0000000000000000;
    starts_b_mem[185] = 64'h0000000000000000;
    starts_b_mem[186] = 64'h0000000000000000;
    starts_b_mem[187] = 64'h0000000000000000;
    starts_b_mem[188] = 64'h0000000000000000;
    starts_b_mem[189] = 64'h0000000000000000;
    starts_b_mem[190] = 64'h0000000000000000;
    starts_b_mem[191] = 64'h0000000000000000;
    starts_b_mem[192] = 64'h0000000000000000;
    starts_b_mem[193] = 64'h0000000000000000;
    starts_b_mem[194] = 64'h0000000000000000;
    starts_b_mem[195] = 64'h0000000000000000;
    starts_b_mem[196] = 64'h0000000000000000;
    starts_b_mem[197] = 64'h0000000000000000;
    starts_b_mem[198] = 64'h0000000000000000;
    starts_b_mem[199] = 64'h0000000000000000;
    starts_b_mem[200] = 64'h0000000000000000;
    starts_b_mem[201] = 64'h0000000000000000;
    starts_b_mem[202] = 64'h0000000000000000;
    starts_b_mem[203] = 64'h0000000000000000;
    starts_b_mem[204] = 64'h0000000000000000;
    starts_b_mem[205] = 64'h0000000000000000;
    starts_b_mem[206] = 64'h0000000000000000;
    starts_b_mem[207] = 64'h0000000000000000;
    starts_b_mem[208] = 64'h0000000000000000;
    starts_b_mem[209] = 64'h0000000000000000;
    starts_b_mem[210] = 64'h0000000000000000;
    starts_b_mem[211] = 64'h0000000000000000;
    starts_b_mem[212] = 64'h0000000000000000;
    starts_b_mem[213] = 64'h0000000000000000;
    starts_b_mem[214] = 64'h0000000000000000;
    starts_b_mem[215] = 64'h0000000000000000;
    starts_b_mem[216] = 64'h0000000000000000;
    starts_b_mem[217] = 64'h0000000000000000;
    starts_b_mem[218] = 64'h0000000000000000;
    starts_b_mem[219] = 64'h0000000000000000;
    starts_b_mem[220] = 64'h0000000000000000;
    starts_b_mem[221] = 64'h0000000000000000;
    starts_b_mem[222] = 64'h0000000000000000;
    starts_b_mem[223] = 64'h0000000000000000;
    starts_b_mem[224] = 64'h0000000000000000;
    starts_b_mem[225] = 64'h0000000000000000;
    starts_b_mem[226] = 64'h0000000000000000;
    starts_b_mem[227] = 64'h0000000000000000;
    starts_b_mem[228] = 64'h0000000000000000;
    starts_b_mem[229] = 64'h0000000000000000;
    starts_b_mem[230] = 64'h0000000000000000;
    starts_b_mem[231] = 64'h0000000000000000;
    starts_b_mem[232] = 64'h0000000000000000;
    starts_b_mem[233] = 64'h0000000000000000;
    starts_b_mem[234] = 64'h0000000000000000;
    starts_b_mem[235] = 64'h0000000000000000;
    starts_b_mem[236] = 64'h0000000000000000;
    starts_b_mem[237] = 64'h0000000000000000;
    starts_b_mem[238] = 64'h0000000000000000;
    starts_b_mem[239] = 64'h0000000000000000;
    starts_b_mem[240] = 64'h0000000000000000;
    starts_b_mem[241] = 64'h0000000000000000;
    starts_b_mem[242] = 64'h0000000000000000;
    starts_b_mem[243] = 64'h0000000000000000;
    starts_b_mem[244] = 64'h0000000000000000;
    starts_b_mem[245] = 64'h0000000000000000;
    starts_b_mem[246] = 64'h0000000000000000;
    starts_b_mem[247] = 64'h0000000000000000;
    starts_b_mem[248] = 64'h0000000000000000;
    starts_b_mem[249] = 64'h0000000000000000;
    starts_b_mem[250] = 64'h0000000000000000;
    starts_b_mem[251] = 64'h0000000000000000;
    starts_b_mem[252] = 64'h0000000000000000;
    starts_b_mem[253] = 64'h0000000000000000;
    starts_b_mem[254] = 64'h0000000000000000;
    starts_b_mem[255] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (starts_b_mem_w_en)
      starts_b_mem[starts_b_mem_w_addr] <= starts_b_mem_w_data;
  end
  reg [7:0] _3_;
  always @(posedge clk) begin
    _3_ <= starts_b_mem_r_addr;
  end
  assign starts_b_mem_r_data = starts_b_mem[_3_];
  assign \$9  = output_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) \$7 ;
  assign \$101  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *) \$99 ;
  assign \$103  = \$101  < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *) num_ranges;
  assign \$108  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:170" *) \$106 ;
  assign \$110  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) left_limit;
  assign \$112  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) right_limit;
  assign \$114  = \$110  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) \$112 ;
  assign \$116  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *) left_limit;
  assign \$118  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *) right_limit;
  assign \$120  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$122  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) left_limit;
  assign \$124  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) right_limit;
  assign \$126  = \$122  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) \$124 ;
  assign \$128  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *) left_limit;
  assign \$12  = input_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:139" *) 1'h1;
  assign \$130  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *) right_limit;
  assign \$132  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$134  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) left_limit;
  assign \$136  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) right_limit;
  assign \$138  = \$134  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) \$136 ;
  assign \$140  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *) left_limit;
  assign \$142  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *) right_limit;
  assign \$144  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$146  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) left_limit;
  assign \$148  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) right_limit;
  assign \$150  = \$146  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) \$148 ;
  assign \$152  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *) left_limit;
  assign \$154  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *) right_limit;
  assign \$156  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$158  = left_start < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:271" *) right_start;
  assign \$160  = left_start == (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *) right_start;
  assign \$162  = left_end <= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *) right_end;
  assign \$164  = \$160  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:272" *) \$162 ;
  assign \$166  = \$158  | (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:271" *) \$164 ;
  assign \$168  = num_ranges - (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) 1'h1;
  assign \$16  = \$14  >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *) num_ranges;
  assign \$170  = output_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) \$168 ;
  assign \$173  = output_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:449" *) 1'h1;
  always @(posedge clk)
    busy <= \busy$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    input_idx <= \input_idx$next ;
  always @(posedge clk)
    valid_out <= \valid_out$next ;
  always @(posedge clk)
    num_ranges <= \num_ranges$next ;
  always @(posedge clk)
    merge_width <= \merge_width$next ;
  always @(posedge clk)
    use_a_as_source <= \use_a_as_source$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    block_start <= \block_start$next ;
  always @(posedge clk)
    left_idx <= \left_idx$next ;
  always @(posedge clk)
    right_idx <= \right_idx$next ;
  always @(posedge clk)
    out_idx <= \out_idx$next ;
  always @(posedge clk)
    left_limit <= \left_limit$next ;
  always @(posedge clk)
    right_limit <= \right_limit$next ;
  always @(posedge clk)
    left_start <= \left_start$next ;
  always @(posedge clk)
    left_end <= \left_end$next ;
  always @(posedge clk)
    right_start <= \right_start$next ;
  always @(posedge clk)
    right_end <= \right_end$next ;
  always @(posedge clk)
    output_idx <= \output_idx$next ;
  always @(posedge clk)
    start_out <= \start_out$next ;
  always @(posedge clk)
    end_out <= \end_out$next ;
  assign \$23  = \$21  >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *) num_ranges;
  assign \$25  = ~ (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:395" *) use_a_as_source;
  assign \$27  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" *) merge_width;
  assign \$29  = \$27  >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" *) num_ranges;
  assign \$31  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) left_limit;
  assign \$33  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) right_limit;
  assign \$35  = \$31  & (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *) \$33 ;
  assign \$37  = left_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" *) left_limit;
  assign \$39  = right_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" *) right_limit;
  assign \$43  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *) \$41 ;
  assign \$45  = \$43  >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *) num_ranges;
  assign \$49  = \$47  >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *) num_ranges;
  assign \$51  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$53  = num_ranges - (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) 1'h1;
  assign \$55  = output_idx >= (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) \$53 ;
  assign \$5  = output_idx < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *) num_ranges;
  assign \$60  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:378" *) \$58 ;
  assign \$63  = left_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:287" *) 1'h1;
  assign \$66  = left_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:309" *) 1'h1;
  assign \$69  = left_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:345" *) 1'h1;
  assign \$72  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:159" *) merge_width;
  assign \$75  = right_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:297" *) 1'h1;
  assign \$78  = right_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:319" *) 1'h1;
  assign \$7  = num_ranges - (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *) 1'h1;
  assign \$81  = right_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:371" *) 1'h1;
  assign \$84  = out_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:321" *) 1'h1;
  assign \$87  = out_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:346" *) 1'h1;
  assign \$90  = out_idx + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:372" *) 1'h1;
  assign \$92  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" *) merge_width;
  assign \$94  = \$92  < (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" *) num_ranges;
  assign \$97  = block_start + (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:165" *) merge_width;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ready = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \busy$next  = busy;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
        begin
          \busy$next  = 1'h0;
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" */
            1'h1:
                \busy$next  = 1'h1;
          endcase
        end
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \busy$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_a_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                ends_a_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      ends_a_mem_w_en = 1'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      ends_a_mem_w_en = 1'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                ends_a_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                ends_a_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \num_ranges$next  = num_ranges;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" */
            1'h1:
                \num_ranges$next  = count_in;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_ranges$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \merge_width$next  = merge_width;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" */
            1'h1:
                \merge_width$next  = 9'h001;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
          casez (\$16 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:391" */
            default:
                \merge_width$next  = \$19 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \merge_width$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \use_a_as_source$next  = use_a_as_source;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" */
            1'h1:
                \use_a_as_source$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
          casez (\$23 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:391" */
            default:
                \use_a_as_source$next  = \$25 ;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \use_a_as_source$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:142" */
            1'h1:
                \fsm_state$next  = 4'h1;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          \fsm_state$next  = 4'h2;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" *)
          casez (\$29 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:175" */
            1'h1:
                \fsm_state$next  = 4'h3;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:179" */
            default:
                \fsm_state$next  = 4'h3;
          endcase
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
          casez ({ \$39 , \$37 , \$35  })
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" */
            3'b??1:
                \fsm_state$next  = 4'h4;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" */
            3'b?1?:
                \fsm_state$next  = 4'h5;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" */
            3'b1??:
                \fsm_state$next  = 4'h6;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:216" */
            default:
                \fsm_state$next  = 4'h7;
          endcase
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          \fsm_state$next  = 4'h8;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          \fsm_state$next  = 4'h9;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          \fsm_state$next  = 4'h3;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          \fsm_state$next  = 4'h3;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          \fsm_state$next  = 4'h3;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" *)
          casez (\$45 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:380" */
            1'h1:
                \fsm_state$next  = 4'ha;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:383" */
            default:
                \fsm_state$next  = 4'h2;
          endcase
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" *)
          casez (\$49 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:388" */
            1'h1:
                \fsm_state$next  = 4'hb;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:391" */
            default:
                \fsm_state$next  = 4'h1;
          endcase
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          \fsm_state$next  = 4'hc;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$51 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                \fsm_state$next  = 4'hd;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:425" */
            default:
                \fsm_state$next  = 4'h0;
          endcase
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
          casez (\$55 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" */
            1'h1:
                \fsm_state$next  = 4'h0;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:448" */
            default:
                \fsm_state$next  = 4'hc;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \block_start$next  = block_start;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          \block_start$next  = 9'h000;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          \block_start$next  = \$60 [8:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \block_start$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \left_idx$next  = left_idx;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          \left_idx$next  = block_start;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      \left_idx$next  = \$63 [8:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      \left_idx$next  = \$66 [8:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          \left_idx$next  = \$69 [8:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \left_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \right_idx$next  = right_idx;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          \right_idx$next  = \$72 [8:0];
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      \right_idx$next  = \$75 [8:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      \right_idx$next  = \$78 [8:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          \right_idx$next  = \$81 [8:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \right_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \out_idx$next  = out_idx;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          \out_idx$next  = block_start;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          \out_idx$next  = \$84 [8:0];
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          \out_idx$next  = \$87 [8:0];
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          \out_idx$next  = \$90 [8:0];
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \out_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \left_limit$next  = left_limit;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" *)
          casez (\$94 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:164" */
            1'h1:
                \left_limit$next  = \$97 [8:0];
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:166" */
            default:
                \left_limit$next  = num_ranges;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \left_limit$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \done$next  = done;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          \done$next  = 1'h0;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$5 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:425" */
            default:
                \done$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
          casez (\$9 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" */
            1'h1:
                \done$next  = 1'h1;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \right_limit$next  = right_limit;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" *)
          casez (\$103 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:169" */
            1'h1:
                \right_limit$next  = \$108 [8:0];
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:171" */
            default:
                \right_limit$next  = num_ranges;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \right_limit$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_a_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
          casez ({ \$118 , \$116 , \$114  })
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" */
            3'b??1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" */
            3'b?1?:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" */
                  1'h1:
                      starts_a_mem_r_addr = right_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" */
            3'b1??:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" */
                  1'h1:
                      starts_a_mem_r_addr = left_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:216" */
            default:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" */
                  1'h1:
                      starts_a_mem_r_addr = left_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                starts_a_mem_r_addr = right_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$120 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:418" */
                  default:
                      starts_a_mem_r_addr = output_idx[7:0];
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_a_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
          casez ({ \$130 , \$128 , \$126  })
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" */
            3'b??1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" */
            3'b?1?:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" */
                  1'h1:
                      ends_a_mem_r_addr = right_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" */
            3'b1??:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" */
                  1'h1:
                      ends_a_mem_r_addr = left_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:216" */
            default:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" */
                  1'h1:
                      ends_a_mem_r_addr = left_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                ends_a_mem_r_addr = right_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$132 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:418" */
                  default:
                      ends_a_mem_r_addr = output_idx[7:0];
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_b_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
          casez ({ \$142 , \$140 , \$138  })
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" */
            3'b??1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" */
            3'b?1?:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:195" */
                  default:
                      starts_b_mem_r_addr = right_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" */
            3'b1??:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:209" */
                  default:
                      starts_b_mem_r_addr = left_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:216" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:223" */
                  default:
                      starts_b_mem_r_addr = left_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:242" */
            default:
                starts_b_mem_r_addr = right_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$144 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" */
                  1'h1:
                      starts_b_mem_r_addr = output_idx[7:0];
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_b_mem_r_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" *)
          casez ({ \$154 , \$152 , \$150  })
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:185" */
            3'b??1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:188" */
            3'b?1?:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:190" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:195" */
                  default:
                      ends_b_mem_r_addr = right_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:202" */
            3'b1??:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:204" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:209" */
                  default:
                      ends_b_mem_r_addr = left_idx[7:0];
                endcase
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:216" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:218" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:223" */
                  default:
                      ends_b_mem_r_addr = left_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:242" */
            default:
                ends_b_mem_r_addr = right_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" *)
          casez (\$156 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:411" */
            1'h1:
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" *)
                casez (use_a_as_source)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:412" */
                  1'h1:
                      ends_b_mem_r_addr = output_idx[7:0];
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \left_start$next  = left_start;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                \left_start$next  = starts_a_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:242" */
            default:
                \left_start$next  = starts_b_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \left_start$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \left_end$next  = left_end;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:232" */
            1'h1:
                \left_end$next  = ends_a_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:242" */
            default:
                \left_end$next  = ends_b_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \left_end$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \right_start$next  = right_start;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:255" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:255" */
            1'h1:
                \right_start$next  = starts_a_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:260" */
            default:
                \right_start$next  = starts_b_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \right_start$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \right_end$next  = right_end;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:255" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:255" */
            1'h1:
                \right_end$next  = ends_a_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:260" */
            default:
                \right_end$next  = ends_b_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \right_end$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    take_left = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          take_left = \$166 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \input_idx$next  = input_idx;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
        begin
          \input_idx$next  = 9'h000;
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                \input_idx$next  = \$12 [8:0];
          endcase
        end
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_b_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      starts_b_mem_w_addr = out_idx[7:0];
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      starts_b_mem_w_addr = out_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                starts_b_mem_w_addr = out_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                starts_b_mem_w_addr = out_idx[7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_b_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      starts_b_mem_w_data = left_start;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      starts_b_mem_w_data = right_start;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                starts_b_mem_w_data = starts_a_mem_r_data;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                starts_b_mem_w_data = starts_a_mem_r_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_b_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      starts_b_mem_w_en = 1'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      starts_b_mem_w_en = 1'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                starts_b_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                starts_b_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_b_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      ends_b_mem_w_addr = out_idx[7:0];
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      ends_b_mem_w_addr = out_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                ends_b_mem_w_addr = out_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                ends_b_mem_w_addr = out_idx[7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_b_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      ends_b_mem_w_data = left_end;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      ends_b_mem_w_data = right_end;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                ends_b_mem_w_data = ends_a_mem_r_data;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                ends_b_mem_w_data = ends_a_mem_r_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_b_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:278" */
                  1'h1:
                      ends_b_mem_w_en = 1'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:288" */
                  default:
                      ends_b_mem_w_en = 1'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                ends_b_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                ends_b_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \output_idx$next  = output_idx;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          \output_idx$next  = 9'h000;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" *)
          casez (\$170 )
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:445" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:448" */
            default:
                \output_idx$next  = \$173 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_idx$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \start_out$next  = start_out;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" */
            1'h1:
                \start_out$next  = starts_b_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:437" */
            default:
                \start_out$next  = starts_a_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \start_out$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \end_out$next  = end_out;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" */
            1'h1:
                \end_out$next  = ends_b_mem_r_data;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:437" */
            default:
                \end_out$next  = ends_a_mem_r_data;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \end_out$next  = 64'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \valid_out$next  = valid_out;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          \valid_out$next  = 1'h0;
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_NEXT/4" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:376" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "PASS_END/10" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:386" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "OUTPUT_START/11" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:399" */
      4'hb:
          \valid_out$next  = 1'h0;
      /* \amaranth.decoding  = "OUTPUT_READ/12" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:406" */
      4'hc:
          \valid_out$next  = 1'h0;
      /* \amaranth.decoding  = "OUTPUT_EMIT/13" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:429" */
      4'hd:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:431" */
            1'h1:
                \valid_out$next  = 1'h1;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:437" */
            default:
                \valid_out$next  = 1'h1;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_a_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                starts_a_mem_w_addr = input_idx[7:0];
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      starts_a_mem_w_addr = out_idx[7:0];
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      starts_a_mem_w_addr = out_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                starts_a_mem_w_addr = out_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                starts_a_mem_w_addr = out_idx[7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_a_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                starts_a_mem_w_data = start_in;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      starts_a_mem_w_data = left_start;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      starts_a_mem_w_data = right_start;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                starts_a_mem_w_data = starts_b_mem_r_data;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                starts_a_mem_w_data = starts_b_mem_r_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    starts_a_mem_w_en = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                starts_a_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      starts_a_mem_w_en = 1'h1;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      starts_a_mem_w_en = 1'h1;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                starts_a_mem_w_en = 1'h1;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                starts_a_mem_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_a_mem_w_addr = 8'h00;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                ends_a_mem_w_addr = input_idx[7:0];
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      ends_a_mem_w_addr = out_idx[7:0];
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      ends_a_mem_w_addr = out_idx[7:0];
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                ends_a_mem_w_addr = out_idx[7:0];
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                ends_a_mem_w_addr = out_idx[7:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    ends_a_mem_w_data = 64'h0000000000000000;
    (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:118" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:120" */
      4'h0:
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" *)
          casez (valid_in)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:130" */
            1'h1:
                ends_a_mem_w_data = end_in;
          endcase
      /* \amaranth.decoding  = "PASS_START/1" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:151" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "BLOCK_SETUP/2" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:155" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_LEFT/3" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:183" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_READ_RIGHT/7" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:230" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_COMPARE/8" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:253" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "MERGE_WRITE_COMPARE/9" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:267" */
      4'h9:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:276" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:298" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" *)
                casez (take_left)
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:300" */
                  1'h1:
                      ends_a_mem_w_data = left_end;
                  /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:310" */
                  default:
                      ends_a_mem_w_data = right_end;
                endcase
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_LEFT/6" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:324" */
      4'h6:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:326" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:335" */
            default:
                ends_a_mem_w_data = ends_b_mem_r_data;
          endcase
      /* \amaranth.decoding  = "MERGE_WRITE_RIGHT/5" */
      /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:350" */
      4'h5:
          (* full_case = 32'd1 *)
          (* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" *)
          casez (use_a_as_source)
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:352" */
            1'h1:
                /* empty */;
            /* src = "/home/victor/advent/range_merger/rtl/merge_sort.py:361" */
            default:
                ends_a_mem_w_data = ends_b_mem_r_data;
          endcase
    endcase
  end
  assign \$11  = \$12 ;
  assign \$18  = \$19 ;
  assign \$57  = \$60 ;
  assign \$62  = \$63 ;
  assign \$65  = \$66 ;
  assign \$68  = \$69 ;
  assign \$71  = \$72 ;
  assign \$74  = \$75 ;
  assign \$77  = \$78 ;
  assign \$80  = \$81 ;
  assign \$83  = \$84 ;
  assign \$86  = \$87 ;
  assign \$89  = \$90 ;
  assign \$96  = \$97 ;
  assign \$105  = \$108 ;
  assign \$172  = \$173 ;
  assign \$14  = { merge_width, 1'h0 };
  assign \$19  = { merge_width, 1'h0 };
  assign \$21  = { merge_width, 1'h0 };
  assign \$41  = { merge_width, 1'h0 };
  assign \$47  = { merge_width, 1'h0 };
  assign \$58  = { merge_width, 1'h0 };
  assign \$99  = { merge_width, 1'h0 };
  assign \$106  = { merge_width, 1'h0 };
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(range_end_in, range_valid_in, range_count_in, check_id_in, check_valid_in, check_count_in, valid_count_out, done, checker_check_idx, checker_range_idx, start, ready, clk, rst, range_start_in);
  reg \$auto$verilog_backend.cc:2083:dump_module$5  = 0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:352" *)
  wire [9:0] \$1 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:352" *)
  wire [9:0] \$2 ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:263" *)
  input [10:0] check_count_in;
  wire [10:0] check_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:261" *)
  input [63:0] check_id_in;
  wire [63:0] check_id_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:262" *)
  input check_valid_in;
  wire check_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:76" *)
  wire checker_busy;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:65" *)
  wire [10:0] checker_check_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:63" *)
  wire [63:0] checker_check_id_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:270" *)
  output [10:0] checker_check_idx;
  wire [10:0] checker_check_idx;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:70" *)
  wire [10:0] checker_check_idx_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:64" *)
  wire checker_check_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:69" *)
  wire checker_done;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:60" *)
  wire [8:0] checker_range_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:58" *)
  wire [63:0] checker_range_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:271" *)
  output [8:0] checker_range_idx;
  wire [8:0] checker_range_idx;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:71" *)
  wire [8:0] checker_range_idx_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:57" *)
  wire [63:0] checker_range_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:59" *)
  wire checker_range_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:74" *)
  wire checker_start;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:68" *)
  wire [31:0] checker_valid_count_out;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:62" *)
  wire [8:0] coverage_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:68" *)
  wire coverage_done;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:60" *)
  wire [63:0] coverage_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:66" *)
  wire [63:0] coverage_end_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:75" *)
  wire coverage_ready;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:74" *)
  reg coverage_start;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:59" *)
  wire [63:0] coverage_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:65" *)
  wire [63:0] coverage_start_out;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:61" *)
  wire coverage_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/interval_coverage.py:67" *)
  wire coverage_valid_out;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:267" *)
  output done;
  wire done;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
  reg [2:0] \fsm_state$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:310" *)
  reg [8:0] merged_count = 9'h000;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:310" *)
  reg [8:0] \merged_count$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:258" *)
  input [8:0] range_count_in;
  wire [8:0] range_count_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:256" *)
  input [63:0] range_end_in;
  wire [63:0] range_end_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:255" *)
  input [63:0] range_start_in;
  wire [63:0] range_start_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:257" *)
  input range_valid_in;
  wire range_valid_in;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:275" *)
  output ready;
  wire ready;
  (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:274" *)
  input start;
  wire start;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:311" *)
  reg start_checker = 1'h0;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:311" *)
  reg \start_checker$next ;
  (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:266" *)
  output [31:0] valid_count_out;
  wire [31:0] valid_count_out;
  assign \$2  = merged_count + (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:352" *) 1'h1;
  always @(posedge clk)
    merged_count <= \merged_count$next ;
  always @(posedge clk)
    start_checker <= \start_checker$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  \checker  \checker  (
    .busy(checker_busy),
    .check_count_in(checker_check_count_in),
    .check_id_in(checker_check_id_in),
    .check_idx_out(checker_check_idx_out),
    .check_valid_in(checker_check_valid_in),
    .clk(clk),
    .done(checker_done),
    .range_count_in(checker_range_count_in),
    .range_end_in(checker_range_end_in),
    .range_idx_out(checker_range_idx_out),
    .range_start_in(checker_range_start_in),
    .range_valid_in(checker_range_valid_in),
    .rst(rst),
    .start(checker_start),
    .valid_count_out(checker_valid_count_out)
  );
  coverage coverage (
    .clk(clk),
    .count_in(coverage_count_in),
    .done(coverage_done),
    .end_in(coverage_end_in),
    .end_out(coverage_end_out),
    .ready(coverage_ready),
    .rst(rst),
    .start(coverage_start),
    .start_in(coverage_start_in),
    .start_out(coverage_start_out),
    .valid_in(coverage_valid_in),
    .valid_out(coverage_valid_out)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \merged_count$next  = merged_count;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:339" */
      3'h0:
          \merged_count$next  = 9'h000;
      /* \amaranth.decoding  = "COVERAGE/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:349" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:351" *)
          casez (coverage_valid_out)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:351" */
            1'h1:
                \merged_count$next  = \$2 [8:0];
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \merged_count$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \start_checker$next  = start_checker;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:339" */
      3'h0:
          \start_checker$next  = 1'h0;
      /* \amaranth.decoding  = "COVERAGE/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:349" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "START_CHECKER/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:358" */
      3'h2:
          \start_checker$next  = 1'h1;
      /* \amaranth.decoding  = "CHECKING/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:363" */
      3'h3:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:365" *)
          casez (checker_busy)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:365" */
            1'h1:
                \start_checker$next  = 1'h0;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \start_checker$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    coverage_start = 1'h0;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:339" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:345" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:345" */
            1'h1:
                coverage_start = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:337" *)
    casez (fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:339" */
      3'h0:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:345" *)
          casez (start)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:345" */
            1'h1:
                \fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "COVERAGE/1" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:349" */
      3'h1:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:355" *)
          casez (coverage_done)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:355" */
            1'h1:
                \fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "START_CHECKER/2" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:358" */
      3'h2:
          \fsm_state$next  = 3'h3;
      /* \amaranth.decoding  = "CHECKING/3" */
      /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:363" */
      3'h3:
          (* src = "/home/victor/advent/range_merger/rtl/range_checker.py:369" *)
          casez (checker_done)
            /* src = "/home/victor/advent/range_merger/rtl/range_checker.py:369" */
            1'h1:
                \fsm_state$next  = 3'h4;
          endcase
    endcase
    (* src = "/usr/local/lib/python3.8/dist-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 3'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign ready = coverage_ready;
  assign done = checker_done;
  assign valid_count_out = checker_valid_count_out;
  assign checker_range_count_in = merged_count;
  assign checker_range_valid_in = coverage_valid_out;
  assign checker_range_end_in = coverage_end_out;
  assign checker_range_start_in = coverage_start_out;
  assign checker_start = start_checker;
  assign checker_check_count_in = check_count_in;
  assign checker_check_valid_in = check_valid_in;
  assign checker_check_id_in = check_id_in;
  assign coverage_count_in = range_count_in;
  assign coverage_valid_in = range_valid_in;
  assign coverage_end_in = range_end_in;
  assign coverage_start_in = range_start_in;
  assign checker_range_idx = checker_range_idx_out;
  assign checker_check_idx = checker_check_idx_out;
endmodule
