\subsection{arch Architecture Reference}
\label{classddr2__cmd__fifo__tst_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d1/d59/classddr2__cmd__fifo__tst_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+580}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+581}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+582}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf addr}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf en}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf L\+F\+SR}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sequential\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sequential\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+then\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+then\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rst\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rst\+\_\+addr0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf waddr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lfsr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cntrl\+\_\+bus\+\_\+size}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cntrl\+\_\+rate}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+wr\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+rd\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lfsr\+\_\+inst}  {\bfseries L\+F\+SR}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,addr,en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf addr}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__cmd__fifo__tst_1_1arch_aaa50c2a025db526d3073e1412e446267}


Definition at line {\bf 147} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{fsm\+\_\+fclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__cmd__fifo__tst_1_1arch_a856d95a9c7e9538caf6d13ffdaa470a3}


Definition at line {\bf 136} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+580@{P\+R\+O\+C\+E\+S\+S\+\_\+580}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+580@{P\+R\+O\+C\+E\+S\+S\+\_\+580}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+580reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+580(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__cmd__fifo__tst_1_1arch_afc41cf6cb08acd5dcdfeaea889b6a159}


Definition at line {\bf 89} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+581@{P\+R\+O\+C\+E\+S\+S\+\_\+581}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+581@{P\+R\+O\+C\+E\+S\+S\+\_\+581}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+581current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+581(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__cmd__fifo__tst_1_1arch_a7397e61f6acfae53eef73315fd38f1a1}


Definition at line {\bf 113} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+582@{P\+R\+O\+C\+E\+S\+S\+\_\+582}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+582@{P\+R\+O\+C\+E\+S\+S\+\_\+582}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+582current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+582(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__cmd__fifo__tst_1_1arch_ae2e2d7abeef6d493b46d4211f97976b6}


Definition at line {\bf 124} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!addr@{addr}}
\index{addr@{addr}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_acf6fdc05063e0fa7986644ce6bd914ec}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!cmd\+\_\+rd\+\_\+s@{cmd\+\_\+rd\+\_\+s}}
\index{cmd\+\_\+rd\+\_\+s@{cmd\+\_\+rd\+\_\+s}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{cmd\+\_\+rd\+\_\+s}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+rd\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_ab1c90a469f0898ca00b6c4ffcfd1092d}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!cmd\+\_\+wr\+\_\+s@{cmd\+\_\+wr\+\_\+s}}
\index{cmd\+\_\+wr\+\_\+s@{cmd\+\_\+wr\+\_\+s}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{cmd\+\_\+wr\+\_\+s}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+wr\+\_\+s} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_a8993dc096aa124b2cc77c78df719a418}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 64} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!L\+F\+SR@{L\+F\+SR}}
\index{L\+F\+SR@{L\+F\+SR}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{L\+F\+SR}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+F\+SR} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__cmd__fifo__tst_1_1arch_aaa6556def760906cacfdf86f3c338b87}


Definition at line {\bf 66} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!lfsr\+\_\+data@{lfsr\+\_\+data}}
\index{lfsr\+\_\+data@{lfsr\+\_\+data}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{lfsr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cntrl\+\_\+bus\+\_\+size}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cntrl\+\_\+rate}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_a071c80cd72a9dd1f4229a76accf883e7}


Definition at line {\bf 56} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!lfsr\+\_\+en@{lfsr\+\_\+en}}
\index{lfsr\+\_\+en@{lfsr\+\_\+en}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{lfsr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_ab304d315b69dcd67665d5057130f71d7}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!lfsr\+\_\+inst@{lfsr\+\_\+inst}}
\index{lfsr\+\_\+inst@{lfsr\+\_\+inst}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{lfsr\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+inst} {\bfseries \textcolor{vhdlchar}{L\+F\+SR}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__cmd__fifo__tst_1_1arch_addb1e66c9a2705b1827e0922e80ffea7}


Definition at line {\bf 208} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 64} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sequential\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sequential\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+then\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+then\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rst\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rst\+\_\+addr0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__cmd__fifo__tst_1_1arch_a4540b6a3f11eaa25ad6d045b0fb2251c}


Definition at line {\bf 63} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.

\index{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}!waddr@{waddr}}
\index{waddr@{waddr}!ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch@{ddr2\+\_\+cmd\+\_\+fifo\+\_\+tst\+::arch}}
\paragraph[{waddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf waddr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__cmd__fifo__tst_1_1arch_a6ba1b3c99b1c9b107d414fde5407a8e8}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/wfm\+\_\+ram\+\_\+buffer/{\bf ddr2\+\_\+cmdfifo\+\_\+tst.\+vhd}\end{DoxyCompactItemize}
