// Generated by CIRCT firtool-1.137.0
// VCS coverage exclude_file
module ram_8x7(
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [6:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [6:0] W0_data
);

  reg [6:0] Memory[0:7];
  always @(posedge W0_clk) begin
    if (W0_en)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 7'bx;
endmodule

