<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\gr_picorv32_soc\project\impl\gwsynthesis\picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\gr_picorv32_soc\project\picorv32_soc_top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Q:\gr_picorv32_soc\project\picorv32_soc_top.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 04 00:44:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9402</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4643</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>i4/u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>30.621(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of i4/u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.025</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_7_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>32.258</td>
</tr>
<tr>
<td>2</td>
<td>7.164</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_5_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>32.118</td>
</tr>
<tr>
<td>3</td>
<td>7.263</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_11_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>32.019</td>
</tr>
<tr>
<td>4</td>
<td>7.920</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_12_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>31.362</td>
</tr>
<tr>
<td>5</td>
<td>7.962</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_9_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>31.321</td>
</tr>
<tr>
<td>6</td>
<td>8.028</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_14_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>31.254</td>
</tr>
<tr>
<td>7</td>
<td>8.128</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_17_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>31.155</td>
</tr>
<tr>
<td>8</td>
<td>8.623</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_23_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.660</td>
</tr>
<tr>
<td>9</td>
<td>8.659</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_18_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.624</td>
</tr>
<tr>
<td>10</td>
<td>8.844</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_13_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.439</td>
</tr>
<tr>
<td>11</td>
<td>8.953</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_10_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.330</td>
</tr>
<tr>
<td>12</td>
<td>8.973</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_15_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.309</td>
</tr>
<tr>
<td>13</td>
<td>9.003</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_27_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.279</td>
</tr>
<tr>
<td>14</td>
<td>9.042</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_19_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.241</td>
</tr>
<tr>
<td>15</td>
<td>9.176</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_28_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.107</td>
</tr>
<tr>
<td>16</td>
<td>9.201</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_16_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.082</td>
</tr>
<tr>
<td>17</td>
<td>9.227</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_1_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>30.056</td>
</tr>
<tr>
<td>18</td>
<td>9.427</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_24_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.855</td>
</tr>
<tr>
<td>19</td>
<td>9.436</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_20_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.846</td>
</tr>
<tr>
<td>20</td>
<td>9.449</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_22_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.834</td>
</tr>
<tr>
<td>21</td>
<td>9.480</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_29_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.802</td>
</tr>
<tr>
<td>22</td>
<td>9.811</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_0_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.471</td>
</tr>
<tr>
<td>23</td>
<td>9.858</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_21_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.424</td>
</tr>
<tr>
<td>24</td>
<td>9.858</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_31_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.424</td>
</tr>
<tr>
<td>25</td>
<td>9.868</td>
<td>i4/u_picorv32/mem_addr_2_s0/Q</td>
<td>i4/u_picorv32/reg_op1_2_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>29.414</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>i4/u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.512</td>
<td>i4/u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s/DIA[3]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>i4/u_hdmi/svo_tmds_2/q_out_4_s0/Q</td>
<td>i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0/Q</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0/Q</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0/Q</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0/Q</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0/Q</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0/Q</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0/Q</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0/Q</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1/Q</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0/Q</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0/Q</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0/Q</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0/Q</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0/Q</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/Q</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/Q</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/Q</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/Q</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/Q</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/Q</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/D</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.515</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[0]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.515</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[1]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.515</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[2]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.116</td>
<td>6.525</td>
</tr>
<tr>
<td>4</td>
<td>2.446</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[0]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.525</td>
</tr>
<tr>
<td>5</td>
<td>2.446</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[1]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.525</td>
</tr>
<tr>
<td>6</td>
<td>2.446</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[2]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.110</td>
<td>6.525</td>
</tr>
<tr>
<td>7</td>
<td>33.112</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[0]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.525</td>
</tr>
<tr>
<td>8</td>
<td>33.112</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[1]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.525</td>
</tr>
<tr>
<td>9</td>
<td>33.112</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>i4/u_hdmi/tmds_serdes[2]/RESET</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>6.525</td>
</tr>
<tr>
<td>10</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_15_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>11</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_0_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>12</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_1_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>13</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_2_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>14</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_3_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>15</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_4_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>16</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_5_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>17</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_6_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>18</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_7_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>19</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_8_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>20</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_9_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>21</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_10_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>22</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_11_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>23</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_12_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>24</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_13_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
<tr>
<td>25</td>
<td>34.713</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_14_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>4.926</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_15_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>2</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_0_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>3</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_1_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>4</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_2_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>5</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_3_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>6</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_4_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>7</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_5_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>8</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_6_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>9</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_7_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>10</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_8_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>11</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_9_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>12</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_10_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>13</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_11_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>14</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_12_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>15</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_13_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>16</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/u_led_mux/q_reg_14_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>17</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_31_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>18</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_0_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>19</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_1_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>20</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_2_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>21</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_3_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>22</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_4_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>23</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_5_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>24</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_6_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>25</td>
<td>2.774</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
<td>i4/i5/data_reg_7_s0/CLEAR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.789</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_PicoResetSync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/decoded_imm_j_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/alu_out_q_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_picorv32/reg_op1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>i4/i5/data_reg_15_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>30.300</td>
<td>5.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>i4/u_picorv32/n6993_s14/I3</td>
</tr>
<tr>
<td>31.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6993_s14/F</td>
</tr>
<tr>
<td>32.204</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>i4/u_picorv32/n6993_s12/I3</td>
</tr>
<tr>
<td>32.830</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6993_s12/F</td>
</tr>
<tr>
<td>32.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>i4/u_picorv32/reg_op1_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>i4/u_picorv32/reg_op1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.378, 32.172%; route: 21.421, 66.407%; tC2Q: 0.458, 1.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>30.621</td>
<td>5.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[3][B]</td>
<td>i4/u_picorv32/n6997_s14/I3</td>
</tr>
<tr>
<td>31.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6997_s14/F</td>
</tr>
<tr>
<td>31.658</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>i4/u_picorv32/n6997_s12/I3</td>
</tr>
<tr>
<td>32.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6997_s12/F</td>
</tr>
<tr>
<td>32.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>i4/u_picorv32/reg_op1_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>i4/u_picorv32/reg_op1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.717, 33.367%; route: 20.943, 65.206%; tC2Q: 0.458, 1.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>29.171</td>
<td>4.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>i4/u_picorv32/n6985_s14/I3</td>
</tr>
<tr>
<td>30.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6985_s14/F</td>
</tr>
<tr>
<td>31.559</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>i4/u_picorv32/n6985_s12/I3</td>
</tr>
<tr>
<td>32.591</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6985_s12/F</td>
</tr>
<tr>
<td>32.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>i4/u_picorv32/reg_op1_11_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>i4/u_picorv32/reg_op1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.784, 33.680%; route: 20.777, 64.889%; tC2Q: 0.458, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>31.112</td>
<td>4.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>i4/u_picorv32/n6983_s12/I0</td>
</tr>
<tr>
<td>31.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6983_s12/F</td>
</tr>
<tr>
<td>31.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>i4/u_picorv32/reg_op1_12_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>i4/u_picorv32/reg_op1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.536, 33.594%; route: 20.368, 64.944%; tC2Q: 0.458, 1.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>29.822</td>
<td>4.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>i4/u_picorv32/n6989_s14/I3</td>
</tr>
<tr>
<td>30.848</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6989_s14/F</td>
</tr>
<tr>
<td>31.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>i4/u_picorv32/n6989_s12/I3</td>
</tr>
<tr>
<td>31.893</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6989_s12/F</td>
</tr>
<tr>
<td>31.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>i4/u_picorv32/reg_op1_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>i4/u_picorv32/reg_op1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.305, 32.901%; route: 20.557, 65.635%; tC2Q: 0.458, 1.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>30.794</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>i4/u_picorv32/n6979_s12/I0</td>
</tr>
<tr>
<td>31.826</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6979_s12/F</td>
</tr>
<tr>
<td>31.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>i4/u_picorv32/reg_op1_14_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>i4/u_picorv32/reg_op1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.746, 34.383%; route: 20.050, 64.151%; tC2Q: 0.458, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>30.628</td>
<td>3.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>i4/u_picorv32/n6973_s12/I0</td>
</tr>
<tr>
<td>31.727</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6973_s12/F</td>
</tr>
<tr>
<td>31.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>i4/u_picorv32/reg_op1_17_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>i4/u_picorv32/reg_op1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.813, 34.707%; route: 19.883, 63.821%; tC2Q: 0.458, 1.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.193</td>
<td>3.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>i4/u_picorv32/n6961_s14/I3</td>
</tr>
<tr>
<td>29.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6961_s14/F</td>
</tr>
<tr>
<td>30.200</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>i4/u_picorv32/n6961_s12/I3</td>
</tr>
<tr>
<td>31.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6961_s12/F</td>
</tr>
<tr>
<td>31.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>i4/u_picorv32/reg_op1_23_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>i4/u_picorv32/reg_op1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.717, 34.955%; route: 19.484, 63.550%; tC2Q: 0.458, 1.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.655</td>
<td>3.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>i4/u_picorv32/n6971_s14/I3</td>
</tr>
<tr>
<td>29.281</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6971_s14/F</td>
</tr>
<tr>
<td>30.570</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>i4/u_picorv32/n6971_s12/I3</td>
</tr>
<tr>
<td>31.196</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6971_s12/F</td>
</tr>
<tr>
<td>31.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>i4/u_picorv32/reg_op1_18_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>i4/u_picorv32/reg_op1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.905, 32.344%; route: 20.260, 66.159%; tC2Q: 0.458, 1.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>29.979</td>
<td>3.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>i4/u_picorv32/n6981_s12/I0</td>
</tr>
<tr>
<td>31.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6981_s12/F</td>
</tr>
<tr>
<td>31.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>i4/u_picorv32/reg_op1_13_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>i4/u_picorv32/reg_op1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.746, 35.304%; route: 19.234, 63.190%; tC2Q: 0.458, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>29.171</td>
<td>4.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>i4/u_picorv32/n6987_s14/I3</td>
</tr>
<tr>
<td>30.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6987_s14/F</td>
</tr>
<tr>
<td>30.276</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>i4/u_picorv32/n6987_s12/I3</td>
</tr>
<tr>
<td>30.902</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6987_s12/F</td>
</tr>
<tr>
<td>30.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>i4/u_picorv32/reg_op1_10_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>i4/u_picorv32/reg_op1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.378, 34.217%; route: 19.493, 64.272%; tC2Q: 0.458, 1.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.678</td>
<td>3.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>i4/u_picorv32/n6977_s14/I3</td>
</tr>
<tr>
<td>29.777</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6977_s14/F</td>
</tr>
<tr>
<td>29.782</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>i4/u_picorv32/n6977_s12/I3</td>
</tr>
<tr>
<td>30.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6977_s12/F</td>
</tr>
<tr>
<td>30.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>i4/u_picorv32/reg_op1_15_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>i4/u_picorv32/reg_op1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.851, 35.801%; route: 19.000, 62.687%; tC2Q: 0.458, 1.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.193</td>
<td>3.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>i4/u_picorv32/n6953_s14/I3</td>
</tr>
<tr>
<td>29.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6953_s14/F</td>
</tr>
<tr>
<td>30.029</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>i4/u_picorv32/n6953_s12/I3</td>
</tr>
<tr>
<td>30.851</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6953_s12/F</td>
</tr>
<tr>
<td>30.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>i4/u_picorv32/reg_op1_27_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>i4/u_picorv32/reg_op1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.507, 34.700%; route: 19.314, 63.786%; tC2Q: 0.458, 1.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>29.991</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>i4/u_picorv32/n6969_s12/I0</td>
</tr>
<tr>
<td>30.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6969_s12/F</td>
</tr>
<tr>
<td>30.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>i4/u_picorv32/reg_op1_19_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>i4/u_picorv32/reg_op1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.536, 34.841%; route: 19.246, 63.644%; tC2Q: 0.458, 1.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.686</td>
<td>2.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>i4/u_picorv32/n6951_s14/I3</td>
</tr>
<tr>
<td>28.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6951_s14/F</td>
</tr>
<tr>
<td>29.647</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>i4/u_picorv32/n6951_s12/I3</td>
</tr>
<tr>
<td>30.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6951_s12/F</td>
</tr>
<tr>
<td>30.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>i4/u_picorv32/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>i4/u_picorv32/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.507, 34.899%; route: 19.141, 63.579%; tC2Q: 0.458, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.175</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>i4/u_picorv32/n6975_s14/I3</td>
</tr>
<tr>
<td>28.801</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6975_s14/F</td>
</tr>
<tr>
<td>29.622</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>i4/u_picorv32/n6975_s12/I3</td>
</tr>
<tr>
<td>30.654</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6975_s12/F</td>
</tr>
<tr>
<td>30.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>i4/u_picorv32/reg_op1_16_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>i4/u_picorv32/reg_op1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.311, 34.277%; route: 19.312, 64.200%; tC2Q: 0.458, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.695</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>i4/u_picorv32/n7005_s14/I3</td>
</tr>
<tr>
<td>28.517</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7005_s14/F</td>
</tr>
<tr>
<td>29.806</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>i4/u_picorv32/n7005_s12/I3</td>
</tr>
<tr>
<td>30.628</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7005_s12/F</td>
</tr>
<tr>
<td>30.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>i4/u_picorv32/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>i4/u_picorv32/reg_op1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.297, 34.260%; route: 19.300, 64.215%; tC2Q: 0.458, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.690</td>
<td>2.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>i4/u_picorv32/n6959_s14/I3</td>
</tr>
<tr>
<td>28.316</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6959_s14/F</td>
</tr>
<tr>
<td>29.605</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>i4/u_picorv32/n6959_s12/I3</td>
</tr>
<tr>
<td>30.427</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6959_s12/F</td>
</tr>
<tr>
<td>30.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>i4/u_picorv32/reg_op1_24_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>i4/u_picorv32/reg_op1_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.101, 33.833%; route: 19.296, 64.631%; tC2Q: 0.458, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.681</td>
<td>2.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>i4/u_picorv32/n6967_s14/I3</td>
</tr>
<tr>
<td>28.307</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6967_s14/F</td>
</tr>
<tr>
<td>29.596</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>i4/u_picorv32/n6967_s12/I3</td>
</tr>
<tr>
<td>30.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6967_s12/F</td>
</tr>
<tr>
<td>30.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>i4/u_picorv32/reg_op1_20_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>i4/u_picorv32/reg_op1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.101, 33.844%; route: 19.287, 64.621%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.695</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>i4/u_picorv32/n6963_s14/I3</td>
</tr>
<tr>
<td>28.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6963_s14/F</td>
</tr>
<tr>
<td>29.780</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>i4/u_picorv32/n6963_s12/I3</td>
</tr>
<tr>
<td>30.406</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6963_s12/F</td>
</tr>
<tr>
<td>30.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>i4/u_picorv32/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>i4/u_picorv32/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.905, 33.200%; route: 19.471, 65.263%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>27.699</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>i4/u_picorv32/n6949_s14/I3</td>
</tr>
<tr>
<td>28.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6949_s14/F</td>
</tr>
<tr>
<td>29.342</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>i4/u_picorv32/n6949_s12/I3</td>
</tr>
<tr>
<td>30.374</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6949_s12/F</td>
</tr>
<tr>
<td>30.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>i4/u_picorv32/reg_op1_29_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>i4/u_picorv32/reg_op1_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.507, 35.256%; route: 18.837, 63.206%; tC2Q: 0.458, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.036</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>i4/u_picorv32/n6945_s16/I0</td>
</tr>
<tr>
<td>25.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s16/F</td>
</tr>
<tr>
<td>28.184</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>i4/u_picorv32/n7007_s14/I3</td>
</tr>
<tr>
<td>29.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7007_s14/F</td>
</tr>
<tr>
<td>29.221</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>i4/u_picorv32/n7007_s12/I3</td>
</tr>
<tr>
<td>30.043</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7007_s12/F</td>
</tr>
<tr>
<td>30.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>i4/u_picorv32/reg_op1_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>i4/u_picorv32/reg_op1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.507, 35.652%; route: 18.506, 62.793%; tC2Q: 0.458, 1.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>28.897</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>i4/u_picorv32/n6965_s12/I0</td>
</tr>
<tr>
<td>29.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6965_s12/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>i4/u_picorv32/reg_op1_21_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>i4/u_picorv32/reg_op1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.813, 36.749%; route: 18.153, 61.694%; tC2Q: 0.458, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>28.897</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>i4/u_picorv32/n6945_s12/I1</td>
</tr>
<tr>
<td>29.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s12/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>i4/u_picorv32/reg_op1_31_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>i4/u_picorv32/reg_op1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.813, 36.749%; route: 18.153, 61.694%; tC2Q: 0.458, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_picorv32/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_picorv32/reg_op1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>i4/u_picorv32/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>6.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>6.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>6.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>6.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>6.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>6.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>6.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>6.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>6.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>6.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>6.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>6.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>6.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>6.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>6.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>7.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>7.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>7.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>7.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>7.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>7.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>7.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C20[2][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>9.328</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>10.427</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>11.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s5/I3</td>
</tr>
<tr>
<td>12.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s5/F</td>
</tr>
<tr>
<td>13.527</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>i4/u_picorv32/mem_xfer_s4/I1</td>
</tr>
<tr>
<td>14.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s4/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>i4/u_picorv32/mem_xfer_s1/I3</td>
</tr>
<tr>
<td>15.570</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>18.679</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>i4/u_picorv32/n7682_s3/I2</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s3/F</td>
</tr>
<tr>
<td>20.599</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>i4/u_picorv32/n7682_s2/I1</td>
</tr>
<tr>
<td>21.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7682_s2/F</td>
</tr>
<tr>
<td>24.376</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>i4/u_picorv32/n7635_s3/I0</td>
</tr>
<tr>
<td>25.437</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7635_s3/F</td>
</tr>
<tr>
<td>25.866</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>i4/u_picorv32/n6945_s14/I0</td>
</tr>
<tr>
<td>26.898</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n6945_s14/F</td>
</tr>
<tr>
<td>28.887</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>i4/u_picorv32/n7003_s12/I1</td>
</tr>
<tr>
<td>29.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">i4/u_picorv32/n7003_s12/F</td>
</tr>
<tr>
<td>29.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" font-weight:bold;">i4/u_picorv32/reg_op1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>i4/u_picorv32/reg_op1_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>i4/u_picorv32/reg_op1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.813, 36.761%; route: 18.143, 61.681%; tC2Q: 0.458, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/mem_portA_wen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>i4/u_hdmi/svo_term/mem_portA_wen_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/mem_portA_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>i4/u_hdmi/svo_term/mem_portA_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/mem_mem_0_0_s/DIA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>i4/u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>i4/u_hdmi/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tmds_2/q_out_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41</td>
<td>i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C41</td>
<td>i4/u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/vcursor_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/n86_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_enc/n86_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/vcursor_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/n80_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_enc/n80_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>i4/u_hdmi/svo_enc/n119_s3/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_enc/n119_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>i4/u_hdmi/svo_enc/n112_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_enc/n112_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/n109_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_enc/n109_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_enc/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>i4/u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>i4/u_hdmi/svo_term/n1183_s5/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_term/n1183_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>i4/u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p2_x_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>i4/u_hdmi/svo_term/n1095_s0/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_term/n1095_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p2_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>i4/u_hdmi/svo_term/p2_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>i4/u_hdmi/svo_term/n984_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_term/n984_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>i4/u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p1_ypos_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>i4/u_hdmi/svo_term/n781_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_term/n781_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p1_ypos_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_ypos_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p1_xpos_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>i4/u_hdmi/svo_term/n811_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_term/n811_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_term/p1_xpos_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>i4/u_hdmi/svo_term/p1_xpos_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/hcursor_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>i4/u_hdmi/svo_tcard/n1706_s7/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1706_s7/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/hcursor_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>i4/u_hdmi/svo_tcard/hcursor_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_22_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>i4/u_hdmi/svo_tcard/n1120_s0/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1120_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_24_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>i4/u_hdmi/svo_tcard/n1122_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1122_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_29_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>i4/u_hdmi/svo_tcard/n1127_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1127_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/rng_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>i4/u_hdmi/svo_tcard/rng_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/vcursor_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>i4/u_hdmi/svo_tcard/n1631_s4/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1631_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/vcursor_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>i4/u_hdmi/svo_tcard/n1624_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/svo_tcard/n1624_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/svo_tcard/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>i4/u_hdmi/svo_tcard/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>i4/u_PicoUART/u_simpleuart/n614_s3/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoUART/u_simpleuart/n614_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/n565_s1/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoUART/u_simpleuart/n565_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/send_bitcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/n334_s5/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoUART/u_simpleuart/n334_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>i4/u_PicoUART/u_simpleuart/recv_divcnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n558_s31/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n558_s31/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/din_tag_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n565_s22/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n565_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/n562_s22/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoSPI_Flash_18/u_spimemio/n562_s22/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>i4/u_PicoSPI_Flash_18/u_spimemio/pudly_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>5.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>5.582</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.618</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>9.588</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>9.543</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>i4/u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>i4/u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>i4/u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>i4/u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">i4/u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>7.097</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">i4/u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>i4/u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 12.598%; route: 5.245, 80.378%; tC2Q: 0.458, 7.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_15_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_0_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_2_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_3_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_4_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_5_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_6_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_7_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_8_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_9_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_10_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_11_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_12_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_13_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>5.498</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_14_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.310%; route: 3.369, 68.385%; tC2Q: 0.458, 9.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_15_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_7_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_8_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_9_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>i4/i5/u_led_mux/q_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_10_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>i4/i5/u_led_mux/q_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_11_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>i4/i5/u_led_mux/q_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_12_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>i4/i5/u_led_mux/q_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_13_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>i4/i5/u_led_mux/q_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/u_led_mux/q_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">i4/i5/u_led_mux/q_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_14_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>i4/i5/u_led_mux/q_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>i4/i5/data_reg_31_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>i4/i5/data_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>i4/i5/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>i4/i5/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>i4/i5/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>i4/i5/data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>i4/i5/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>i4/i5/data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>i4/i5/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>i4/i5/data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>i4/i5/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>i4/i5/data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>i4/i5/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>i4/i5/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>i4/i5/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>i4/i5/data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/i5/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>i4/u_PicoResetSync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">i4/u_PicoResetSync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>i4/u_PicoMem_SRAM_8KB_7/n6_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">i4/u_PicoMem_SRAM_8KB_7/n6_s2/F</td>
</tr>
<tr>
<td>3.303</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td style=" font-weight:bold;">i4/i5/data_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>TOPSIDE[0]</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>i4/i5/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>i4/i5/data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.802%; route: 2.071, 74.248%; tC2Q: 0.333, 11.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_PicoResetSync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_PicoResetSync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_PicoResetSync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_PicoResetSync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/mem_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/decoded_imm_j_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/alu_out_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/u_picorv32/reg_op1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/u_picorv32/reg_op1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/i5/data_reg_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>i4/i5/data_reg_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>i4/i5/data_reg_15_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1953</td>
<td>clk_p</td>
<td>-1.515</td>
<td>0.659</td>
</tr>
<tr>
<td>537</td>
<td>n6_7</td>
<td>32.915</td>
<td>4.388</td>
</tr>
<tr>
<td>114</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>29.463</td>
<td>5.104</td>
</tr>
<tr>
<td>113</td>
<td>n142_5</td>
<td>-1.515</td>
<td>3.297</td>
</tr>
<tr>
<td>112</td>
<td>uart_addr[2]</td>
<td>7.025</td>
<td>4.759</td>
</tr>
<tr>
<td>99</td>
<td>p4_y[1]</td>
<td>23.021</td>
<td>4.295</td>
</tr>
<tr>
<td>96</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>28.453</td>
<td>3.831</td>
</tr>
<tr>
<td>92</td>
<td>latched_branch</td>
<td>20.667</td>
<td>4.965</td>
</tr>
<tr>
<td>90</td>
<td>p4_y[0]</td>
<td>23.048</td>
<td>3.458</td>
</tr>
<tr>
<td>89</td>
<td>p4_x[1]</td>
<td>22.665</td>
<td>4.759</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C16</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C22</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R6C14</td>
<td>87.50%</td>
</tr>
<tr>
<td>R3C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R7C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R20C21</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
