Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,700
design__instance__area,9500.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00026980196707881987
power__switching__total,0.00010596849460853264
power__leakage__total,0.0000012749693496516556
power__total,0.0003770454495679587
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25991617926949323
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2605822575919551
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1235986348253214
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.158367212715074
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.123599
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2698766564389218
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2704674616381852
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6499618249802186
timing__setup__ws__corner:nom_slow_1p08V_125C,9.623968561147588
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.649962
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26300157240891425
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2643276505826062
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31943026905478605
timing__setup__ws__corner:nom_typ_1p20V_25C,11.86947462801699
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.319430
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25991617926949323
clock__skew__worst_setup,0.2605822575919551
timing__hold__ws,0.1235986348253214
timing__setup__ws,9.623968561147588
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.123599
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,700
design__instance__area__stdcell,9500.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.328255
design__instance__utilization__stdcell,0.328255
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,34
design__instance__area__class:inverter,192.326
design__instance__count__class:sequential_cell,61
design__instance__area__class:sequential_cell,2877.64
design__instance__count__class:multi_input_combinational_cell,461
design__instance__area__class:multi_input_combinational_cell,4477.94
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,122
design__instance__area__class:timing_repair_buffer,1765.41
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13013.9
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,87
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,777
route__net__special,2
route__drc_errors__iter:0,267
route__wirelength__iter:0,13813
route__drc_errors__iter:1,153
route__wirelength__iter:1,13724
route__drc_errors__iter:2,176
route__wirelength__iter:2,13684
route__drc_errors__iter:3,64
route__wirelength__iter:3,13582
route__drc_errors__iter:4,11
route__wirelength__iter:4,13527
route__drc_errors__iter:5,0
route__wirelength__iter:5,13526
route__drc_errors,0
route__wirelength,13526
route__vias,3956
route__vias__singlecut,3956
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,361.635
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,66
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,66
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,66
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,66
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000178353
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000178835
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000402193
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000178835
design_powergrid__voltage__worst,0.0000178835
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000178835
design_powergrid__drop__worst__net:VPWR,0.0000178353
design_powergrid__voltage__worst__net:VGND,0.0000178835
design_powergrid__drop__worst__net:VGND,0.0000178835
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000044800000000000003054913093325506423525439458899199962615966796875
ir__drop__worst,0.000017799999999999998982758153687200319836847484111785888671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
