INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/ov" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[0]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[1]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[2]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[3]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[4]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[5]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[6]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/quotient[7]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[0]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[1]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[2]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[3]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[4]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[5]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[6]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider
INST "U4/U_R80515OCDS/TSK52B_WD_R80515_1/U_ALU/small_divider_1/remainder[7]" TNM = "TS_SMALL_DIVIDER_Q"; #multicycle_path_to_divider


NET "NamedSignal_CLK" TNM_NET = "TNM_NamedSignal_CLK";
TIMESPEC "TS_NamedSignal_CLK" = PERIOD "TNM_NamedSignal_CLK" 40 MHz HIGH 50%;

NET "NamedSignal_CLK_90" TNM_NET = "TNM_NamedSignal_CLK_90";
TIMESPEC "TS_NamedSignal_CLK_90" = PERIOD "TNM_NamedSignal_CLK_90"  TS_NamedSignal_CLK PHASE + 6.25 ns;


TIMESPEC "TS_MCP_GLOBAL" = FROM "FFS" TO "TS_SMALL_DIVIDER_Q" "TS_NamedSignal_CLK" / 5;

