/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module MinimumSOPPOS(a, b, c, d, out_sop, out_pos);
  input a;
  wire a;
  input b;
  wire b;
  input c;
  wire c;
  input d;
  wire d;
  output out_sop;
  wire out_sop;
  output out_pos;
  wire out_pos;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  assign _00_ = c & d;
  assign _01_ = _04_ & _05_;
  assign _02_ = _01_ & c;
  assign out_sop = _00_ | _02_;
  assign _07_ = _04_ | b;
  assign _03_ = c & _07_;
  assign _06_ = d | _05_;
  assign out_pos = _03_ & _06_;
  assign _04_ = ~a;
  assign _05_ = ~b;
endmodule
