Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_05
   _a\data\chipscope_icon_v2_1_0.mpd line 71 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:funprof INSTANCE:funprof_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 242 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\c
oregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\
coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_ila_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 242 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_05_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
INSTANCE:chipscope_ila_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 223 - Running XST synthesis

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 151.00 seconds
