#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 07:48:39 2021
# Process ID: 15772
# Current directory: C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19128 C:\Users\zbrei\Documents\Coding\UMD\UART-Verilog\UART\UART.xpr
# Log file: C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART/vivado.log
# Journal file: C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART/UART.xpr
update_compile_order -fileset sources_1
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
refresh_design
launch_simulation
source RxTestBench.tcl
close_sim
launch_simulation
source RxTestBench.tcl
close_sim
launch_simulation
source RxTestBench.tcl
close_sim
launch_simulation
source RxTestBench.tcl
close_sim
launch_simulation
launch_simulation
source RxTestBench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART/UART.srcs/sim_1/new/UARTTestBench.v w ]
add_files -fileset sim_1 C:/Users/zbrei/Documents/Coding/UMD/UART-Verilog/UART/UART.srcs/sim_1/new/UARTTestBench.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UARTTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
