<def f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='726' ll='729' type='static void llvm::TargetRegistry::RegisterMCInstrAnalysis(llvm::Target &amp; T, Target::MCInstrAnalysisCtorFnTy Fn)'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='1015' u='c' c='_ZN4llvm23RegisterMCInstrAnalysisC1ERNS_6TargetE'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='1034' u='c' c='_ZN4llvm25RegisterMCInstrAnalysisFnC1ERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE'/>
<doc f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='724'>/// RegisterMCInstrAnalysis - Register a MCInstrAnalysis implementation for
  /// the given target.</doc>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='390' u='c' c='LLVMInitializeAArch64TargetMC'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp' l='153' u='c' c='LLVMInitializeAMDGPUTargetMC'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='525' u='c' c='LLVMInitializeARMTargetMC'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='527' u='c' c='LLVMInitializeARMTargetMC'/>
<use f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.cpp' l='123' u='c' c='LLVMInitializeBPFTargetMC'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='605' u='c' c='LLVMInitializeHexagonTargetMC'/>
<use f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp' l='162' u='c' c='LLVMInitializeLanaiTargetMC'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.cpp' l='194' u='c' c='LLVMInitializeMipsTargetMC'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp' l='150' u='c' c='LLVMInitializeRISCVTargetMC'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='583' u='c' c='LLVMInitializeX86TargetMC'/>
