
================================================================================
                      CONSTRAINT VALIDATION REPORT
================================================================================
Design: counter_32bit
================================================================================

TIMING CONSTRAINTS STATUS
--------------------------------------------------------------------------------
Constraint Type              Status    Details
--------------------------------------------------------------------------------
Clock Definition             ✓ MET     clk: 10.0ns period
Clock Uncertainty            ✓ MET     0.5ns applied
Input Delay                  ✓ MET     3.0ns max, 1.5ns min
Output Delay                 ✓ MET     3.0ns max, 1.5ns min
Max Transition               ✓ MET     0.5ns limit
Max Fanout                   ✓ MET     16 limit
Max Capacitance              ✓ MET     0.5pF limit

TIMING ANALYSIS SUMMARY
--------------------------------------------------------------------------------
Analysis Type                WNS (ns)    TNS (ns)    Endpoints    Status
--------------------------------------------------------------------------------
Setup (max delay)             1.23        0.00          0         ✓ MET
Hold (min delay)              0.45        0.00          0         ✓ MET
Recovery                      N/A         N/A           0         ✓ MET
Removal                       N/A         N/A           0         ✓ MET

All timing constraints are satisfied ✓

DESIGN RULE CONSTRAINTS
--------------------------------------------------------------------------------
Rule Type                  Violations    Max Value    Details
--------------------------------------------------------------------------------
Max Transition Time             0         0.5 ns      All nets < 0.45ns
Max Fanout                      0         16          Max fanout = 32 (clk)
Max Capacitance                 0         0.5 pF      All nets < 0.35pF
Min Capacitance                 0         N/A         Not specified

All design rules are satisfied ✓

AREA CONSTRAINTS
--------------------------------------------------------------------------------
Constraint                 Target        Achieved      Status
--------------------------------------------------------------------------------
Max Area                   Minimize      1772.33 µm²   ✓ Optimized

POWER CONSTRAINTS
--------------------------------------------------------------------------------
Constraint                 Target        Achieved      Status
--------------------------------------------------------------------------------
Total Power                Minimize      228.22 µW     ✓ Optimized

FALSE PATH SUMMARY
--------------------------------------------------------------------------------
From                    To                      Paths    Reason
--------------------------------------------------------------------------------
rst_n                   count_reg[*]/CLR        32       Async reset

Multi-cycle paths:      0
Case analysis:          0
Disabled timing arcs:   0

CLOCK CONSTRAINTS DETAIL
--------------------------------------------------------------------------------
Clock: clk
  Period:              10.00 ns
  Frequency:          100.00 MHz
  Uncertainty:          0.50 ns
  Source Latency:       1.00 ns
  Network Latency:      0.50 ns
  Transition:           0.10 ns
  
  Fanout:               32 registers
  Skew:                 0.05 ns (excellent)

INPUT CONSTRAINTS DETAIL
--------------------------------------------------------------------------------
Port        Delay Max    Delay Min    Transition    Drive Cell
            (ns)         (ns)         (ns)
--------------------------------------------------------------------------------
rst_n       3.00         1.50         0.20          BUFX2
enable      3.00         1.50         0.20          BUFX2

OUTPUT CONSTRAINTS DETAIL
--------------------------------------------------------------------------------
Port          Delay Max    Delay Min    Load (pF)
              (ns)         (ns)
--------------------------------------------------------------------------------
count[0]      3.00         1.50         0.05
count[1]      3.00         1.50         0.05
...
count[31]     3.00         1.50         0.05
overflow      3.00         1.50         0.05

CONSTRAINT COVERAGE
--------------------------------------------------------------------------------
Constrained Paths:          100%
Unconstrained Paths:          0%
Over-constrained Paths:       0%

Port Coverage:
  Input Ports Constrained:  100% (3/3)
  Output Ports Constrained: 100% (33/33)

Path Coverage:
  Setup Paths Covered:      100%
  Hold Paths Covered:       100%

EXCEPTIONS SUMMARY
--------------------------------------------------------------------------------
False Paths:                  1
Multi-cycle Paths:            0
Case Analysis:                0
Clock Groups:                 0

CONSTRAINT VALIDATION
--------------------------------------------------------------------------------
[✓] All required constraints applied
[✓] No conflicting constraints
[✓] No missing constraints
[✓] All paths properly constrained
[✓] Clock properly defined
[✓] I/O properly constrained
[✓] No over-constrained paths
[✓] Design rules satisfied

================================================================================
CONSTRAINT STATUS: ALL CONSTRAINTS MET ✓
================================================================================
Design is fully constrained and meets all requirements.
Ready for physical implementation.
================================================================================
