[
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the output port declaration. VerilogA requires all statements and declarations to terminate with a semicolon."
	},
	{
		"original_line": "parameter real gain1 = 1;", 
		"bug_line": "parameter real gain1 = 1",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "                       + gain4*V(sigin4);", 
		"bug_line": "                       + gain4*V(sigin4;",
		"error_description": "Missing closing parenthesis for the V(sigin4) function call, creating unmatched parentheses syntax error"
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "parameter real gain3 = 1;", 
		"bug_line": "parameter real gain3 = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "parameter real gain3 = 1;", 
		"bug_line": "parametr real gain3 = 1;",
		"error_description": "Misspelled keyword 'parameter' as 'parametr', causing undefined keyword syntax error"
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the output port declaration. VerilogA requires semicolons to terminate port declarations, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "parameter real gain2 = 1;", 
		"bug_line": "paramter real gain2 = 1;",
		"error_description": "Misspelled keyword 'parameter' as 'paramter', causing an undefined keyword syntax error"
	},
	{
		"original_line": "module adder_4 (sigin1, sigin2, sigin3, sigin4, sigout);", 
		"bug_line": "moduel adder_4 (sigin1, sigin2, sigin3, sigin4, sigout);",
		"error_description": "Misspelled keyword 'module' as 'moduel' - unrecognized declaration type causing syntax error"
	},
	{
		"original_line": "module adder_4 (sigin1, sigin2, sigin3, sigin4, sigout);", 
		"bug_line": "module adder_4 (sigin1, sigin2, sigin3 sigin4, sigout);",
		"error_description": "Missing comma between port names sigin3 and sigin4, resulting in invalid port list syntax where identifiers appear consecutively without separation."
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing a syntax error as statements must be properly terminated in Verilog-A."
	},
	{
		"original_line": "electrical sigin1, sigin2, sigin3, sigin4, sigout;", 
		"bug_line": "electrical sigin1, sigin2, sigin3, sigin4, sigout",
		"error_description": "Missing semicolon at the end of the discipline declaration statement, causing a syntax error as the parser expects a semicolon to terminate the net declaration."
	},
	{
		"original_line": "input sigin1, sigin2, sigin3, sigin4;", 
		"bug_line": "input sigin1, sigin2, sigin3, sigin4",
		"error_description": "Missing semicolon at end of port declaration statement"
	},
	{
		"original_line": "module adder_4 (sigin1, sigin2, sigin3, sigin4, sigout);", 
		"bug_line": "module adder_4 (sigin1, sigin2, sigin3, sigin4, sigout;",
		"error_description": "Missing closing parenthesis ')' for the module port list. The line ends with a semicolon without closing the parentheses group, causing unbalanced delimiters."
	},
	{
		"original_line": "                       + gain4*V(sigin4);", 
		"bug_line": "                       + gain4 V(sigin4);",
		"error_description": "Missing multiplication operator between 'gain4' and 'V(sigin4)', causing a syntax error due to adjacent expressions without an operator."
	},
	{
		"original_line": "V(sigout) <+ gain1*V(sigin1)+ gain2*V(sigin2) + gain3*V(sigin3)", 
		"bug_line": "V(sigout) <+ gain1*V(sigin1) gain2*V(sigin2) + gain3*V(sigin3)",
		"error_description": "Missing '+' operator between first and second terms causes adjacent expressions without operator, violating VerilogA syntax rules"
	},
	{
		"original_line": "parameter real gain1 = 1;", 
		"bug_line": "parameter real gain1 = 1",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "electrical sigin1, sigin2, sigin3, sigin4, sigout;", 
		"bug_line": "electrical sigin1, sigin2 sigin3, sigin4, sigout;",
		"error_description": "Missing comma between sigin2 and sigin3 causes syntax error (unexpected identifier)"
	},
	{
		"original_line": "V(sigout) <+ gain1*V(sigin1)+ gain2*V(sigin2) + gain3*V(sigin3)", 
		"bug_line": "V(sigout) <+ gain1*V(sigin1)+ gain2*V(sigin2) + gain3*V(sigin3",
		"error_description": "Missing closing parenthesis for the 'V(sigin3)' function call, causing unmatched parentheses"
	},
	{
		"original_line": "parameter real gain4 = 1;", 
		"bug_line": "parameter real gain4 = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration statement, which is required in Verilog-A for statement termination."
	}
]