#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 23 20:26:08 2025
# Process ID: 9880
# Current directory: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_zynq_ultra_ps_e_0_0_synth_1
# Command line: vivado.exe -log design_1_zynq_ultra_ps_e_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl
# Log file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/design_1_zynq_ultra_ps_e_0_0.vds
# Journal file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/design_1_zynq_ultra_ps_e_0_0_synth_1\vivado.jou
# Running On: LAPTOP-3I9GNI1F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 68575 MB
#-----------------------------------------------------------
source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
