
---------- Begin Simulation Statistics ----------
final_tick                               2541922325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.50                       # Real time elapsed on the host
host_tick_rate                              643841805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195152                       # Number of instructions simulated
sim_ops                                       4195152                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011912                       # Number of seconds simulated
sim_ticks                                 11912480500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.849044                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400170                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             86072                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809000                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277754                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224178                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985032                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65278                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27063                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195152                       # Number of instructions committed
system.cpu.committedOps                       4195152                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.676076                       # CPI: cycles per instruction
system.cpu.discardedOps                        196590                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608522                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1454363                       # DTB hits
system.cpu.dtb.data_misses                       7451                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407068                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851760                       # DTB read hits
system.cpu.dtb.read_misses                       6623                       # DTB read misses
system.cpu.dtb.write_accesses                  201454                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602603                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409858                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042607                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664260                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16759419                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176178                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992230                       # ITB accesses
system.cpu.itb.fetch_acv                          844                       # ITB acv
system.cpu.itb.fetch_hits                      983946                       # ITB hits
system.cpu.itb.fetch_misses                      8284                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11001533000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9063500      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17858500      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888284000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11916739000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8029748000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3886991000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23812000                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540964     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839120     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592481     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195152                       # Class of committed instruction
system.cpu.quiesceCycles                        12961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7052581                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22772455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22772455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22772455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22772455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116781.820513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116781.820513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116781.820513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116781.820513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13007491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13007491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13007491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13007491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66705.082051                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66705.082051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66705.082051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66705.082051                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22422958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22422958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116786.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116786.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12807994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12807994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66708.302083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66708.302083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.261233                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539493162000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.261233                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203827                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203827                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128690                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34856                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87053                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28926                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28926                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40940                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11176768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11176768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17879153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157923                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052651                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157484     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157923                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823938039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375811500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464655000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5605376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10076544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5605376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5605376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470546500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375334759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845881259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470546500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470546500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187264441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187264441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187264441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470546500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375334759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033145700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121693                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121693                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10456                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2262                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5720                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009745000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765807500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121693                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.526483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.271702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.803096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34653     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24185     29.58%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10083     12.33%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4685      5.73%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2388      2.92%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1453      1.78%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      1.13%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          571      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.995511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.399700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.574171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5575     75.84%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.97%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.18%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.741270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6547     89.06%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.35%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.53%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.27%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.75%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9407360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7642304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10076544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7788352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11912475500                       # Total gap between requests
system.mem_ctrls.avgGap                      42675.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4967552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7642304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417003998.453554689884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372702226.039320707321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641537587.406753778458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515793000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250014500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292446174000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28724.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32206.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403147.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313688760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166699170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560297220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309196260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     939784560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5201331510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194324160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7685321640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.148728                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    453077000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11061863500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270113340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143542080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489211380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314129160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     939784560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5132698380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252120480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7541599380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.083880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    600872500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10914068000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11905280500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686296                       # number of overall hits
system.cpu.icache.overall_hits::total         1686296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87644                       # number of overall misses
system.cpu.icache.overall_misses::total         87644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5381219000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5381219000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5381219000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5381219000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1773940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1773940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1773940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1773940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61398.601159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61398.601159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61398.601159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61398.601159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87053                       # number of writebacks
system.cpu.icache.writebacks::total             87053                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87644                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5293576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5293576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5293576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5293576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049406                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60398.612569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60398.612569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60398.612569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60398.612569                       # average overall mshr miss latency
system.cpu.icache.replacements                  87053                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5381219000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5381219000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1773940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1773940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61398.601159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61398.601159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5293576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5293576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60398.612569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60398.612569                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.822945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.638372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.822945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3635523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3635523                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314988                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314988                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105652                       # number of overall misses
system.cpu.dcache.overall_misses::total        105652                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6780632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6780632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6780632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6780632000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420640                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64178.927044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64178.927044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64178.927044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64178.927044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34680                       # number of writebacks
system.cpu.dcache.writebacks::total             34680                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36678                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63734.929104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63734.929104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63734.929104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63734.929104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68838                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66951.712099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66951.712099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66766.616710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66766.616710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61756.176288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61756.176288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723051500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723051500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59540.809980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59540.809980                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65320000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65320000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72256.637168                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72256.637168                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080851                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080851                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71256.637168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71256.637168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541922325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.561676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.997719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.561676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2955732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2955732                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3238978524000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   232418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.10                       # Real time elapsed on the host
host_tick_rate                              391186091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   412796348                       # Number of instructions simulated
sim_ops                                     412796348                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.694785                       # Number of seconds simulated
sim_ticks                                694784973500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.572582                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                62461542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             92436222                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             151649                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8037770                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          79251544                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4097567                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15557016                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11459449                       # Number of indirect misses.
system.cpu.branchPred.lookups               113105325                       # Number of BP lookups
system.cpu.branchPred.usedRAS                10020728                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       507195                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   407859837                       # Number of instructions committed
system.cpu.committedOps                     407859837                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.406603                       # CPI: cycles per instruction
system.cpu.discardedOps                      12445260                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                111752845                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    115611006                       # DTB hits
system.cpu.dtb.data_misses                    1216623                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 76327497                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     76632988                       # DTB read hits
system.cpu.dtb.read_misses                    1182212                       # DTB read misses
system.cpu.dtb.write_accesses                35425348                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38978018                       # DTB write hits
system.cpu.dtb.write_misses                     34411                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              374819                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          302530835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          88182389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         40455119                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       645319542                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293548                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               216578244                       # ITB accesses
system.cpu.itb.fetch_acv                          366                       # ITB acv
system.cpu.itb.fetch_hits                   216576606                       # ITB hits
system.cpu.itb.fetch_misses                      1638                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24821      6.87%      6.92% # number of callpals executed
system.cpu.kern.callpal::rdps                    1607      0.44%      7.37% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.37% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.37% # number of callpals executed
system.cpu.kern.callpal::rti                     3755      1.04%      8.40% # number of callpals executed
system.cpu.kern.callpal::callsys                  192      0.05%      8.46% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.46% # number of callpals executed
system.cpu.kern.callpal::rdunique              330923     91.54%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 361502                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1478267                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10579     36.06%     36.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.18%     36.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     711      2.42%     38.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17997     61.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29339                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10578     48.26%     48.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.24%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      711      3.24%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10578     48.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21919                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             679896297000     97.91%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                86874000      0.01%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               871859500      0.13%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13549244500      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         694404275000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.587765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.747094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3671                      
system.cpu.kern.mode_good::user                  3671                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3943                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3671                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931017                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964276                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        52673595500      7.59%      7.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         641730679500     92.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1389416733                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31467761      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               246114765     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 226527      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                237377      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 45731      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15249      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               79183956     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38832014      9.52%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             46834      0.01%     97.13% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            46854      0.01%     97.15% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11642769      2.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                407859837                       # Class of committed instruction
system.cpu.quiesceCycles                       153214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       744097191                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6800112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13600134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3859073176                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3859073176                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3859073176                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3859073176                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117949.543860                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117949.543860                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117949.543860                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117949.543860                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           267                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.375000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2221329932                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2221329932                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2221329932                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2221329932                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67893.206553                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67893.206553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67893.206553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67893.206553                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8977966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8977966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115102.128205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115102.128205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5077966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5077966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65102.128205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65102.128205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3850095210                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3850095210                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117956.348346                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117956.348346                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2216251966                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2216251966                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67899.876409                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67899.876409                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6273773                       # Transaction distribution
system.membus.trans_dist::WriteReq               1662                       # Transaction distribution
system.membus.trans_dist::WriteResp              1662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1058992                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3843558                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1897470                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            494823                       # Transaction distribution
system.membus.trans_dist::ReadExResp           494823                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3843559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2428999                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11530676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11530676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8771246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8777000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20373112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    491975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    491975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    252806144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    252815262                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               746879710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6802912                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004711                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6802761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6802912                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5332000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         34543503536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15835908250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19965450000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      245987776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      187119616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          433107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    245987776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     245987776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67775488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67775488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3843559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2923744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6767303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1058992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1058992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         354048785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269320183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             623368968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    354048785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        354048785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97548868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97548868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97548868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        354048785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269320183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            720917837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4493323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2186553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2911807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       265482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       265482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14926013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4232972                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6767303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4902513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6767303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4902513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1668943                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                409190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            177510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            261045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            346786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            176326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            199376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            375731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            300311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            509816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            199868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            198091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           624795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           292386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           307089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           231233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           433827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           464170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            117200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            372886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            112330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            336419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            157281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            635792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           472602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           274483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           132095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           451338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           549610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70562332500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25491800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            166156582500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13840.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32590.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        79                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3214926                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3146627                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6767303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4902513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4899937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  191907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  92056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 251504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 272275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 268871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 267649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 270251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 268855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 268624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 268729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 266686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 265583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 265584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 265638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 265334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 265592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 265816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    325                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3230123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.044666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.975171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.170674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1233985     38.20%     38.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1259118     38.98%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312845      9.69%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162592      5.03%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110862      3.43%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37272      1.15%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25974      0.80%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16976      0.53%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70499      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3230123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       265482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.204085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.819767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.303149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15257      5.75%      5.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86165     32.46%     38.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         94512     35.60%     73.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38926     14.66%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22771      8.58%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4898      1.84%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1070      0.40%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           559      0.21%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           360      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           244      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           184      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           153      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          125      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           81      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           63      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           43      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           46      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        265482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       265482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.925129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166788     62.82%     62.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3961      1.49%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            59111     22.27%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21014      7.92%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13370      5.04%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              864      0.33%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              179      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              108      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        265482                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              326295040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               106812352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               287572288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               433107392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            313760832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       469.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    623.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    451.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  694784891500                       # Total gap between requests
system.mem_ctrls.avgGap                      59536.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    139939392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    186355648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    287572288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 201413958.760580480099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 268220607.969150334597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 413901133.398648560047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3843559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2923744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4902513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  69379719000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  96776863500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16802544864500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18050.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33100.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3427333.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12151280400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6458543520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19645702860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12305445300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54845556480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     300150793230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14040635040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       419597956830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.924916                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33881630250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23200320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 637707626250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10912119120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5799902295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16757065920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11150003520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54845556480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     296731566150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16919984640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       413116198125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.595758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41378159500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23200320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 630211099000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34302                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34302                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9118                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2098702                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1984500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4092000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170415176                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1579500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1576000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    696974598500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    216090244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        216090244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    216090244                       # number of overall hits
system.cpu.icache.overall_hits::total       216090244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3843558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3843558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3843558                       # number of overall misses
system.cpu.icache.overall_misses::total       3843558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 181313776500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 181313776500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 181313776500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 181313776500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    219933802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    219933802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    219933802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    219933802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017476                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017476                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47173.420175                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47173.420175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47173.420175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47173.420175                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3843558                       # number of writebacks
system.cpu.icache.writebacks::total           3843558                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3843558                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3843558                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3843558                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3843558                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 177470217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 177470217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 177470217500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 177470217500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017476                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46173.419915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46173.419915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46173.419915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46173.419915                       # average overall mshr miss latency
system.cpu.icache.replacements                3843558                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    216090244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       216090244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3843558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3843558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 181313776500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 181313776500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    219933802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    219933802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47173.420175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47173.420175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3843558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3843558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 177470217500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 177470217500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46173.419915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46173.419915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           219971676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3844070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.223640                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         443711163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        443711163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108430053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108430053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108430053                       # number of overall hits
system.cpu.dcache.overall_hits::total       108430053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3314592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3314592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3314592                       # number of overall misses
system.cpu.dcache.overall_misses::total       3314592                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 217242698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 217242698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 217242698000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 217242698000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111744645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111744645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111744645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111744645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029662                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65541.308855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65541.308855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65541.308855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65541.308855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1026352                       # number of writebacks
system.cpu.dcache.writebacks::total           1026352                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       399327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       399327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       399327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       399327                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2915265                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2915265                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2915265                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2915265                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2877                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2877                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 189557923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 189557923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 189557923500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 189557923500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242860500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242860500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65022.536030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65022.536030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65022.536030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65022.536030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 84414.494265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 84414.494265                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2923744                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     72135037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        72135037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2426572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2426572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 162587546500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 162587546500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74561609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74561609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67002.976421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67002.976421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2420515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2420515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 159722940500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 159722940500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242860500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242860500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65987.172358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65987.172358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199885.185185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199885.185185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36295016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36295016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       888020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       888020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54655151500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54655151500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37183036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37183036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61547.207833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61547.207833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       393270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       393270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       494750                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       494750                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1662                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1662                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29834983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29834983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60303.149065                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60303.149065                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1665177                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1665177                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8493                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8493                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    637476500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    637476500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1673670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1673670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75059.048628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75059.048628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8493                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8493                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    628983500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    628983500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005074                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005074                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74059.048628                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74059.048628                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1673370                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1673370                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1673370                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1673370                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 697056198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           114721982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2924768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.224302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         233107114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        233107114                       # Number of data accesses

---------- End Simulation Statistics   ----------
