###File created by Lattice CPE. Do not modify.###
set_hierarchy_separator /
create_clock -name {clk} -period 4 [get_ports clk]
##Original File: C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/fpga_constraint.sdc
