==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16.3ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 16.3 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.139 MB.
INFO: [HLS 200-10] Analyzing design file 'lte_cell_search.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:262:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:262:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:263:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:263:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:64
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: lte_cell_search.cpp:264:99
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file lte_cell_search.cpp
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.46 seconds. CPU system time: 1.47 seconds. Elapsed time: 51.53 seconds; current allocated memory: 194.592 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' into 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (lte_cell_search.cpp:15:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>::read()' into 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (lte_cell_search.cpp:16:19)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<std::complex<float>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<int, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>::write(hls::axis<int, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:234:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:227:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<std::complex<float>, 0ul, 0ul, 0ul> const&)' into 'write_buffer_fft(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, int, int, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&)' (lte_cell_search.cpp:220:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 23 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 9 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 23 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<40, 18>' completely with a factor of 9 (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-178] Inlining function 'ap_fixed<40, 18, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sqrt<40, 18>(ap_fixed<40, 18, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_pss(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (lte_cell_search.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'copy_input(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'copy_output(int (*) [96000], int, int, int*, int*, int*)' into 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:60:15)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (lte_cell_search.cpp:105:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'lteCellSearch(hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_ufixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<std::complex<float>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul>, 0>&, int*, int*, int*)' (lte_cell_search.cpp:238:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.13 seconds. CPU system time: 0.55 seconds. Elapsed time: 12.43 seconds; current allocated memory: 198.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 239.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 286.447 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'OUT_PSS_ID' (lte_cell_search.cpp:237) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'OUT_PEAK_INDEX' (lte_cell_search.cpp:237) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (lte_cell_search.cpp:216) in function 'write_buffer_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lteCellSearch' automatically.
INFO: [XFORM 203-102] Partitioning array 'td_pss_real.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'td_pss_imag.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'mag_buff.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'IN_R_buff.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'IN_I_buff.V'  in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'pss_rslt_temp' in function 'lteCellSearch'.
INFO: [XFORM 203-721] Extract dataflow region from loop lteCellSearch (lte_cell_search.cpp:259)  of function 'lteCellSearch'.
INFO: [HLS 200-778] Automatically marking array 'IN_real.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'IN_real.V' to function 'compute_threshold' (lte_cell_search.cpp:38:14) 
INFO: [HLS 200-755] Binding port 1 of memory 'IN_real.V' to function 'compute_pss' (lte_cell_search.cpp:83:15) 
INFO: [HLS 200-778] Automatically marking array 'IN_imag.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'IN_imag.V' to function 'compute_threshold' (lte_cell_search.cpp:38:14) 
INFO: [HLS 200-755] Binding port 1 of memory 'IN_imag.V' to function 'compute_pss' (lte_cell_search.cpp:83:15) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_lteCellSearch' (lte_cell_search.cpp:259:5), detected/extracted 4 process function(s): 
	 'dataflow_in_loop_lteCellSearch.entry25'
	 'compute_threshold'
	 'compute_pss'
	 'track_pss_peak'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:216:29) in function 'write_buffer_fft'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:225:18) to (lte_cell_search.cpp:235:1) in function 'write_buffer_fft'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:42:44) to (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<40, 18>'... converting 216 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:259:9) to (lte_cell_search.cpp:58:14) in function 'compute_threshold'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:259:9) to (lte_cell_search.cpp:100:15) in function 'compute_pss'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:101:15) to (lte_cell_search.cpp:101:15) in function 'compute_pss'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lte_cell_search.cpp:83:8) in function 'compute_pss'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'track_pss_peak' (lte_cell_search.cpp:142:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.06 seconds; current allocated memory: 364.938 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 96000 on port 'gmem' (lte_cell_search.cpp:203:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:190:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:191:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' (lte_cell_search.cpp:192:28)
INFO: [HLS 200-472] Inferring partial write operation for 'pss_rslt_temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'IN_real.V' (lte_cell_search.cpp:23:18)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_imag.V' (lte_cell_search.cpp:24:18)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:44:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:58:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mag_buff.V.0' (lte_cell_search.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.1' (lte_cell_search.cpp:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.1' (lte_cell_search.cpp:105:22)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.0' (lte_cell_search.cpp:92:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_R_buff.V.0' (lte_cell_search.cpp:100:15)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.0' (lte_cell_search.cpp:93:17)
INFO: [HLS 200-472] Inferring partial write operation for 'IN_I_buff.V.0' (lte_cell_search.cpp:101:15)
INFO: [HLS 200-634] Sharing array IN_real_V among processes compute_threshold and compute_pss
INFO: [HLS 200-634] Sharing array IN_imag_V among processes compute_threshold and compute_pss
WARNING: [HLS 200-1449] Process compute_threshold has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_pss has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_lteCellSearch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.82 seconds; current allocated memory: 464.696 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lteCellSearch' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_lteCellSearch.entry25' to 'dataflow_in_loop_lteCellSearch_entry25'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<40, 18>' to 'sqrt_fixed_40_18_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_lteCellSearch_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 465.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 465.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 465.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_40_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<40, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'sqrt_fixed<40, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 468.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 470.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.43 seconds; current allocated memory: 471.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 472.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'track_pss_peak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0 seconds. Elapsed time: 4.92 seconds; current allocated memory: 472.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 473.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 473.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.61 seconds. CPU system time: 0 seconds. Elapsed time: 6.63 seconds; current allocated memory: 473.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 473.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 473.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_buffer_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.41 seconds; current allocated memory: 474.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 474.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'copy_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'copy_input'
INFO: [SCHED 204-61] Pipelining loop 'copy_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 475.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.58 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 475.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_lteCellSearch_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_lteCellSearch_entry25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.33 seconds. CPU system time: 0 seconds. Elapsed time: 5.42 seconds; current allocated memory: 475.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sum_mag_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_23s_20ns_43_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23s_23s_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 476.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_40_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_40_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 482.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_23s_31ns_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14ns_44_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_50_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_23s_55_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.98 seconds; current allocated memory: 494.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'track_pss_peak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'curr_max_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_42ns_37ns_78_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'track_pss_peak'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.55 seconds; current allocated memory: 498.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_lteCellSearch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 500.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.18 seconds; current allocated memory: 501.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_buffer_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_buffer_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.23 seconds. CPU system time: 0 seconds. Elapsed time: 5.34 seconds; current allocated memory: 503.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lteCellSearch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_R_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/IN_I_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_FFT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/pss_id_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_PSS_ID' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_PEAK_INDEX' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lteCellSearch/OUT_RSLT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lteCellSearch' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'OUT_PSS_ID', 'OUT_PEAK_INDEX', 'OUT_RSLT' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_18ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lteCellSearch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 507.873 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_20ns_43_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_23s_46_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_threshold_mag_buff_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_threshold_mag_buff_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_23s_31ns_48_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_23s_54_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_22s_53_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_33s_23s_55_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_32s_32s_50_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_31ns_14ns_44_1_1_Multiplier_7'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_pss_IN_R_buff_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_compute_pss_IN_R_buff_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_real_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_real_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lteCellSearch_compute_pss_td_pss_imag_V_2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_42ns_37ns_78_1_1_Multiplier_8'
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c1_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln264_c2_U(lteCellSearch_fifo_w17_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'thresh_V_U(lteCellSearch_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_0_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_1_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pss_rslt_2_V_U(lteCellSearch_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'lteCellSearch_mul_2ns_18ns_19_1_1_Multiplier_9'
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_pss_rslt_temp_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lteCellSearch_IN_real_V_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12.27 seconds. CPU system time: 0.48 seconds. Elapsed time: 15.13 seconds; current allocated memory: 518.956 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lteCellSearch.
INFO: [VLOG 209-307] Generating Verilog RTL for lteCellSearch.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 144.1 seconds. CPU system time: 3.04 seconds. Elapsed time: 153.66 seconds; current allocated memory: 520.373 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
