DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "U_0"
duLibraryName "NSK600_lib"
duName "dt_emvtest_master"
elements [
]
mwi 0
uid 470,0
)
(Instance
name "U_1"
duLibraryName "NSK600_lib"
duName "dt_emvtest_slave"
elements [
]
mwi 0
uid 508,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest"
)
(vvPair
variable "date"
value "2011-03-03"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "dt_emvtest"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "dt_emvtest"
)
(vvPair
variable "month"
value "Mrz"
)
(vvPair
variable "month_long"
value "März"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:32:57"
)
(vvPair
variable "unit"
value "dt_emvtest"
)
(vvPair
variable "user"
value "CHSTRUE"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 166,0
optionalChildren [
*1 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "0,7625,1500,8375"
)
(Line
uid 110,0
sl 0
ro 270
xt "1500,8000,2000,8000"
pts [
"1500,8000"
"2000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "-2300,7500,-1000,8500"
st "clk"
ju 2
blo "-1000,8300"
tm "WireNameMgr"
)
)
)
*2 (GlobalConnector
uid 113,0
shape (Circle
uid 114,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "5000,7000,7000,9000"
radius 1000
)
name (Text
uid 115,0
va (VaSet
font "Arial,8,1"
)
xt "5500,7500,6500,8500"
st "G"
blo "5500,8300"
)
)
*3 (Net
uid 120,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 8,0
)
declText (MLText
uid 121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5200,41000,6000"
st "clk                     : std_logic
"
)
)
*4 (PortIoIn
uid 122,0
shape (CompositeShape
uid 123,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 124,0
sl 0
ro 270
xt "0,9625,1500,10375"
)
(Line
uid 125,0
sl 0
ro 270
xt "1500,10000,2000,10000"
pts [
"1500,10000"
"2000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 126,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 127,0
va (VaSet
)
xt "-3900,9500,-1000,10500"
st "reset_n"
ju 2
blo "-1000,10300"
tm "WireNameMgr"
)
)
)
*5 (GlobalConnector
uid 128,0
shape (Circle
uid 129,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "5000,9000,7000,11000"
radius 1000
)
name (Text
uid 130,0
va (VaSet
font "Arial,8,1"
)
xt "5500,9500,6500,10500"
st "G"
blo "5500,10300"
)
)
*6 (Net
uid 135,0
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 9,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6000,41000,6800"
st "reset_n                 : std_logic
"
)
)
*7 (PortIoOut
uid 196,0
shape (CompositeShape
uid 197,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 198,0
sl 0
ro 270
xt "46500,23625,48000,24375"
)
(Line
uid 199,0
sl 0
ro 270
xt "46000,24000,46500,24000"
pts [
"46000,24000"
"46500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 200,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "49000,23500,56200,24500"
st "P1LY_RS485_EN1"
blo "49000,24300"
tm "WireNameMgr"
)
)
)
*8 (PortIoOut
uid 202,0
shape (CompositeShape
uid 203,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 204,0
sl 0
ro 270
xt "46500,22625,48000,23375"
)
(Line
uid 205,0
sl 0
ro 270
xt "46000,23000,46500,23000"
pts [
"46000,23000"
"46500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 206,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 207,0
va (VaSet
)
xt "49000,22500,56100,23500"
st "P1LY_RS485_TX1"
blo "49000,23300"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 208,0
shape (CompositeShape
uid 209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 210,0
sl 0
ro 90
xt "46500,21625,48000,22375"
)
(Line
uid 211,0
sl 0
ro 90
xt "46000,22000,46500,22000"
pts [
"46500,22000"
"46000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 212,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
)
xt "49000,21500,56200,22500"
st "P1LY_RS485_RX1"
blo "49000,22300"
tm "WireNameMgr"
)
)
)
*10 (PortIoOut
uid 214,0
shape (CompositeShape
uid 215,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 216,0
sl 0
ro 270
xt "46500,28625,48000,29375"
)
(Line
uid 217,0
sl 0
ro 270
xt "46000,29000,46500,29000"
pts [
"46000,29000"
"46500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 218,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "49000,28500,56200,29500"
st "P1LY_RS485_EN2"
blo "49000,29300"
tm "WireNameMgr"
)
)
)
*11 (PortIoOut
uid 220,0
shape (CompositeShape
uid 221,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 222,0
sl 0
ro 270
xt "46500,27625,48000,28375"
)
(Line
uid 223,0
sl 0
ro 270
xt "46000,28000,46500,28000"
pts [
"46000,28000"
"46500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 224,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 225,0
va (VaSet
)
xt "49000,27500,56100,28500"
st "P1LY_RS485_TX2"
blo "49000,28300"
tm "WireNameMgr"
)
)
)
*12 (PortIoIn
uid 226,0
shape (CompositeShape
uid 227,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 228,0
sl 0
ro 90
xt "46500,26625,48000,27375"
)
(Line
uid 229,0
sl 0
ro 90
xt "46000,27000,46500,27000"
pts [
"46500,27000"
"46000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 230,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "49000,26500,56200,27500"
st "P1LY_RS485_RX2"
blo "49000,27300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 268,0
decl (Decl
n "P1LY_RS485_RX1"
t "std_logic"
o 1
suid 10,0
)
declText (MLText
uid 269,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,41000,2800"
st "P1LY_RS485_RX1          : std_logic
"
)
)
*14 (Net
uid 270,0
decl (Decl
n "P1LY_RS485_EN2"
t "std_logic"
o 7
suid 11,0
)
declText (MLText
uid 271,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7600,41000,8400"
st "P1LY_RS485_EN2          : std_logic
"
)
)
*15 (Net
uid 272,0
decl (Decl
n "P1LY_RS485_EN1"
t "std_logic"
o 6
suid 12,0
)
declText (MLText
uid 273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6800,41000,7600"
st "P1LY_RS485_EN1          : std_logic
"
)
)
*16 (Net
uid 274,0
decl (Decl
n "P1LY_RS485_TX2"
t "std_logic"
o 9
suid 13,0
)
declText (MLText
uid 275,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,9200,41000,10000"
st "P1LY_RS485_TX2          : std_logic
"
)
)
*17 (Net
uid 276,0
decl (Decl
n "P1LY_RS485_TX1"
t "std_logic"
o 8
suid 14,0
)
declText (MLText
uid 277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8400,41000,9200"
st "P1LY_RS485_TX1          : std_logic
"
)
)
*18 (Net
uid 278,0
decl (Decl
n "P1LY_RS485_RX2"
t "std_logic"
o 2
suid 15,0
)
declText (MLText
uid 279,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2800,41000,3600"
st "P1LY_RS485_RX2          : std_logic
"
)
)
*19 (Net
uid 330,0
decl (Decl
n "cfg_Master_Slave_n"
t "std_logic"
o 11
suid 16,0
)
declText (MLText
uid 331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,3600,41000,4400"
st "cfg_Master_Slave_n      : std_logic
"
)
)
*20 (Net
uid 418,0
lang 2
decl (Decl
n "master_input"
t "std_logic"
o 13
suid 17,0
)
declText (MLText
uid 419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,11000,45000,11800"
st "SIGNAL master_input            : std_logic
"
)
)
*21 (Net
uid 428,0
lang 2
decl (Decl
n "master_output"
t "std_logic"
o 14
suid 18,0
)
declText (MLText
uid 429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,11800,45000,12600"
st "SIGNAL master_output           : std_logic
"
)
)
*22 (Net
uid 446,0
lang 1
decl (Decl
n "slave_input"
t "std_logic"
o 15
suid 19,0
)
declText (MLText
uid 447,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,12600,45000,13400"
st "SIGNAL slave_input             : std_logic
"
)
)
*23 (SaComponent
uid 470,0
optionalChildren [
*24 (CptPort
uid 454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 455,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,22625,23750,23375"
)
tg (CPTG
uid 456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 457,0
va (VaSet
)
xt "16900,22500,22000,23500"
st "master_input"
ju 2
blo "22000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "master_input"
t "std_logic"
o 2
suid 23,0
)
)
)
*25 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,21625,23750,22375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "16500,21500,22000,22500"
st "master_output"
ju 2
blo "22000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "master_output"
t "std_logic"
o 5
suid 24,0
)
)
)
*26 (CptPort
uid 462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,19625,14000,20375"
)
tg (CPTG
uid 464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 465,0
va (VaSet
)
xt "15000,19500,16300,20500"
st "clk"
blo "15000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 25,0
)
)
)
*27 (CptPort
uid 466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,20625,14000,21375"
)
tg (CPTG
uid 468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 469,0
va (VaSet
)
xt "15000,20500,17900,21500"
st "reset_n"
blo "15000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 26,0
)
)
)
*28 (CptPort
uid 860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,24625,23750,25375"
)
tg (CPTG
uid 862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 863,0
va (VaSet
)
xt "16700,24500,22000,25500"
st "debug_output"
ju 2
blo "22000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "debug_output"
t "std_logic"
o 4
suid 28,0
)
)
)
]
shape (Rectangle
uid 471,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,19000,23000,29000"
)
oxt "15000,6000,23000,15000"
ttg (MlTextGroup
uid 472,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 473,0
va (VaSet
font "Arial,8,1"
)
xt "16050,25500,21050,26500"
st "NSK600_lib"
blo "16050,26300"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 474,0
va (VaSet
font "Arial,8,1"
)
xt "16050,26500,23950,27500"
st "dt_emvtest_master"
blo "16050,27300"
tm "CptNameMgr"
)
*31 (Text
uid 475,0
va (VaSet
font "Arial,8,1"
)
xt "16050,27500,17850,28500"
st "U_0"
blo "16050,28300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 476,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 477,0
text (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "2500,19500,2500,19500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 479,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,27250,15750,28750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 508,0
optionalChildren [
*33 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,35625,23750,36375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
)
xt "17500,35500,22000,36500"
st "slave_input"
ju 2
blo "22000,36300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "slave_input"
t "std_logic"
o 4
suid 8,0
)
)
)
*34 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,32625,14000,33375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "15000,32500,16300,33500"
st "clk"
blo "15000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 9,0
)
)
)
*35 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,33625,14000,34375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "15000,33500,17900,34500"
st "reset_n"
blo "15000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 10,0
)
)
)
*36 (CptPort
uid 530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,34625,23750,35375"
)
tg (CPTG
uid 532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 533,0
va (VaSet
)
xt "17100,34500,22000,35500"
st "slave_output"
ju 2
blo "22000,35300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "slave_output"
t "std_logic"
o 5
suid 11,0
)
)
)
*37 (CptPort
uid 542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,36625,23750,37375"
)
tg (CPTG
uid 544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 545,0
va (VaSet
)
xt "15500,36500,22000,37500"
st "slave_output_enb"
ju 2
blo "22000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slave_output_enb"
t "std_logic"
o 6
suid 12,0
)
)
)
*38 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,38625,14000,39375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "15000,38500,24100,39500"
st "cfg_local_transit_n_vec"
blo "15000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "cfg_local_transit_n_vec"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 13,0
)
)
)
]
shape (Rectangle
uid 509,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,32000,23000,44000"
)
oxt "15000,6000,23000,15000"
ttg (MlTextGroup
uid 510,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 511,0
va (VaSet
font "Arial,8,1"
)
xt "16350,40500,21350,41500"
st "NSK600_lib"
blo "16350,41300"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 512,0
va (VaSet
font "Arial,8,1"
)
xt "16350,41500,23650,42500"
st "dt_emvtest_slave"
blo "16350,42300"
tm "CptNameMgr"
)
*41 (Text
uid 513,0
va (VaSet
font "Arial,8,1"
)
xt "16350,42500,18150,43500"
st "U_1"
blo "16350,43300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 514,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 515,0
text (MLText
uid 516,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,32500,3000,32500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 517,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,42250,15750,43750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*42 (Net
uid 534,0
lang 1
decl (Decl
n "slave_output"
t "std_logic"
o 16
suid 20,0
)
declText (MLText
uid 535,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,13400,45000,14200"
st "SIGNAL slave_output            : std_logic
"
)
)
*43 (Net
uid 546,0
decl (Decl
n "slave_output_enb"
t "std_logic"
o 17
suid 21,0
)
declText (MLText
uid 547,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,14200,45000,15000"
st "SIGNAL slave_output_enb        : std_logic
"
)
)
*44 (HdlText
uid 554,0
optionalChildren [
*45 (EmbeddedText
uid 564,0
commentText (CommentText
uid 565,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 566,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,42000,58000,47000"
)
oxt "0,0,18000,5000"
text (MLText
uid 567,0
va (VaSet
isHidden 1
)
xt "40200,42200,52400,46200"
st "
-- eb1 1                                        
slave_input
  <= P1LY_RS485_RX1;

P1LY_RS485_TX1 
  <= slave_output when cfg_Master_Slave_n = '0' and slave_output_enb = '1' else
     '1';

P1LY_RS485_EN1
  <= '1' when cfg_Master_Slave_n = '1' else
     '0';
----
master_input 
  <= P1LY_RS485_RX2;

P1LY_RS485_TX2 
  <= master_output when cfg_Master_Slave_n = '1' else
     '1';

P1LY_RS485_EN2
  <= '1' when cfg_Master_Slave_n = '0' and slave_output_enb = '1' else
     '0';





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 555,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "35000,19000,40000,44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 556,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 557,0
va (VaSet
font "Arial,8,1"
)
xt "37150,23000,38850,24000"
st "eb1"
blo "37150,23800"
tm "HdlTextNameMgr"
)
*47 (Text
uid 558,0
va (VaSet
font "Arial,8,1"
)
xt "37150,24000,37950,25000"
st "1"
blo "37150,24800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 559,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,42250,36750,43750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*48 (Net
uid 572,0
decl (Decl
n "cfg_local_transit_n_vec"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 22,0
)
declText (MLText
uid 573,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4400,51500,5200"
st "cfg_local_transit_n_vec : std_logic_vector(15 DOWNTO 0)
"
)
)
*49 (PortIoIn
uid 720,0
shape (CompositeShape
uid 721,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 722,0
sl 0
ro 270
xt "0,13625,1500,14375"
)
(Line
uid 723,0
sl 0
ro 270
xt "1500,14000,2000,14000"
pts [
"1500,14000"
"2000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 724,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "-8700,13500,-1000,14500"
st "cfg_Master_Slave_n"
ju 2
blo "-1000,14300"
tm "WireNameMgr"
)
)
)
*50 (PortIoOut
uid 846,0
shape (CompositeShape
uid 847,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 848,0
sl 0
ro 270
xt "47500,46625,49000,47375"
)
(Line
uid 849,0
sl 0
ro 270
xt "47000,47000,47500,47000"
pts [
"47000,47000"
"47500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 850,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 851,0
va (VaSet
)
xt "50000,46500,54700,47500"
st "rxd1_debug"
blo "50000,47300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 858,0
decl (Decl
n "rxd1_debug"
t "std_logic"
o 10
suid 24,0
)
declText (MLText
uid 859,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,9200,41000,10000"
st "rxd1_debug              : std_logic
"
)
)
*52 (PortIoIn
uid 1713,0
shape (CompositeShape
uid 1714,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1715,0
sl 0
ro 270
xt "0,38625,1500,39375"
)
(Line
uid 1716,0
sl 0
ro 270
xt "1500,39000,2000,39000"
pts [
"1500,39000"
"2000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1717,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1718,0
va (VaSet
)
xt "-10100,38500,-1000,39500"
st "cfg_local_transit_n_vec"
ju 2
blo "-1000,39300"
tm "WireNameMgr"
)
)
)
*53 (Wire
uid 116,0
shape (OrthoPolyLine
uid 117,0
va (VaSet
vasetType 3
)
xt "2000,8000,5000,8000"
pts [
"2000,8000"
"5000,8000"
]
)
start &1
end &2
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
isHidden 1
)
xt "4000,11000,5300,12000"
st "clk"
blo "4000,11800"
tm "WireNameMgr"
)
)
on &3
)
*54 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "2000,10000,5000,10000"
pts [
"2000,10000"
"5000,10000"
]
)
start &4
end &5
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "4000,15000,6900,16000"
st "reset_n"
blo "4000,15800"
tm "WireNameMgr"
)
)
on &6
)
*55 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "40000,28000,46000,28000"
pts [
"46000,28000"
"40000,28000"
]
)
start &11
end &44
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
isHidden 1
)
xt "49000,27000,56100,28000"
st "P1LY_RS485_TX2"
blo "49000,27800"
tm "WireNameMgr"
)
)
on &16
)
*56 (Wire
uid 238,0
shape (OrthoPolyLine
uid 239,0
va (VaSet
vasetType 3
)
xt "40000,22000,46000,22000"
pts [
"46000,22000"
"40000,22000"
]
)
start &9
end &44
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243,0
va (VaSet
isHidden 1
)
xt "49000,21000,56200,22000"
st "P1LY_RS485_RX1"
blo "49000,21800"
tm "WireNameMgr"
)
)
on &13
)
*57 (Wire
uid 244,0
shape (OrthoPolyLine
uid 245,0
va (VaSet
vasetType 3
)
xt "40000,23000,46000,23000"
pts [
"46000,23000"
"40000,23000"
]
)
start &8
end &44
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
isHidden 1
)
xt "49000,22000,56100,23000"
st "P1LY_RS485_TX1"
blo "49000,22800"
tm "WireNameMgr"
)
)
on &17
)
*58 (Wire
uid 250,0
shape (OrthoPolyLine
uid 251,0
va (VaSet
vasetType 3
)
xt "40000,29000,46000,29000"
pts [
"46000,29000"
"40000,29000"
]
)
start &10
end &44
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 255,0
va (VaSet
isHidden 1
)
xt "49000,28000,56200,29000"
st "P1LY_RS485_EN2"
blo "49000,28800"
tm "WireNameMgr"
)
)
on &14
)
*59 (Wire
uid 256,0
shape (OrthoPolyLine
uid 257,0
va (VaSet
vasetType 3
)
xt "40000,24000,46000,24000"
pts [
"46000,24000"
"40000,24000"
]
)
start &7
end &44
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
isHidden 1
)
xt "49000,23000,56200,24000"
st "P1LY_RS485_EN1"
blo "49000,23800"
tm "WireNameMgr"
)
)
on &15
)
*60 (Wire
uid 262,0
shape (OrthoPolyLine
uid 263,0
va (VaSet
vasetType 3
)
xt "40000,27000,46000,27000"
pts [
"46000,27000"
"40000,27000"
]
)
start &12
end &44
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 267,0
va (VaSet
isHidden 1
)
xt "50000,26000,57200,27000"
st "P1LY_RS485_RX2"
blo "50000,26800"
tm "WireNameMgr"
)
)
on &18
)
*61 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
)
xt "2000,14000,37000,19000"
pts [
"2000,14000"
"37000,14000"
"37000,19000"
]
)
start &49
end &44
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329,0
va (VaSet
isHidden 1
)
xt "4000,13000,11700,14000"
st "cfg_Master_Slave_n"
blo "4000,13800"
tm "WireNameMgr"
)
)
on &19
)
*62 (Wire
uid 410,0
shape (OrthoPolyLine
uid 411,0
va (VaSet
vasetType 3
)
xt "23750,23000,35000,23000"
pts [
"35000,23000"
"23750,23000"
]
)
start &44
end &24
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 417,0
va (VaSet
)
xt "24000,22000,29100,23000"
st "master_input"
blo "24000,22800"
tm "WireNameMgr"
)
)
on &20
)
*63 (Wire
uid 420,0
shape (OrthoPolyLine
uid 421,0
va (VaSet
vasetType 3
)
xt "23750,22000,35000,22000"
pts [
"23750,22000"
"35000,22000"
]
)
start &25
end &44
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 427,0
va (VaSet
)
xt "24000,21000,29500,22000"
st "master_output"
blo "24000,21800"
tm "WireNameMgr"
)
)
on &21
)
*64 (Wire
uid 438,0
shape (OrthoPolyLine
uid 439,0
va (VaSet
vasetType 3
)
xt "23750,36000,35000,36000"
pts [
"35000,36000"
"23750,36000"
]
)
start &44
end &33
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "24000,35000,28500,36000"
st "slave_input"
blo "24000,35800"
tm "WireNameMgr"
)
)
on &22
)
*65 (Wire
uid 480,0
shape (OrthoPolyLine
uid 481,0
va (VaSet
vasetType 3
)
xt "9875,20000,13250,20000"
pts [
"13250,20000"
"9875,20000"
]
)
start &26
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "11250,19000,12550,20000"
st "clk"
blo "11250,19800"
tm "WireNameMgr"
)
)
on &3
)
*66 (Wire
uid 486,0
shape (OrthoPolyLine
uid 487,0
va (VaSet
vasetType 3
)
xt "9875,21000,13250,21000"
pts [
"13250,21000"
"9875,21000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "9250,20000,12150,21000"
st "reset_n"
blo "9250,20800"
tm "WireNameMgr"
)
)
on &6
)
*67 (Wire
uid 518,0
shape (OrthoPolyLine
uid 519,0
va (VaSet
vasetType 3
)
xt "9875,33000,13250,33000"
pts [
"13250,33000"
"9875,33000"
]
)
start &34
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "11250,32000,12550,33000"
st "clk"
blo "11250,32800"
tm "WireNameMgr"
)
)
on &3
)
*68 (Wire
uid 524,0
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
)
xt "10000,34000,13250,34000"
pts [
"13250,34000"
"10000,34000"
]
)
start &35
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "9250,33000,12150,34000"
st "reset_n"
blo "9250,33800"
tm "WireNameMgr"
)
)
on &6
)
*69 (Wire
uid 536,0
shape (OrthoPolyLine
uid 537,0
va (VaSet
vasetType 3
)
xt "23750,35000,35000,35000"
pts [
"23750,35000"
"35000,35000"
]
)
start &36
end &44
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 541,0
va (VaSet
)
xt "24000,34000,28900,35000"
st "slave_output"
blo "24000,34800"
tm "WireNameMgr"
)
)
on &42
)
*70 (Wire
uid 548,0
shape (OrthoPolyLine
uid 549,0
va (VaSet
vasetType 3
)
xt "23750,37000,35000,37000"
pts [
"23750,37000"
"35000,37000"
]
)
start &37
end &44
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 553,0
va (VaSet
)
xt "24000,36000,30500,37000"
st "slave_output_enb"
blo "24000,36800"
tm "WireNameMgr"
)
)
on &43
)
*71 (Wire
uid 574,0
shape (OrthoPolyLine
uid 575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,39000,13250,39000"
pts [
"2000,39000"
"8000,39000"
"13250,39000"
]
)
start &52
end &38
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 579,0
va (VaSet
isHidden 1
)
xt "3000,38000,12100,39000"
st "cfg_local_transit_n_vec"
blo "3000,38800"
tm "WireNameMgr"
)
)
on &48
)
*72 (Wire
uid 852,0
shape (OrthoPolyLine
uid 853,0
va (VaSet
vasetType 3
)
xt "23750,25000,47000,47000"
pts [
"23750,25000"
"27000,25000"
"27000,47000"
"47000,47000"
]
)
start &28
end &50
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 857,0
va (VaSet
isHidden 1
)
xt "26000,24000,30700,25000"
st "rxd1_debug"
blo "26000,24800"
tm "WireNameMgr"
)
)
on &51
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *73 (PackageList
uid 155,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 156,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*75 (MLText
uid 157,0
va (VaSet
)
xt "0,1000,11500,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 158,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 159,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*77 (Text
uid 160,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*78 (MLText
uid 161,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*79 (Text
uid 162,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*80 (MLText
uid 163,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 164,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*82 (MLText
uid 165,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "8,100,1048,790"
viewArea "-8000,4600,60143,50250"
cachedDiagramExtent "-10100,0,58000,47500"
hasePageBreakOrigin 1
pageBreakOrigin "-11000,0"
lastUid 1718,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*101 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*103 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 25,0
usingSuid 1
emptyRow *104 (LEmptyRow
)
uid 168,0
optionalChildren [
*105 (RefLabelRowHdr
)
*106 (TitleRowHdr
)
*107 (FilterRowHdr
)
*108 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*109 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*110 (GroupColHdr
tm "GroupColHdrMgr"
)
*111 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*112 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*113 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*114 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*115 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*116 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*117 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 8,0
)
)
uid 143,0
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 9,0
)
)
uid 145,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_RS485_RX1"
t "std_logic"
o 1
suid 10,0
)
)
uid 280,0
)
*120 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_EN2"
t "std_logic"
o 7
suid 11,0
)
)
uid 282,0
)
*121 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_EN1"
t "std_logic"
o 6
suid 12,0
)
)
uid 284,0
)
*122 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_TX2"
t "std_logic"
o 9
suid 13,0
)
)
uid 286,0
)
*123 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_TX1"
t "std_logic"
o 8
suid 14,0
)
)
uid 288,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_RS485_RX2"
t "std_logic"
o 2
suid 15,0
)
)
uid 290,0
)
*125 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfg_Master_Slave_n"
t "std_logic"
o 11
suid 16,0
)
)
uid 317,0
)
*126 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "master_input"
t "std_logic"
o 13
suid 17,0
)
)
uid 448,0
)
*127 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "master_output"
t "std_logic"
o 14
suid 18,0
)
)
uid 450,0
)
*128 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "slave_input"
t "std_logic"
o 15
suid 19,0
)
)
uid 452,0
)
*129 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "slave_output"
t "std_logic"
o 16
suid 20,0
)
)
uid 560,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slave_output_enb"
t "std_logic"
o 17
suid 21,0
)
)
uid 562,0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfg_local_transit_n_vec"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 22,0
)
)
uid 586,0
)
*132 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd1_debug"
t "std_logic"
o 10
suid 24,0
)
)
uid 864,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 181,0
optionalChildren [
*133 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *134 (MRCItem
litem &104
pos 16
dimension 20
)
uid 183,0
optionalChildren [
*135 (MRCItem
litem &105
pos 0
dimension 20
uid 184,0
)
*136 (MRCItem
litem &106
pos 1
dimension 23
uid 185,0
)
*137 (MRCItem
litem &107
pos 2
hidden 1
dimension 20
uid 186,0
)
*138 (MRCItem
litem &117
pos 6
dimension 20
uid 144,0
)
*139 (MRCItem
litem &118
pos 7
dimension 20
uid 146,0
)
*140 (MRCItem
litem &119
pos 2
dimension 20
uid 281,0
)
*141 (MRCItem
litem &120
pos 1
dimension 20
uid 283,0
)
*142 (MRCItem
litem &121
pos 0
dimension 20
uid 285,0
)
*143 (MRCItem
litem &122
pos 5
dimension 20
uid 287,0
)
*144 (MRCItem
litem &123
pos 4
dimension 20
uid 289,0
)
*145 (MRCItem
litem &124
pos 3
dimension 20
uid 291,0
)
*146 (MRCItem
litem &125
pos 9
dimension 20
uid 316,0
)
*147 (MRCItem
litem &126
pos 10
dimension 20
uid 449,0
)
*148 (MRCItem
litem &127
pos 11
dimension 20
uid 451,0
)
*149 (MRCItem
litem &128
pos 12
dimension 20
uid 453,0
)
*150 (MRCItem
litem &129
pos 13
dimension 20
uid 561,0
)
*151 (MRCItem
litem &130
pos 14
dimension 20
uid 563,0
)
*152 (MRCItem
litem &131
pos 15
dimension 20
uid 587,0
)
*153 (MRCItem
litem &132
pos 8
dimension 20
uid 865,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 187,0
optionalChildren [
*154 (MRCItem
litem &108
pos 0
dimension 20
uid 188,0
)
*155 (MRCItem
litem &110
pos 1
dimension 50
uid 189,0
)
*156 (MRCItem
litem &111
pos 2
dimension 100
uid 190,0
)
*157 (MRCItem
litem &112
pos 3
dimension 50
uid 191,0
)
*158 (MRCItem
litem &113
pos 4
dimension 100
uid 192,0
)
*159 (MRCItem
litem &114
pos 5
dimension 100
uid 193,0
)
*160 (MRCItem
litem &115
pos 6
dimension 50
uid 194,0
)
*161 (MRCItem
litem &116
pos 7
dimension 80
uid 195,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 182,0
vaOverrides [
]
)
]
)
uid 167,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *162 (LEmptyRow
)
uid 1649,0
optionalChildren [
*163 (RefLabelRowHdr
)
*164 (TitleRowHdr
)
*165 (FilterRowHdr
)
*166 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*167 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*168 (GroupColHdr
tm "GroupColHdrMgr"
)
*169 (NameColHdr
tm "GenericNameColHdrMgr"
)
*170 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*171 (InitColHdr
tm "GenericValueColHdrMgr"
)
*172 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*173 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1661,0
optionalChildren [
*174 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *175 (MRCItem
litem &162
pos 0
dimension 20
)
uid 1663,0
optionalChildren [
*176 (MRCItem
litem &163
pos 0
dimension 20
uid 1664,0
)
*177 (MRCItem
litem &164
pos 1
dimension 23
uid 1665,0
)
*178 (MRCItem
litem &165
pos 2
hidden 1
dimension 20
uid 1666,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1667,0
optionalChildren [
*179 (MRCItem
litem &166
pos 0
dimension 20
uid 1668,0
)
*180 (MRCItem
litem &168
pos 1
dimension 50
uid 1669,0
)
*181 (MRCItem
litem &169
pos 2
dimension 100
uid 1670,0
)
*182 (MRCItem
litem &170
pos 3
dimension 100
uid 1671,0
)
*183 (MRCItem
litem &171
pos 4
dimension 50
uid 1672,0
)
*184 (MRCItem
litem &172
pos 5
dimension 50
uid 1673,0
)
*185 (MRCItem
litem &173
pos 6
dimension 80
uid 1674,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1662,0
vaOverrides [
]
)
]
)
uid 1648,0
type 1
)
activeModelName "BlockDiag"
)
