
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1098.215 ; gain = 156.918 ; free physical = 8838 ; free virtual = 26249
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_legacy' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:333' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_8_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:524]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:528]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:532]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:535]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:538]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:541]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:544]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:548]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:551]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:554]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:557]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:560]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:563]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:566]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:569]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:572]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:575]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:578]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:591]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:596]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:601]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:605]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:610]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:615]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:632]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:638]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:658]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:663]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:668]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:674]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:677]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:686]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:696]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:701]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:707]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:710]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:713]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:718]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1850]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1856]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1859]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1865]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1868]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1871]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1877]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1880]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1883]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1886]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1895]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1898]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1904]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1907]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1919]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1928]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1931]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1939]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1944]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1947]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1952]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1961]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1965]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2008]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2386]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2390]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:377]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:378]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:381]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:383]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (1#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (2#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (3#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (4#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_legacy' (5#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv' (6#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8' (7#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (8#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'design_1_c_counter_binary_0_0' requires 3 connections, but only 2 given [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1.v:25]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_1_0' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_1_0/synth/design_1_c_counter_binary_1_0.vhd:66]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_1_0/synth/design_1_c_counter_binary_1_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8__parameterized1' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv__parameterized1' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'xbip_counter_v3_0_1_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1862' bound to instance 'i_xbip_counter' of component 'xbip_counter_v3_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2103]
INFO: [Synth 8-638] synthesizing module 'xbip_counter_v3_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1897]
INFO: [Synth 8-3491] module 'fabric_counter' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1483' bound to instance 'i_fab' of component 'fabric_counter' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:2015]
INFO: [Synth 8-638] synthesizing module 'fabric_counter' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1507]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_sum_reg' of component 'xbip_pipe_v3_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1730]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (9#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_sum_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1750]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (9#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'fabric_counter' (10#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1507]
INFO: [Synth 8-256] done synthesizing module 'xbip_counter_v3_0_1_viv' (11#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd:1897]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv__parameterized1' (11#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8__parameterized1' (11#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_1_0' (12#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_1_0/synth/design_1_c_counter_binary_1_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'design_1' (13#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (14#1) [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.590 ; gain = 203.293 ; free physical = 8791 ; free virtual = 26202
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.590 ; gain = 203.293 ; free physical = 8792 ; free virtual = 26203
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/constrs_1/imports/xilinx/Basys3_Master.xdc]
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/constrs_1/imports/xilinx/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/constrs_1/imports/xilinx/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/constrs_1/imports/xilinx/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.133 ; gain = 0.000 ; free physical = 8625 ; free virtual = 26036
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6797 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8622 ; free virtual = 26033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8622 ; free virtual = 26033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8622 ; free virtual = 26033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8618 ; free virtual = 26029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8618 ; free virtual = 26029
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8613 ; free virtual = 26024
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8613 ; free virtual = 26024

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8600 ; free virtual = 26011
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8600 ; free virtual = 26011

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8568 ; free virtual = 25979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8568 ; free virtual = 25979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     1|
|4     |LUT5  |     1|
|5     |LUT6  |     6|
|6     |MUXCY |    24|
|7     |XORCY |    25|
|8     |FDRE  |    28|
|9     |IBUF  |     1|
|10    |OBUF  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.133 ; gain = 111.375 ; free physical = 8548 ; free virtual = 25959
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.133 ; gain = 543.836 ; free physical = 8548 ; free virtual = 25959
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1485.133 ; gain = 471.504 ; free physical = 8547 ; free virtual = 25958
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1485.133 ; gain = 0.000 ; free physical = 8546 ; free virtual = 25957
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 10:21:19 2017...
