
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036956                       # Number of seconds simulated
sim_ticks                                 36956400654                       # Number of ticks simulated
final_tick                               566520780591                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115463                       # Simulator instruction rate (inst/s)
host_op_rate                                   148626                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 985185                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932280                       # Number of bytes of host memory used
host_seconds                                 37512.15                       # Real time elapsed on the host
sim_insts                                  4331254154                       # Number of instructions simulated
sim_ops                                    5575275011                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2352768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2031744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2497664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       685440                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7574400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1769984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1769984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18381                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15873                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19513                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5355                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59175                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13828                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13828                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63663343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54976782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     67584071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18547261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               204955024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48490                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47893842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47893842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47893842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63663343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54976782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     67584071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18547261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              252848866                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88624463                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993285                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25419087                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017662                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13131881                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090145                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158460                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87177                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32046170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170351945                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248605                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36601174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10816013                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8119804                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670926                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85532639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.447520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48931465     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3652661      4.27%     61.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199376      3.74%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439487      4.02%     69.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001163      3.51%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576317      1.84%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028112      1.20%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714401      3.17%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17989657     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85532639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349715                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922177                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702827                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7703885                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822592                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544303                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759023                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079718                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6620                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202036709                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51185                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759023                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35374296                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3864078                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1140606                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661906                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2732722                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195188473                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12040                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1705490                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271130793                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910170634                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910170634                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102871529                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34422                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18378                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7259585                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10033305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242611                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3268881                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183976560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147805112                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286217                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61059535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186636689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85532639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31282728     36.57%     36.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17849938     20.87%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12019853     14.05%     71.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7647942      8.94%     80.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7517529      8.79%     89.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433963      5.18%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385677      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742423      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652586      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85532639                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082910     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205197     13.26%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259275     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121595169     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017721      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15745098     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8431102      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147805112                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.667769                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547421                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382976497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245071517                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143659464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149352533                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262661                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7020525                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          471                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291632                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759023                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3091936                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162054                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184010942                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232654                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10033305                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18360                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362531                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145217968                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790143                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587140                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22981860                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587329                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191717                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638577                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143804983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143659464                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93716767                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261778849                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.620991                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61592805                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043320                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76773616                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161671                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31451508     40.97%     40.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455157     26.64%     67.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8387615     10.93%     78.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293216      5.59%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684027      4.80%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806894      2.35%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2005798      2.61%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008689      1.31%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3680712      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76773616                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3680712                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257107629                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376796796                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3091824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886245                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886245                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128357                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128357                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655684718                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197074569                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189473722                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88624463                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31037646                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27139894                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962694                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15557880                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14927455                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62075                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36601093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172710474                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31037646                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17160914                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35558160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9640270                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4565645                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18045543                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       781195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84391324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.168230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48833164     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763579      2.09%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3223476      3.82%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025435      3.59%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4979454      5.90%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5183498      6.14%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226380      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924213      1.10%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15232125     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84391324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350215                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948790                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37757876                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4423179                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34412094                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137420                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7660754                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3371094                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5655                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193233311                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7660754                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39340216                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1756864                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       479570                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32953408                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2200511                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188157907                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750978                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       892048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249774606                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856437822                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856437822                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162691808                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87082768                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22158                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10839                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5876510                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28989689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6291333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103952                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1978986                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178109648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150378432                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199831                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53312307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146478203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84391324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840731                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29387235     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15737580     18.65%     53.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13629726     16.15%     69.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8376829      9.93%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8790244     10.42%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5168044      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2279556      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604499      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417611      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84391324                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590200     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189852     21.32%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110468     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117917457     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1183630      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10822      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25915122     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5351401      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150378432                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696805                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890520                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386238534                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231444075                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145494990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151268952                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366219                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8263106                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          987                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7660754                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1105868                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64719                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178131311                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28989689                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6291333                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10839                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          233                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200590                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147583715                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24912959                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2794712                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30132860                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22308962                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5219901                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665271                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145657058                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145494990                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89377087                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218028895                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409932                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109325825                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124171968                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53960051                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967898                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76730570                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35432192     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16209086     21.12%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9075620     11.83%     79.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3070196      4.00%     83.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2940693      3.83%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1220630      1.59%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3284526      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953040      1.24%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4544587      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76730570                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109325825                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124171968                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25478999                       # Number of memory references committed
system.switch_cpus1.commit.loads             20726580                       # Number of loads committed
system.switch_cpus1.commit.membars              10820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19446731                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108389563                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1676885                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4544587                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250318002                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363931226                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4233139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109325825                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124171968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109325825                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810645                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810645                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233585                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233585                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682785637                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190658588                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199231486                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21640                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88624463                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30606399                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24874501                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2088818                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12872519                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11942047                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3229353                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88388                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30725976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169786258                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30606399                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15171400                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37336963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11224228                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7559548                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15046387                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       896400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84711019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47374056     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3284816      3.88%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2644509      3.12%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6447753      7.61%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1739376      2.05%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2245266      2.65%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1627692      1.92%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912273      1.08%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18435278     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84711019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.345349                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.915794                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32142951                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7371996                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35904696                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244251                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9047116                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5228060                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41721                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202974983                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80916                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9047116                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34495162                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1516422                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2376475                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33740501                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3535335                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195829029                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        32827                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1468921                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1095338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1951                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274198939                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    914238041                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    914238041                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168027251                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106171651                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40460                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22944                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9686072                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18252150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9303522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147274                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2757885                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185185530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39043                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147117834                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292581                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63990274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195380861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84711019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.736702                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30192660     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18065000     21.33%     56.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11650802     13.75%     70.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8723775     10.30%     81.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7532496      8.89%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3875151      4.57%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3335850      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       623214      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712071      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84711019                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         860776     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174109     14.39%     85.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175343     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122565792     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2093939      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16276      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14603747      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7838080      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147117834                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.660014                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1210232                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380449494                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249215491                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143365275                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148328066                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553691                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7193737                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2884                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2387542                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9047116                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         652236                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81476                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185224575                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18252150                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9303522                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22767                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1250743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1173488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2424231                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144772869                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13701500                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2344959                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21327633                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20420765                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7626133                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.633554                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143460262                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143365275                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93423722                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        263767754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.617672                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354189                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98436524                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120889613                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64335847                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093921                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75663903                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.597718                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.132918                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30155480     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20636934     27.27%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8403631     11.11%     78.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4720953      6.24%     84.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3848392      5.09%     89.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1556599      2.06%     91.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1848225      2.44%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       932867      1.23%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3560822      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75663903                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98436524                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120889613                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17974393                       # Number of memory references committed
system.switch_cpus2.commit.loads             11058413                       # Number of loads committed
system.switch_cpus2.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17369562                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108925898                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2461121                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3560822                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257328541                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379503821                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3913444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98436524                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120889613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98436524                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.900321                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.900321                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.110715                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.110715                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651299616                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198145441                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187315726                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88624463                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32379284                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26399170                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2163669                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13693103                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12660879                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3492540                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95753                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32388499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             177788909                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32379284                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16153419                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39509808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11496246                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5452821                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15993225                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1053390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86657085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.543364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47147277     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2610264      3.01%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4891567      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4868800      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3018418      3.48%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2404929      2.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1507963      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1408289      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18799578     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86657085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365354                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.006093                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33778181                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5390741                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37948636                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       233822                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9305698                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5474526                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     213354992                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9305698                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36234127                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1034681                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       996589                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35679532                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3406452                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     205702694                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1417132                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1043474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    288822467                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    959625984                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    959625984                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178628245                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       110194222                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36610                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17589                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9483553                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19062847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9705250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       121678                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3572014                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         193959786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154452022                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       298956                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     65618871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    200828554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86657085                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895744                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29614067     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18792702     21.69%     55.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12586684     14.52%     70.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8156450      9.41%     79.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8570244      9.89%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4155821      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3272640      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       747135      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       761342      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86657085                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         963248     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        186012     13.99%     86.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       180490     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    129212482     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2074937      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17588      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14935461      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8211554      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154452022                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742770                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1329750                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    397189835                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    259614171                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150934821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     155781772                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       482541                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7418129                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2074                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2328464                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9305698                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         530226                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        92618                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    193994966                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       386804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19062847                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9705250                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17589                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         72517                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1352028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1204572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2556600                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152418493                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14253980                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2033529                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22275549                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21613349                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8021569                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719824                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150982108                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150934821                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96226703                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        276165639                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703083                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348438                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104032562                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128094345                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65901115                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2189815                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77351387                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.656006                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149083                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29274996     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21704275     28.06%     65.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9013944     11.65%     77.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4488233      5.80%     83.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4492735      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1816477      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1832619      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       976420      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3751688      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77351387                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104032562                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128094345                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19021504                       # Number of memory references committed
system.switch_cpus3.commit.loads             11644718                       # Number of loads committed
system.switch_cpus3.commit.membars              17588                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18489099                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115403065                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2641902                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3751688                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           267595159                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          397302705                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1967378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104032562                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128094345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104032562                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851892                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851892                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173858                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173858                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       684671796                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      209684372                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      195941552                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35176                       # number of misc regfile writes
system.l20.replacements                         18392                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684118                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26584                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.734201                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.337129                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.165920                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5429.380909                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2750.116042                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001018                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.662766                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335708                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77443                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77443                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17871                       # number of Writeback hits
system.l20.Writeback_hits::total                17871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77443                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77443                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77443                       # number of overall hits
system.l20.overall_hits::total                  77443                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18381                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18392                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18381                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18392                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18381                       # number of overall misses
system.l20.overall_misses::total                18392                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3106239706                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3107316591                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3106239706                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3107316591                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3106239706                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3107316591                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95824                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95835                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95824                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95835                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95824                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95835                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191820                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191820                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191820                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168991.877809                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168949.357927                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168991.877809                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168949.357927                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168991.877809                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168949.357927                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4266                       # number of writebacks
system.l20.writebacks::total                     4266                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18381                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18392                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18381                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18392                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18381                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18392                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2896836852                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2897789107                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2896836852                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2897789107                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2896836852                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2897789107                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191820                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191820                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191820                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157599.524074                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157557.041485                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157599.524074                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157557.041485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157599.524074                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157557.041485                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15888                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191089                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24080                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.935590                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.779440                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.780078                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5375.747892                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2610.692590                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024387                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656219                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318688                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38124                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38124                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10409                       # number of Writeback hits
system.l21.Writeback_hits::total                10409                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38124                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38124                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38124                       # number of overall hits
system.l21.overall_hits::total                  38124                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15873                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15888                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15873                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15888                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15873                       # number of overall misses
system.l21.overall_misses::total                15888                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2419739645                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2421849900                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2419739645                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2421849900                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2419739645                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2421849900                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53997                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54012                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10409                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10409                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53997                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54012                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53997                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54012                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293961                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294157                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293961                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294157                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293961                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294157                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152443.750079                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152432.647281                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152443.750079                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152432.647281                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152443.750079                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152432.647281                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2468                       # number of writebacks
system.l21.writebacks::total                     2468                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15873                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15888                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15873                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15888                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15873                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15888                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2234528480                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2236461285                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2234528480                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2236461285                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2234528480                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2236461285                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293961                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294157                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293961                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294157                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293961                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294157                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140775.435015                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140764.179569                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140775.435015                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140764.179569                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140775.435015                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140764.179569                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19527                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          738508                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27719                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.642664                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.507558                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.371782                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3470.446175                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4509.674485                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000900                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.423638                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550497                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52107                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52107                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19458                       # number of Writeback hits
system.l22.Writeback_hits::total                19458                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52107                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52107                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52107                       # number of overall hits
system.l22.overall_hits::total                  52107                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19513                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19526                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19513                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19526                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19513                       # number of overall misses
system.l22.overall_misses::total                19526                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1738194                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3226378604                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3228116798                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1738194                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3226378604                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3228116798                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1738194                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3226378604                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3228116798                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71620                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71633                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19458                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19458                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71620                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71633                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71620                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71633                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.272452                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.272584                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.272452                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.272584                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.272452                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.272584                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165345.082970                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165324.019154                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165345.082970                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165324.019154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165345.082970                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165324.019154                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3525                       # number of writebacks
system.l22.writebacks::total                     3525                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19513                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19526                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19513                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19526                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19513                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19526                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3003892701                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3005482572                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3003892701                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3005482572                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3003892701                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3005482572                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.272452                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.272584                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.272452                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.272584                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.272452                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.272584                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153943.150771                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153922.081942                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153943.150771                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153922.081942                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153943.150771                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153922.081942                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5370                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          361549                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13562                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.658974                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          267.782714                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.841618                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2569.869438                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5342.506230                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001446                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.313705                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.652161                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35167                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35167                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10688                       # number of Writeback hits
system.l23.Writeback_hits::total                10688                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35167                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35167                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35167                       # number of overall hits
system.l23.overall_hits::total                  35167                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5355                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5369                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5355                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5369                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5355                       # number of overall misses
system.l23.overall_misses::total                 5369                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1958162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    859367142                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      861325304                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1958162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    859367142                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       861325304                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1958162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    859367142                       # number of overall miss cycles
system.l23.overall_miss_latency::total      861325304                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40522                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40536                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10688                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10688                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40522                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40536                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40522                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40536                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.132150                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.132450                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.132150                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.132450                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.132150                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.132450                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160479.391597                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160425.647979                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160479.391597                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160425.647979                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 139868.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160479.391597                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160425.647979                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3569                       # number of writebacks
system.l23.writebacks::total                     3569                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5355                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5369                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5355                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5369                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5355                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5369                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    798259606                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    800057894                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    798259606                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    800057894                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1798288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    798259606                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    800057894                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.132150                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.132450                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.132150                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.132450                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.132150                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.132450                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149068.087021                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149014.321848                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 149068.087021                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149014.321848                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 128449.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 149068.087021                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149014.321848                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678576                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843336.798548                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670915                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670915                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670915                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670915                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670915                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670915                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670926                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670926                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670926                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670926                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670926                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670926                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95824                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191888614                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96080                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1997.175416                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482765                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517235                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11623924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11623924                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17431                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19333339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19333339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19333339                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19333339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358864                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358974                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17876113286                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17876113286                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10859017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10859017                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17886972303                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17886972303                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17886972303                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17886972303                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692313                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029948                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49813.058111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49813.058111                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98718.336364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98718.336364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49828.044101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49828.044101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49828.044101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49828.044101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17871                       # number of writebacks
system.cpu0.dcache.writebacks::total            17871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263040                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263040                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263150                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263150                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263150                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263150                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95824                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95824                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95824                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95824                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3756485147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3756485147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3756485147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3756485147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3756485147                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3756485147                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39201.923808                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39201.923808                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39201.923808                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39201.923808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39201.923808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39201.923808                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993816                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929511517                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714965.898524                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993816                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18045527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18045527                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18045527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18045527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18045527                       # number of overall hits
system.cpu1.icache.overall_hits::total       18045527                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18045543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18045543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18045543                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18045543                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18045543                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18045543                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53997                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232344023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54253                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4282.602308                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.140677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.859323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22622402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22622402                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4730759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4730759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10838                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10838                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27353161                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27353161                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27353161                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27353161                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174243                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174243                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174243                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16183436816                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16183436816                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16183436816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16183436816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16183436816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16183436816                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22796645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22796645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4730759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4730759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27527404                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27527404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27527404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27527404                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007643                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006330                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006330                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006330                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006330                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 92878.547867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92878.547867                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92878.547867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92878.547867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92878.547867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92878.547867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10409                       # number of writebacks
system.cpu1.dcache.writebacks::total            10409                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120246                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120246                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120246                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53997                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53997                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53997                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2699206911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2699206911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2699206911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2699206911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2699206911                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2699206911                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49988.090283                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49988.090283                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 49988.090283                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49988.090283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 49988.090283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49988.090283                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996963                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020127126                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056707.915323                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996963                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15046371                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15046371                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15046371                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15046371                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15046371                       # number of overall hits
system.cpu2.icache.overall_hits::total       15046371                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2046906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2046906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15046387                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15046387                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15046387                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15046387                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15046387                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15046387                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71620                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181058387                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71876                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2519.038163                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.707994                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.292006                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901203                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098797                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10402711                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10402711                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6883428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6883428                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22412                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22412                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17286139                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17286139                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17286139                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17286139                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156245                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156245                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156245                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156245                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156245                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156245                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10544058400                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10544058400                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10544058400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10544058400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10544058400                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10544058400                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10558956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10558956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6883428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6883428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17442384                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17442384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17442384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17442384                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014797                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014797                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008958                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008958                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008958                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008958                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67484.133252                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67484.133252                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67484.133252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67484.133252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67484.133252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67484.133252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19458                       # number of writebacks
system.cpu2.dcache.writebacks::total            19458                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84625                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84625                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84625                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84625                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71620                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71620                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71620                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71620                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71620                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71620                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3640091550                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3640091550                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3640091550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3640091550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3640091550                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3640091550                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50825.070511                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50825.070511                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50825.070511                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50825.070511                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50825.070511                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50825.070511                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997768                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018953082                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2200762.596112                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997768                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15993208                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15993208                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15993208                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15993208                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15993208                       # number of overall hits
system.cpu3.icache.overall_hits::total       15993208                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2489513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2489513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2489513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2489513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2489513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2489513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15993225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15993225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15993225                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15993225                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15993225                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15993225                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 146441.941176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 146441.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 146441.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 146441.941176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1989832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1989832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1989832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1989832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142130.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142130.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40522                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170352380                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40778                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4177.556035                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.895151                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.104849                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905840                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094160                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10875250                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10875250                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7342189                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7342189                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17589                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17589                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17588                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17588                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18217439                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18217439                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18217439                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18217439                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       104706                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104706                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       104706                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        104706                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       104706                       # number of overall misses
system.cpu3.dcache.overall_misses::total       104706                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5671411919                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5671411919                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5671411919                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5671411919                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5671411919                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5671411919                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10979956                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10979956                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7342189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7342189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18322145                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18322145                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18322145                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18322145                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009536                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009536                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005715                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005715                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54165.109153                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54165.109153                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54165.109153                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54165.109153                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54165.109153                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54165.109153                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10688                       # number of writebacks
system.cpu3.dcache.writebacks::total            10688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        64184                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64184                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        64184                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        64184                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        64184                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        64184                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40522                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40522                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40522                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40522                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1091129976                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1091129976                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1091129976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1091129976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1091129976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1091129976                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002212                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002212                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26926.853956                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26926.853956                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26926.853956                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26926.853956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26926.853956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26926.853956                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
