Analysis & Synthesis report for stat_prj
Tue Nov 11 22:09:15 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0|altsyncram_28i1:auto_generated
 15. Source assignments for fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1|altsyncram_28i1:auto_generated
 16. Source assignments for fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2|altsyncram_o7i1:auto_generated
 17. Source assignments for fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3|altsyncram_o7i1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |stat_prj
 19. Parameter Settings for User Entity Instance: fifo:fifo_buf_data
 20. Parameter Settings for User Entity Instance: fifo:fifo_buf_ptr
 21. Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0
 22. Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1
 23. Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2
 24. Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "fifo:fifo_buf_ptr"
 27. Port Connectivity Checks: "fifo:fifo_buf_data"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------------+------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue Nov 11 22:09:15 2014    ;
; Quartus II Version                ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                     ; stat_prj                                 ;
; Top-level Entity Name             ; stat_prj                                 ;
; Family                            ; Arria II GX                              ;
; Logic utilization                 ; N/A                                      ;
;     Combinational ALUTs           ; 254                                      ;
;     Memory ALUTs                  ; 0                                        ;
;     Dedicated logic registers     ; 122                                      ;
; Total registers                   ; 122                                      ;
; Total pins                        ; 73                                       ;
; Total virtual pins                ; 0                                        ;
; Total block memory bits           ; 1,050                                    ;
; DSP block 18-bit elements         ; 0                                        ;
; Total GXB Receiver Channel PCS    ; 0                                        ;
; Total GXB Receiver Channel PMA    ; 0                                        ;
; Total GXB Transmitter Channel PCS ; 0                                        ;
; Total GXB Transmitter Channel PMA ; 0                                        ;
; Total PLLs                        ; 0                                        ;
; Total DLLs                        ; 0                                        ;
+-----------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2AGX260FF35C6    ;                    ;
; Top-level entity name                                                      ; stat_prj           ; stat_prj           ;
; Family name                                                                ; Arria II GX        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+
; fifo.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/altera/stat/fifo.sv                                      ;
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/altera/stat/main.sv                                      ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_28i1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/stat/db/altsyncram_28i1.tdf                       ;
; db/altsyncram_o7i1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/stat/db/altsyncram_o7i1.tdf                       ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+-----------------------------------------------+-------------+
; Resource                                      ; Usage       ;
+-----------------------------------------------+-------------+
; Estimated ALUTs Used                          ; 254         ;
;     -- Combinational ALUTs                    ; 254         ;
;     -- Memory ALUTs                           ; 0           ;
;     -- LUT_REGs                               ; 0           ;
; Dedicated logic registers                     ; 122         ;
;                                               ;             ;
; Estimated ALUTs Unavailable                   ; 10          ;
;     -- Due to unpartnered combinational logic ; 10          ;
;     -- Due to Memory ALUTs                    ; 0           ;
;                                               ;             ;
; Total combinational functions                 ; 254         ;
; Combinational ALUT usage by number of inputs  ;             ;
;     -- 7 input functions                      ; 0           ;
;     -- 6 input functions                      ; 16          ;
;     -- 5 input functions                      ; 35          ;
;     -- 4 input functions                      ; 7           ;
;     -- <=3 input functions                    ; 196         ;
;                                               ;             ;
; Combinational ALUTs by mode                   ;             ;
;     -- normal mode                            ; 166         ;
;     -- extended LUT mode                      ; 0           ;
;     -- arithmetic mode                        ; 88          ;
;     -- shared arithmetic mode                 ; 0           ;
;                                               ;             ;
; Estimated ALUT/register pairs used            ; 297         ;
;                                               ;             ;
; Total registers                               ; 122         ;
;     -- Dedicated logic registers              ; 122         ;
;     -- I/O registers                          ; 0           ;
;     -- LUT_REGs                               ; 0           ;
;                                               ;             ;
; Estimated ALMs:  partially or completely used ; 149         ;
;                                               ;             ;
; I/O pins                                      ; 73          ;
; Total MLAB memory bits                        ; 0           ;
; Total block memory bits                       ; 1050        ;
; Maximum fan-out node                          ; clk_i~input ;
; Maximum fan-out                               ; 172         ;
; Total fan-out                                 ; 2026        ;
; Average fan-out                               ; 3.54        ;
+-----------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |stat_prj                                 ; 254 (136)         ; 122 (2)      ; 1050              ; 0            ; 0       ; 0         ; 0         ; 0         ; 73   ; 0            ; |stat_prj                                                                            ; work         ;
;    |fifo:fifo_buf_data|                   ; 61 (61)           ; 65 (65)      ; 630               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_data                                                         ;              ;
;       |altsyncram:buf_mem_rtl_0|          ; 0 (0)             ; 0 (0)        ; 315               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0                                ;              ;
;          |altsyncram_28i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 315               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0|altsyncram_28i1:auto_generated ;              ;
;       |altsyncram:buf_mem_rtl_1|          ; 0 (0)             ; 0 (0)        ; 315               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1                                ;              ;
;          |altsyncram_28i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 315               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1|altsyncram_28i1:auto_generated ;              ;
;    |fifo:fifo_buf_ptr|                    ; 57 (57)           ; 55 (55)      ; 420               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_ptr                                                          ;              ;
;       |altsyncram:buf_mem_rtl_2|          ; 0 (0)             ; 0 (0)        ; 210               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2                                 ;              ;
;          |altsyncram_o7i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 210               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2|altsyncram_o7i1:auto_generated  ;              ;
;       |altsyncram:buf_mem_rtl_3|          ; 0 (0)             ; 0 (0)        ; 210               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3                                 ;              ;
;          |altsyncram_o7i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 210               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |stat_prj|fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3|altsyncram_o7i1:auto_generated  ;              ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0|altsyncram_28i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 21           ; 15           ; 21           ; 15           ; 315  ; None ;
; fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1|altsyncram_28i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 21           ; 15           ; 21           ; 15           ; 315  ; None ;
; fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2|altsyncram_o7i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 21           ; 10           ; 21           ; 10           ; 210  ; None ;
; fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3|altsyncram_o7i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 21           ; 10           ; 21           ; 10           ; 210  ; None ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; mem~0                                               ; rtl~0               ; yes                    ;
; mem~32                                              ; rtl~1               ; yes                    ;
; mem~1                                               ; rtl~0               ; yes                    ;
; mem~33                                              ; rtl~1               ; yes                    ;
; mem~2                                               ; rtl~0               ; yes                    ;
; mem~34                                              ; rtl~1               ; yes                    ;
; mem~3                                               ; rtl~0               ; yes                    ;
; mem~35                                              ; rtl~1               ; yes                    ;
; mem~4                                               ; rtl~0               ; yes                    ;
; mem~36                                              ; rtl~1               ; yes                    ;
; mem~5                                               ; rtl~0               ; yes                    ;
; mem~37                                              ; rtl~1               ; yes                    ;
; mem~6                                               ; rtl~0               ; yes                    ;
; mem~38                                              ; rtl~1               ; yes                    ;
; mem~7                                               ; rtl~0               ; yes                    ;
; mem~39                                              ; rtl~1               ; yes                    ;
; mem~8                                               ; rtl~0               ; yes                    ;
; mem~40                                              ; rtl~1               ; yes                    ;
; mem~9                                               ; rtl~0               ; yes                    ;
; mem~41                                              ; rtl~1               ; yes                    ;
; mem~10                                              ; rtl~0               ; yes                    ;
; mem~42                                              ; rtl~1               ; yes                    ;
; mem~11                                              ; rtl~0               ; yes                    ;
; mem~43                                              ; rtl~1               ; yes                    ;
; mem~12                                              ; rtl~0               ; yes                    ;
; mem~44                                              ; rtl~1               ; yes                    ;
; mem~13                                              ; rtl~0               ; yes                    ;
; mem~45                                              ; rtl~1               ; yes                    ;
; mem~14                                              ; rtl~0               ; yes                    ;
; mem~46                                              ; rtl~1               ; yes                    ;
; mem~15                                              ; rtl~0               ; yes                    ;
; mem~47                                              ; rtl~1               ; yes                    ;
; mem~16                                              ; rtl~0               ; yes                    ;
; mem~48                                              ; rtl~1               ; yes                    ;
; mem~17                                              ; rtl~0               ; yes                    ;
; mem~49                                              ; rtl~1               ; yes                    ;
; mem~18                                              ; rtl~0               ; yes                    ;
; mem~50                                              ; rtl~1               ; yes                    ;
; mem~19                                              ; rtl~0               ; yes                    ;
; mem~51                                              ; rtl~1               ; yes                    ;
; mem~20                                              ; rtl~0               ; yes                    ;
; mem~52                                              ; rtl~1               ; yes                    ;
; mem~21                                              ; rtl~0               ; yes                    ;
; mem~53                                              ; rtl~1               ; yes                    ;
; mem~22                                              ; rtl~0               ; yes                    ;
; mem~54                                              ; rtl~1               ; yes                    ;
; mem~23                                              ; rtl~0               ; yes                    ;
; mem~55                                              ; rtl~1               ; yes                    ;
; mem~24                                              ; rtl~0               ; yes                    ;
; mem~56                                              ; rtl~1               ; yes                    ;
; mem~25                                              ; rtl~0               ; yes                    ;
; mem~57                                              ; rtl~1               ; yes                    ;
; mem~26                                              ; rtl~0               ; yes                    ;
; mem~58                                              ; rtl~1               ; yes                    ;
; mem~27                                              ; rtl~0               ; yes                    ;
; mem~59                                              ; rtl~1               ; yes                    ;
; mem~28                                              ; rtl~0               ; yes                    ;
; mem~60                                              ; rtl~1               ; yes                    ;
; mem~29                                              ; rtl~0               ; yes                    ;
; mem~61                                              ; rtl~1               ; yes                    ;
; mem~30                                              ; rtl~0               ; yes                    ;
; mem~62                                              ; rtl~1               ; yes                    ;
; mem~31                                              ; rtl~0               ; yes                    ;
; mem~63                                              ; rtl~1               ; yes                    ;
; rx_flow_num_i_tmp[0]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; wr_en_ptr                                           ; rst_i               ; yes                    ;
; wr_en_data                                          ; rst_i               ; yes                    ;
; pkt_size_i_tmp[0]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[1]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[2]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[3]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[4]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[5]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[6]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[7]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[8]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; rx_flow_num_i_tmp[9]                                ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[1]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[2]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[3]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[4]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[5]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[6]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[7]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[8]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[9]                                   ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[10]                                  ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[11]                                  ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[12]                                  ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[13]                                  ; pkt_size_i_tmp[1]   ; yes                    ;
; pkt_size_i_tmp[14]                                  ; pkt_size_i_tmp[1]   ; yes                    ;
; Number of user-specified and inferred latches = 91  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-----------------------------------------+-----------------------------------------------------+
; Register name                           ; Reason for Removal                                  ;
+-----------------------------------------+-----------------------------------------------------+
; state_r_t[1..31]                        ; Stuck at GND due to stuck port data_in              ;
; state_wr_t[1..30]                       ; Merged with state_wr_t[31]                          ;
; state_wr_t[31]                          ; Stuck at GND due to stuck port data_in              ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[0]   ; Merged with fifo:fifo_buf_data|buf_mem_0_bypass[0]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[0]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[0]   ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[0]   ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[0]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[1]  ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[1]  ;
; fifo:fifo_buf_data|wr_ptr[0]            ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[2]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[3]  ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[3]  ;
; fifo:fifo_buf_data|wr_ptr[1]            ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[4]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[5]  ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[5]  ;
; fifo:fifo_buf_data|wr_ptr[2]            ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[6]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[7]  ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[7]  ;
; fifo:fifo_buf_data|wr_ptr[3]            ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[8]  ;
; fifo:fifo_buf_data|buf_mem_0_bypass[9]  ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[9]  ;
; fifo:fifo_buf_data|wr_ptr[4]            ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[10] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[11] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[11] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[12] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[12] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[13] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[13] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[14] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[14] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[15] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[15] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[16] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[16] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[17] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[17] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[18] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[18] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[19] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[19] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[20] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[20] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[21] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[21] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[22] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[22] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[23] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[23] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[24] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[24] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[25] ; Merged with fifo:fifo_buf_data|buf_mem_1_bypass[25] ;
; fifo:fifo_buf_data|buf_mem_0_bypass[2]  ; Merged with fifo:fifo_buf_data|rd_ptr[0]            ;
; fifo:fifo_buf_data|buf_mem_0_bypass[4]  ; Merged with fifo:fifo_buf_data|rd_ptr[1]            ;
; fifo:fifo_buf_data|buf_mem_0_bypass[6]  ; Merged with fifo:fifo_buf_data|rd_ptr[2]            ;
; fifo:fifo_buf_data|buf_mem_0_bypass[8]  ; Merged with fifo:fifo_buf_data|rd_ptr[3]            ;
; fifo:fifo_buf_data|buf_mem_0_bypass[10] ; Merged with fifo:fifo_buf_data|rd_ptr[4]            ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[1]   ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[1]   ;
; fifo:fifo_buf_ptr|wr_ptr[0]             ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[2]   ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[3]   ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[3]   ;
; fifo:fifo_buf_ptr|wr_ptr[1]             ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[4]   ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[5]   ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[5]   ;
; fifo:fifo_buf_ptr|wr_ptr[2]             ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[6]   ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[7]   ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[7]   ;
; fifo:fifo_buf_ptr|wr_ptr[3]             ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[8]   ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[9]   ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[9]   ;
; fifo:fifo_buf_ptr|wr_ptr[4]             ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[10]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[11]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[11]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[12]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[12]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[13]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[13]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[14]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[14]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[15]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[15]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[16]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[16]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[17]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[17]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[18]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[18]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[19]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[19]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[20]  ; Merged with fifo:fifo_buf_ptr|buf_mem_1_bypass[20]  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[2]   ; Merged with fifo:fifo_buf_ptr|rd_ptr[0]             ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[4]   ; Merged with fifo:fifo_buf_ptr|rd_ptr[1]             ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[6]   ; Merged with fifo:fifo_buf_ptr|rd_ptr[2]             ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[8]   ; Merged with fifo:fifo_buf_ptr|rd_ptr[3]             ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[10]  ; Merged with fifo:fifo_buf_ptr|rd_ptr[4]             ;
; fifo:fifo_buf_data|rd_ptr[5..19]        ; Lost fanout                                         ;
; fifo:fifo_buf_data|wr_ptr[5..19]        ; Lost fanout                                         ;
; fifo:fifo_buf_ptr|rd_ptr[5..19]         ; Lost fanout                                         ;
; fifo:fifo_buf_ptr|wr_ptr[5..19]         ; Lost fanout                                         ;
; fifo:fifo_buf_data|buf_mem_1_bypass[0]  ; Stuck at VCC due to stuck port data_in              ;
; Total Number of Removed Registers = 181 ;                                                     ;
+-----------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                             ;
+-----------------------------------------+------------------------------+
; Register Name                           ; RAM Name                     ;
+-----------------------------------------+------------------------------+
; fifo:fifo_buf_data|buf_mem_0_bypass[0]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[1]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[2]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[3]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[4]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[5]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[6]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[7]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[8]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[9]  ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[10] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[11] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[12] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[13] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[14] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[15] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[16] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[17] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[18] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[19] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[20] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[21] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[22] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[23] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[24] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_0_bypass[25] ; fifo:fifo_buf_data|buf_mem~0 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[0]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[1]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[2]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[3]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[4]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[5]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[6]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[7]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[8]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[9]  ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[10] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[11] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[12] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[13] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[14] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[15] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[16] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[17] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[18] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[19] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[20] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[21] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[22] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[23] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[24] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_data|buf_mem_1_bypass[25] ; fifo:fifo_buf_data|buf_mem~1 ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[0]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[1]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[2]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[3]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[4]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[5]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[6]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[7]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[8]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[9]   ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[10]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[11]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[12]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[13]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[14]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[15]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[16]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[17]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[18]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[19]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_0_bypass[20]  ; fifo:fifo_buf_ptr|buf_mem~0  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[0]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[1]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[2]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[3]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[4]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[5]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[6]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[7]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[8]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[9]   ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[10]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[11]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[12]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[13]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[14]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[15]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[16]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[17]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[18]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[19]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
; fifo:fifo_buf_ptr|buf_mem_1_bypass[20]  ; fifo:fifo_buf_ptr|buf_mem~1  ;
+-----------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 20 bits   ; 40 ALUTs      ; 0 ALUTs              ; 40 ALUTs               ; Yes        ; |stat_prj|fifo:fifo_buf_data|fifo_counter[15] ;
; 4:1                ; 20 bits   ; 40 ALUTs      ; 0 ALUTs              ; 40 ALUTs               ; Yes        ; |stat_prj|fifo:fifo_buf_ptr|fifo_counter[15]  ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |stat_prj|state_wr_t[31]                      ;
; 3:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |stat_prj|fifo:fifo_buf_data|buf_mem          ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |stat_prj|fifo:fifo_buf_ptr|buf_mem           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0|altsyncram_28i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1|altsyncram_28i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2|altsyncram_o7i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3|altsyncram_o7i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |stat_prj ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; A_WIDTH        ; 10    ; Signed Integer                                  ;
; D_WIDTH        ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_buf_data ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; FIFO_WIDTH     ; 20    ; Signed Integer                         ;
; D_WIDTH        ; 15    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_buf_ptr ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; FIFO_WIDTH     ; 20    ; Signed Integer                        ;
; D_WIDTH        ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 15                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 21                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 15                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 21                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_28i1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 15                   ; Untyped                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                          ;
; NUMWORDS_A                         ; 21                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 15                   ; Untyped                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                          ;
; NUMWORDS_B                         ; 21                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_28i1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 10                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 21                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 10                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 21                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_o7i1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 10                   ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 21                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 10                   ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 21                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_o7i1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 4                                           ;
; Entity Instance                           ; fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 15                                          ;
;     -- NUMWORDS_A                         ; 21                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 15                                          ;
;     -- NUMWORDS_B                         ; 21                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; fifo:fifo_buf_data|altsyncram:buf_mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 15                                          ;
;     -- NUMWORDS_A                         ; 21                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 15                                          ;
;     -- NUMWORDS_B                         ; 21                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 10                                          ;
;     -- NUMWORDS_A                         ; 21                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 10                                          ;
;     -- NUMWORDS_B                         ; 21                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_3  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 10                                          ;
;     -- NUMWORDS_A                         ; 21                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 10                                          ;
;     -- NUMWORDS_B                         ; 21                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_buf_ptr"                                                                                                                                                               ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; buf_out      ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (32 bits) it drives.  The 22 most-significant bit(s) in the port expression will be connected to GND. ;
; buf_empty    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; buf_full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; fifo_counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; rst_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_buf_data"                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; buf_in       ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; buf_out      ; Output ; Warning  ; Output or bidir port (15 bits) is smaller than the port expression (32 bits) it drives.  The 17 most-significant bit(s) in the port expression will be connected to GND.           ;
; fifo_counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rst_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Nov 11 22:09:07 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file fifo.sv
    Info: Found entity 1: fifo
Info: Found 2 design units, including 2 entities, in source file main.sv
    Info: Found entity 1: stat_prj
    Info: Found entity 2: testbench
Warning (10222): Verilog HDL Parameter Declaration warning at main.sv(31): Parameter Declaration in module "stat_prj" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info: Elaborating entity "stat_prj" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable "wr_en_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable "wr_en_ptr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable "rx_flow_num_i_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable "pkt_size_i_tmp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pkt_size_i_tmp[0]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[1]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[2]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[3]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[4]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[5]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[6]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[7]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[8]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[9]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[10]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[11]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[12]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[13]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[14]" at main.sv(90)
Info (10041): Inferred latch for "pkt_size_i_tmp[15]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[0]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[1]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[2]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[3]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[4]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[5]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[6]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[7]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[8]" at main.sv(90)
Info (10041): Inferred latch for "rx_flow_num_i_tmp[9]" at main.sv(90)
Info (10041): Inferred latch for "wr_en_ptr" at main.sv(90)
Info (10041): Inferred latch for "wr_en_data" at main.sv(90)
Info: Elaborating entity "fifo" for hierarchy "fifo:fifo_buf_data"
Warning (10230): Verilog HDL assignment warning at fifo.sv(41): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(44): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(83): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(86): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "fifo" for hierarchy "fifo:fifo_buf_ptr"
Warning (10230): Verilog HDL assignment warning at fifo.sv(41): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(44): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(83): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at fifo.sv(86): truncated value with size 32 to match size of target (20)
Warning: Inferred RAM node "fifo:fifo_buf_data|buf_mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "fifo:fifo_buf_data|buf_mem~1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "fifo:fifo_buf_ptr|buf_mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "fifo:fifo_buf_ptr|buf_mem~1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 4 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "fifo:fifo_buf_data|buf_mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 15
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 21
        Info: Parameter WIDTH_B set to 15
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 21
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fifo:fifo_buf_data|buf_mem~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 15
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 21
        Info: Parameter WIDTH_B set to 15
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 21
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fifo:fifo_buf_ptr|buf_mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 21
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 21
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fifo:fifo_buf_ptr|buf_mem~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 21
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 21
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0"
Info: Instantiated megafunction "fifo:fifo_buf_data|altsyncram:buf_mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "15"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "21"
    Info: Parameter "WIDTH_B" = "15"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "21"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_28i1.tdf
    Info: Found entity 1: altsyncram_28i1
Info: Elaborated megafunction instantiation "fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2"
Info: Instantiated megafunction "fifo:fifo_buf_ptr|altsyncram:buf_mem_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "10"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "21"
    Info: Parameter "WIDTH_B" = "10"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "21"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o7i1.tdf
    Info: Found entity 1: altsyncram_o7i1
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "wr_en_data" merged with LATCH primitive "wr_en_ptr"
Warning: LATCH primitive "mem~32" is permanently disabled
Warning: LATCH primitive "mem~33" is permanently disabled
Warning: LATCH primitive "mem~34" is permanently disabled
Warning: LATCH primitive "mem~35" is permanently disabled
Warning: LATCH primitive "mem~36" is permanently disabled
Warning: LATCH primitive "mem~37" is permanently disabled
Warning: LATCH primitive "mem~38" is permanently disabled
Warning: LATCH primitive "mem~39" is permanently disabled
Warning: LATCH primitive "mem~40" is permanently disabled
Warning: LATCH primitive "mem~41" is permanently disabled
Warning: LATCH primitive "mem~42" is permanently disabled
Warning: LATCH primitive "mem~43" is permanently disabled
Warning: LATCH primitive "mem~44" is permanently disabled
Warning: LATCH primitive "mem~45" is permanently disabled
Warning: LATCH primitive "mem~46" is permanently disabled
Warning: LATCH primitive "mem~47" is permanently disabled
Warning: LATCH primitive "mem~48" is permanently disabled
Warning: LATCH primitive "mem~49" is permanently disabled
Warning: LATCH primitive "mem~50" is permanently disabled
Warning: LATCH primitive "mem~51" is permanently disabled
Warning: LATCH primitive "mem~52" is permanently disabled
Warning: LATCH primitive "mem~53" is permanently disabled
Warning: LATCH primitive "mem~54" is permanently disabled
Warning: LATCH primitive "mem~55" is permanently disabled
Warning: LATCH primitive "mem~56" is permanently disabled
Warning: LATCH primitive "mem~57" is permanently disabled
Warning: LATCH primitive "mem~58" is permanently disabled
Warning: LATCH primitive "mem~59" is permanently disabled
Warning: LATCH primitive "mem~60" is permanently disabled
Warning: LATCH primitive "mem~61" is permanently disabled
Warning: LATCH primitive "mem~62" is permanently disabled
Warning: LATCH primitive "mem~63" is permanently disabled
Info: Timing-Driven Synthesis is running
Info: 60 registers lost all their fanouts during netlist optimizations. The first 60 are displayed below.
    Info: Register "fifo:fifo_buf_data|rd_ptr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[17]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[18]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|rd_ptr[19]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[17]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[18]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_data|wr_ptr[19]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[17]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[18]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|rd_ptr[19]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[17]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[18]" lost all its fanouts during netlist optimizations.
    Info: Register "fifo:fifo_buf_ptr|wr_ptr[19]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pkt_size_i[15]"
Info: Implemented 453 device resources after synthesis - the final resource count might be different
    Info: Implemented 40 input pins
    Info: Implemented 33 output pins
    Info: Implemented 330 logic cells
    Info: Implemented 50 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Tue Nov 11 22:09:15 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


