#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Fri May 19 09:56:25 2023

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v" (library work)
@N: CG1343 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":735:14:735:33|Read directive read_comments_as_HDL on.
@N: CG1344 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":743:14:743:33|Read directive read_comments_as_HDL off.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv" (library work)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv" (library work)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv" (library work)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ray_tracer_top
@N: CG364 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":1:7:1:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000011000000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000100101100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001010
   Generated name = fifo_192_300_10s
Running optimization stage 1 on fifo_192_300_10s .......
@N: CG364 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":1:7:1:14|Synthesizing module streamer in library work.

	Q_BITS=32'b00000000000000000000000000001010
	D_BITS=32'b00000000000000000000000000100000
	M_BITS=32'b00000000000000000000000000001100
	TRI_MAX=13'b0000000001011
   Generated name = streamer_10_32_12_11
Running optimization stage 1 on streamer_10_32_12_11 .......
@N: CG364 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":16:7:16:11|Synthesizing module sramb in library work.

	SRAMB_BUFFER_SIZE=32'b00000000000000000000000000010000
	SRAMB_ADDR_WIDTH=32'b00000000000000000000000000001100
	SRAMB_DATA_WIDTH=32'b00000000000000000000000110000000
   Generated name = sramb_16s_12s_384s
Opening data file ../triangle_data.txt from directory /home/jco1147/ray_tracer/github/RayTracer/sv/top/..
Running optimization stage 1 on sramb_16s_12s_384s .......
@N: CG364 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":1:7:1:20|Synthesizing module ray_tracer_top in library work.
Running optimization stage 1 on ray_tracer_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 19 09:56:25 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 19 09:56:25 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.ray_tracer_top.verilog "
Compiling work_ray_tracer_top_verilog as a separate process
Compilation of node work.ray_tracer_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                         Status      Start time     End Time       Total Real Time     Log File                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.ray_tracer_top.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.log
==============================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 19 09:56:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 19 09:56:27 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 19 09:56:29 2023

###########################################################]
Premap Report

# Fri May 19 09:56:29 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer_scck.rpt 
Printing clock  summary report in "/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance out_wr_en (in view: work.streamer_10_32_12_11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)



Clock Summary
******************

          Start                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                    Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
0 -       ray_tracer_top|clock     435.7 MHz     2.295         inferred     Autoconstr_clkgroup_0     1386 
===========================================================================================================



Clock Load Summary
***********************

                         Clock     Source          Clock Pin               Non-clock Pin     Non-clock Pin
Clock                    Load      Pin             Seq Example             Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
ray_tracer_top|clock     1386      clock(port)     MEM0.mem[383:0].CLK     -                 -            
==========================================================================================================

@W: MT529 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":62:4:62:12|Found inferred clock ray_tracer_top|clock which controls 1386 sequential elements including INPUT_RAY_FIFO.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

Encoding state machine state[3:0] (in view: work.streamer_10_32_12_11(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|There are no possible illegal states for state machine state[3:0] (in view: work.streamer_10_32_12_11(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 122MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 19 09:56:29 2023

###########################################################]
Map & Optimize Report

# Fri May 19 09:56:29 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Found counter in view:work.ray_tracer_top(verilog) instance STREAMER0.mem_addr[11:0] 
Encoding state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|There are no possible illegal states for state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)

@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Removing sequential instance MEM0.read_addr[0] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Removing sequential instance MEM0.read_addr[1] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Removing sequential instance MEM0.read_addr[2] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Removing sequential instance MEM0.read_addr[3] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][0] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][1] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][2] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][3] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][4] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][5] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][6] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][7] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][8] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][9] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][10] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][11] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][12] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][13] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][14] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][15] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][16] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][17] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][18] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][19] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][20] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][21] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][22] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][23] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][24] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][25] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][26] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][27] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][28] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][29] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][30] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[6\][31] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[6\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][0] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][1] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][2] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][3] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][4] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][5] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][6] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][7] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][8] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][9] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][10] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][11] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][12] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][13] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][14] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][15] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][16] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][17] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][18] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][19] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][20] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][21] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][22] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][23] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][24] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][25] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][26] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][27] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][28] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][29] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][30] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[7\][31] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[7\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][0] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][1] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][2] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][3] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][4] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][5] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][6] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][7] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][8] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][9] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][10] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][11] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][12] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][13] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][14] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][15] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][16] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][17] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][18] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][19] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][20] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][21] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][22] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][23] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][24] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][25] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][26] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][27] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][28] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][29] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][30] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Removing sequential instance STREAMER0.instruction_out\[8\][31] (in view: work.ray_tracer_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[8\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/streamer_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[9\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[9\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[9\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":24:0:24:5|Boundary register STREAMER0.instruction_out\[9\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/streamer_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM INPUT_RAY_FIFO.fifo_buf[191:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_10[0].mem_init0 = 16'b0000011101011101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_11[1].mem_init0 = 16'b0000000101000101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_12[2].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_13[3].mem_init0 = 16'b0000010001010001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_14[4].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_15[5].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_16[6].mem_init0 = 16'b0000010001010001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_17[7].mem_init0 = 16'b0000000101000101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_18[8].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_19[9].mem_init0 = 16'b0000000101000101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_20[10].mem_init0 = 16'b0000010001010001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_21[11].mem_init0 = 16'b0000010001010001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_22[12].mem_init0 = 16'b0000011000011000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_23[13].mem_init0 = 16'b0000000101000101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_24[14].mem_init0 = 16'b0000010001010001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_25[15].mem_init0 = 16'b0000000101000101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_26[16].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_27[17].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_28[18].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_29[19].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_30[20].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_31[21].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_32[22].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_33[23].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_34[24].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_35[25].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_36[26].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_37[27].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_38[28].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_39[29].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_40[30].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_41[31].mem_init0 = 16'b0000001100001100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_42[32].mem_init0 = 16'b0000010100010100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_43[33].mem_init0 = 16'b0000110010110010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_44[34].mem_init0 = 16'b0000100100100100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_45[35].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_46[36].mem_init0 = 16'b0000111000111000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_47[37].mem_init0 = 16'b0000111000111000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_48[38].mem_init0 = 16'b0000101100101100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_49[39].mem_init0 = 16'b0000111000111000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_50[40].mem_init0 = 16'b0000001110001110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_51[41].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_52[42].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_53[43].mem_init0 = 16'b0000010011010011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_54[44].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_55[45].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_56[46].mem_init0 = 16'b0000001110001110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_57[47].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_58[48].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_59[49].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_60[50].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_61[51].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_62[52].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_63[53].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_64[54].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_65[55].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_66[56].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_67[57].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_68[58].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_69[59].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_70[60].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_71[61].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_72[62].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_73[63].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_74[64].mem_init0 = 16'b0000101011101011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_75[65].mem_init0 = 16'b0000010111010111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_76[66].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_77[67].mem_init0 = 16'b0000101100101100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_78[68].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_79[69].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_80[70].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_81[71].mem_init0 = 16'b0000111000111000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_82[72].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_83[73].mem_init0 = 16'b0000010011010011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_84[74].mem_init0 = 16'b0000010011010011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_85[75].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_86[76].mem_init0 = 16'b0000000111000111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_87[77].mem_init0 = 16'b0000010011010011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_88[78].mem_init0 = 16'b0000101100101100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_89[79].mem_init0 = 16'b0000010011010011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_90[80].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_91[81].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_92[82].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_93[83].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_94[84].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_95[85].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_96[86].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_97[87].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_98[88].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_99[89].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_100[90].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_101[91].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_102[92].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_103[93].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_104[94].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_105[95].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_106[96].mem_init0 = 16'b0000111101111111
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_107[97].mem_init0 = 16'b0000000011000001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_108[98].mem_init0 = 16'b0000000110101110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_109[99].mem_init0 = 16'b0000000110101110

Only the first 100 messages of id 'FX276' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/streamer_fpga_mapper.srr -id FX276' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX276} -count unlimited' in the Tcl shell.
@N: FX702 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Found startup values on RAM instance MEM0.mem[383:0] (in view: work.ray_tracer_top(verilog)).
@N: MF794 |RAM MEM0.mem[383:0] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 145MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 145MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 144MB peak: 151MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 145MB peak: 151MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 430 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cyclonev_io_ibuf       430        STREAMER0.state[0]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 119MB peak: 151MB)

Writing Analyst data base /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork/streamer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 157MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 159MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 150MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 139MB peak: 159MB)

@W: MT420 |Found inferred clock ray_tracer_top|clock with period 2.98ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 19 09:56:36 2023
#


Top view:               ray_tracer_top
Requested Frequency:    335.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.266

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock     335.5 MHz     308.0 MHz     2.980         3.247         -0.266     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock  ray_tracer_top|clock  |  2.980       -0.266  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ray_tracer_top|clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                   Arrival           
Instance                      Reference                Type       Pin     Net            Time        Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]     ray_tracer_top|clock     dffeas     q       wr_addr[7]     0.825       -0.266
INPUT_RAY_FIFO.rd_addr[6]     ray_tracer_top|clock     dffeas     q       rd_addr[6]     0.825       -0.237
INPUT_RAY_FIFO.rd_addr[7]     ray_tracer_top|clock     dffeas     q       rd_addr[7]     0.825       -0.206
INPUT_RAY_FIFO.wr_addr[1]     ray_tracer_top|clock     dffeas     q       wr_addr[1]     0.825       -0.180
INPUT_RAY_FIFO.wr_addr[6]     ray_tracer_top|clock     dffeas     q       wr_addr[6]     0.825       -0.159
INPUT_RAY_FIFO.rd_addr[4]     ray_tracer_top|clock     dffeas     q       rd_addr[4]     0.825       -0.154
INPUT_RAY_FIFO.wr_addr[4]     ray_tracer_top|clock     dffeas     q       wr_addr[4]     0.825       -0.146
INPUT_RAY_FIFO.rd_addr[5]     ray_tracer_top|clock     dffeas     q       rd_addr[5]     0.825       -0.130
INPUT_RAY_FIFO.rd_addr[1]     ray_tracer_top|clock     dffeas     q       rd_addr[1]     0.825       -0.120
INPUT_RAY_FIFO.wr_addr[2]     ray_tracer_top|clock     dffeas     q       wr_addr[2]     0.825       -0.118
===========================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                          Required           
Instance                                                         Reference                Type                   Pin              Net              Time         Slack 
                                                                 Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[0]     portbaddr[0]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[1]     portbaddr[1]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[2]     portbaddr[2]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[3]     portbaddr[3]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[4]     portbaddr[4]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[5]     portbaddr[5]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[6]     portbaddr[6]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[7]     portbaddr[7]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]      ray_tracer_top|clock     cyclonev_ram_block     portbaddr[8]     portbaddr[8]     3.011        -0.266
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_1[39:20]     ray_tracer_top|clock     cyclonev_ram_block     portbaddr[0]     portbaddr[0]     3.011        -0.266
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.980
    - Setup time:                            0.542
    + Intrinsic clock delay:                 0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.011

    - Propagation time:                      2.511
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.266

    Number of logic level(s):                3
    Starting point:                          INPUT_RAY_FIFO.wr_addr[7] / q
    Ending point:                            INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0] / portbaddr[2]
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk0

Instance / Net                                                                          Pin              Pin               Arrival     No. of    
Name                                                            Type                    Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]                                       dffeas                  q                Out     0.058     0.825       -         
wr_addr[7]                                                      Net                     -                -       0.498     -           15        
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     datae            In      -         1.323       -         
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     combout          Out     0.195     1.518       -         
in_full_5                                                       Net                     -                -       0.420     -           4         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     datae            In      -         1.938       -         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     combout          Out     0.195     2.133       -         
empty_t_NE_3                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.rd_addr_RNI32FE3[2]                              cyclonev_lcell_comb     dataf            In      -         2.665       -         
INPUT_RAY_FIFO.rd_addr_RNI32FE3[2]                              cyclonev_lcell_comb     combout          Out     0.081     2.746       -         
portbaddr[2]                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]     cyclonev_ram_block      portbaddr[2]     In      -         3.278       -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.247 is 1.265(39.0%) logic and 1.982(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      2.980
    - Setup time:                            0.542
    + Intrinsic clock delay:                 0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.011

    - Propagation time:                      2.511
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.266

    Number of logic level(s):                3
    Starting point:                          INPUT_RAY_FIFO.wr_addr[7] / q
    Ending point:                            INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0] / portbaddr[7]
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk0

Instance / Net                                                                          Pin              Pin               Arrival     No. of    
Name                                                            Type                    Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]                                       dffeas                  q                Out     0.058     0.825       -         
wr_addr[7]                                                      Net                     -                -       0.498     -           15        
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     datae            In      -         1.323       -         
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     combout          Out     0.195     1.518       -         
in_full_5                                                       Net                     -                -       0.420     -           4         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     datae            In      -         1.938       -         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     combout          Out     0.195     2.133       -         
empty_t_NE_3                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.rd_addr_RNIGJT45[7]                              cyclonev_lcell_comb     dataf            In      -         2.665       -         
INPUT_RAY_FIFO.rd_addr_RNIGJT45[7]                              cyclonev_lcell_comb     combout          Out     0.081     2.746       -         
portbaddr[7]                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]     cyclonev_ram_block      portbaddr[7]     In      -         3.278       -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.247 is 1.265(39.0%) logic and 1.982(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      2.980
    - Setup time:                            0.542
    + Intrinsic clock delay:                 0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.011

    - Propagation time:                      2.511
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.266

    Number of logic level(s):                3
    Starting point:                          INPUT_RAY_FIFO.wr_addr[7] / q
    Ending point:                            INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0] / portbaddr[6]
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk0

Instance / Net                                                                          Pin              Pin               Arrival     No. of    
Name                                                            Type                    Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]                                       dffeas                  q                Out     0.058     0.825       -         
wr_addr[7]                                                      Net                     -                -       0.498     -           15        
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     datae            In      -         1.323       -         
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     combout          Out     0.195     1.518       -         
in_full_5                                                       Net                     -                -       0.420     -           4         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     datae            In      -         1.938       -         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     combout          Out     0.195     2.133       -         
empty_t_NE_3                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.rd_addr_RNI511Q4[6]                              cyclonev_lcell_comb     dataf            In      -         2.665       -         
INPUT_RAY_FIFO.rd_addr_RNI511Q4[6]                              cyclonev_lcell_comb     combout          Out     0.081     2.746       -         
portbaddr[6]                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]     cyclonev_ram_block      portbaddr[6]     In      -         3.278       -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.247 is 1.265(39.0%) logic and 1.982(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      2.980
    - Setup time:                            0.542
    + Intrinsic clock delay:                 0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.011

    - Propagation time:                      2.511
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.266

    Number of logic level(s):                3
    Starting point:                          INPUT_RAY_FIFO.wr_addr[7] / q
    Ending point:                            INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0] / portbaddr[8]
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk0

Instance / Net                                                                          Pin              Pin               Arrival     No. of    
Name                                                            Type                    Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]                                       dffeas                  q                Out     0.058     0.825       -         
wr_addr[7]                                                      Net                     -                -       0.498     -           15        
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     datae            In      -         1.323       -         
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     combout          Out     0.195     1.518       -         
in_full_5                                                       Net                     -                -       0.420     -           4         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     datae            In      -         1.938       -         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     combout          Out     0.195     2.133       -         
empty_t_NE_3                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.rd_addr_RNIS6QF5[8]                              cyclonev_lcell_comb     dataf            In      -         2.665       -         
INPUT_RAY_FIFO.rd_addr_RNIS6QF5[8]                              cyclonev_lcell_comb     combout          Out     0.081     2.746       -         
portbaddr[8]                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]     cyclonev_ram_block      portbaddr[8]     In      -         3.278       -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.247 is 1.265(39.0%) logic and 1.982(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      2.980
    - Setup time:                            0.542
    + Intrinsic clock delay:                 0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.011

    - Propagation time:                      2.511
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.266

    Number of logic level(s):                3
    Starting point:                          INPUT_RAY_FIFO.wr_addr[7] / q
    Ending point:                            INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0] / portbaddr[5]
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk0

Instance / Net                                                                          Pin              Pin               Arrival     No. of    
Name                                                            Type                    Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
INPUT_RAY_FIFO.wr_addr[7]                                       dffeas                  q                Out     0.058     0.825       -         
wr_addr[7]                                                      Net                     -                -       0.498     -           15        
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     datae            In      -         1.323       -         
INPUT_RAY_FIFO.full_5                                           cyclonev_lcell_comb     combout          Out     0.195     1.518       -         
in_full_5                                                       Net                     -                -       0.420     -           4         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     datae            In      -         1.938       -         
INPUT_RAY_FIFO.wr_addr_RNIT1GU[9]                               cyclonev_lcell_comb     combout          Out     0.195     2.133       -         
empty_t_NE_3                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.rd_addr_RNIRF4F4[5]                              cyclonev_lcell_comb     dataf            In      -         2.665       -         
INPUT_RAY_FIFO.rd_addr_RNIRF4F4[5]                              cyclonev_lcell_comb     combout          Out     0.081     2.746       -         
portbaddr[5]                                                    Net                     -                -       0.532     -           11        
INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO.fifo_buf_0[19:0]     cyclonev_ram_block      portbaddr[5]     In      -         3.278       -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.247 is 1.265(39.0%) logic and 1.982(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 139MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 139MB peak: 159MB)

##### START OF AREA REPORT #####[
Design view:work.ray_tracer_top(verilog)
Selecting part 5CGXFC7C6F23C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 76 of 112960 ( 0%)
ALUT usage by number of inputs
		  7 input functions 	 0
		  6 input functions 	 12
		  5 input functions 	 12
		  4 input functions 	 22
		  <=3 input functions 	 30
ALUTs by mode
		  normal mode            54
		  extended LUT mode      0
		  arithmetic mode        22
		  shared arithmetic mode 0
Total registers 36 of 225920 ( 0%)
Total Estimated Packed ALMs 46 of 56480 ( 0%)
I/O pins 772 of 522 (148%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0 
ShiftTap:       0  (0 registers)
Ena:             0
Sload:           12
Sclr:            0
M10Ks:           20  (2% of 686)
Memory ALUTs:   0  (0% of 28240)
Total ESB:      63744 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 37MB peak: 159MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri May 19 09:56:36 2023

###########################################################]
