{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526660841703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526660841704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 19:27:19 2018 " "Processing started: Fri May 18 19:27:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526660841704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526660841704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526660841704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526660842369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tdc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_tb " "Found entity 1: tdc_tb" {  } { { "tdc_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tdc " "Found entity 1: tdc" {  } { { "tdc.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tail_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tail_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tail_counter " "Found entity 1: tail_counter" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clkdiv " "Found entity 1: pll_clkdiv" {  } { { "pll_clkdiv.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlt_x400.sv 1 1 " "Found 1 design units, including 1 entities, in source file mlt_x400.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mlt_x400 " "Found entity 1: mlt_x400" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file integer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integer_counter " "Found entity 1: integer_counter" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_sync " "Found entity 1: int_sync" {  } { { "int_sync.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file head_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 head_counter " "Found entity 1: head_counter" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frc_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file frc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frc_counter " "Found entity 1: frc_counter" {  } { { "frc_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FRACTIONAL_Counter2.v(59) " "Verilog HDL information at FRACTIONAL_Counter2.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "FRACTIONAL_Counter2.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526660842470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractional_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file fractional_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRACTIONAL_Counter2 " "Found entity 1: FRACTIONAL_Counter2" {  } { { "FRACTIONAL_Counter2.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frac_tb.sv(52) " "Verilog HDL information at frac_tb.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "frac_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526660842474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frac_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frac_tb " "Found entity 1: frac_tb" {  } { { "frac_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file frac_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frac_sync " "Found entity 1: frac_sync" {  } { { "frac_sync.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_sv " "Found entity 1: dm_sv" {  } { { "dm_sv.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_min.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm_min.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_min " "Found entity 1: dm_min" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digmod.sv 1 1 " "Found 1 design units, including 1 entities, in source file digmod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digmod " "Found entity 1: digmod" {  } { { "digmod.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/digmod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(118) " "Verilog HDL information at DE0_TDC.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526660842490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(139) " "Verilog HDL information at DE0_TDC.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526660842490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SIGNAL signal DE0_TDC.v(51) " "Verilog HDL Declaration information at DE0_TDC.v(51): object \"SIGNAL\" differs only in case from object \"signal\" in the same scope" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526660842490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod DE0_TDC.v(52) " "Verilog HDL Declaration information at DE0_TDC.v(52): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526660842490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_tdc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_tdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TDC " "Found entity 1: DE0_TDC" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_block " "Found entity 1: clock_block" {  } { { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_x50.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_x50.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_x50 " "Found entity 1: mult_x50" {  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tdc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_pll " "Found entity 1: tdc_pll" {  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.sv 1 1 " "Found 1 design units, including 1 entities, in source file diff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file diff_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_sub " "Found entity 1: diff_sub" {  } { { "diff_sub.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_controller " "Found entity 1: phase_controller" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ph_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ph_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ph_tb " "Found entity 1: ph_tb" {  } { { "ph_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/byass_data.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/byass_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 byass_data " "Found entity 1: byass_data" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singen.v 1 1 " "Found 1 design units, including 1 entities, in source file singen.v" { { "Info" "ISGN_ENTITY_NAME" "1 singen " "Found entity 1: singen" {  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_addr " "Found entity 1: sin_addr" {  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_spi " "Found entity 1: pll_spi" {  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_data_transm.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_data_transm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_data_transm " "Found entity 1: spi_data_transm" {  } { { "spi_data_transm.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mod_posedge time_counter.sv(16) " "Verilog HDL Implicit Net warning at time_counter.sv(16): created implicit net for \"mod_posedge\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_xor time_counter.sv(16) " "Verilog HDL Implicit Net warning at time_counter.sv(16): created implicit net for \"signal_xor\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mod_negedge time_counter.sv(17) " "Verilog HDL Implicit Net warning at time_counter.sv(17): created implicit net for \"mod_negedge\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_rst DE0_TDC.v(114) " "Verilog HDL Implicit Net warning at DE0_TDC.v(114): created implicit net for \"pll_rst\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TDC " "Elaborating entity \"DE0_TDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526660842651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_rst DE0_TDC.v(114) " "Verilog HDL or VHDL warning at DE0_TDC.v(114): object \"pll_rst\" assigned a value but never read" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842652 "|DE0_TDC"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tdc_out_1 DE0_TDC.v(90) " "Verilog HDL warning at DE0_TDC.v(90): object tdc_out_1 used but never assigned" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1526660842652 "|DE0_TDC"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tdc_out_2 DE0_TDC.v(90) " "Verilog HDL warning at DE0_TDC.v(90): object tdc_out_2 used but never assigned" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1526660842652 "|DE0_TDC"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tdc_out_3 DE0_TDC.v(90) " "Verilog HDL warning at DE0_TDC.v(90): object tdc_out_3 used but never assigned" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1526660842652 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 DE0_TDC.v(97) " "Verilog HDL assignment warning at DE0_TDC.v(97): truncated value with size 12 to match size of target (8)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842653 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE0_TDC.v(116) " "Verilog HDL assignment warning at DE0_TDC.v(116): truncated value with size 4 to match size of target (1)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842654 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(133) " "Verilog HDL assignment warning at DE0_TDC.v(133): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842654 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(154) " "Verilog HDL assignment warning at DE0_TDC.v(154): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842654 "|DE0_TDC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tdc_out_1 0 DE0_TDC.v(90) " "Net \"tdc_out_1\" at DE0_TDC.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1526660842654 "|DE0_TDC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tdc_out_2 0 DE0_TDC.v(90) " "Net \"tdc_out_2\" at DE0_TDC.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1526660842655 "|DE0_TDC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tdc_out_3 0 DE0_TDC.v(90) " "Net \"tdc_out_3\" at DE0_TDC.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1526660842655 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..2\] DE0_TDC.v(46) " "Output port \"LED\[7..2\]\" at DE0_TDC.v(46) has no driver" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1526660842655 "|DE0_TDC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_controller phase_controller:ph_ctl " "Elaborating entity \"phase_controller\" for hierarchy \"phase_controller:ph_ctl\"" {  } { { "DE0_TDC.v" "ph_ctl" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(28) " "Verilog HDL assignment warning at phase_controller.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842657 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(39) " "Verilog HDL assignment warning at phase_controller.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842657 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(44) " "Verilog HDL assignment warning at phase_controller.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842658 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(54) " "Verilog HDL assignment warning at phase_controller.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842658 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(56) " "Verilog HDL assignment warning at phase_controller.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842658 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_block clock_block:cb_inst " "Elaborating entity \"clock_block\" for hierarchy \"clock_block:cb_inst\"" {  } { { "DE0_TDC.v" "cb_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_pll clock_block:cb_inst\|tdc_pll:pll_inst " "Elaborating entity \"tdc_pll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\"" {  } { { "clock_block.sv" "pll_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tdc_pll.v" "altpll_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 625 " "Parameter \"clk1_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1250 " "Parameter \"clk2_phase_shift\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 1875 " "Parameter \"clk3_phase_shift\" = \"1875\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 10 " "Parameter \"clk4_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 100000 " "Parameter \"clk4_phase_shift\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tdc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tdc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842710 ""}  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526660842710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tdc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tdc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_pll_altpll " "Found entity 1: tdc_pll_altpll" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_pll_altpll clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated " "Elaborating entity \"tdc_pll_altpll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_spi clock_block:cb_inst\|pll_spi:pll_inst2 " "Elaborating entity \"pll_spi\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\"" {  } { { "clock_block.sv" "pll_inst2" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_spi.v" "altpll_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660842827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Instantiated megafunction \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_spi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_spi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842828 ""}  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526660842828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_spi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_spi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_spi_altpll " "Found entity 1: pll_spi_altpll" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660842920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660842920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_spi_altpll clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated " "Elaborating entity \"pll_spi_altpll\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_min dm_min:dm_inst " "Elaborating entity \"dm_min\" for hierarchy \"dm_min:dm_inst\"" {  } { { "DE0_TDC.v" "dm_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod_q dm_min.sv(11) " "Verilog HDL or VHDL warning at dm_min.sv(11): object \"mod_q\" assigned a value but never read" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842925 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc_d dm_min.sv(11) " "Verilog HDL or VHDL warning at dm_min.sv(11): object \"cc_d\" assigned a value but never read" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842925 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(34) " "Verilog HDL assignment warning at dm_min.sv(34): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842925 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(39) " "Verilog HDL assignment warning at dm_min.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(91) " "Verilog HDL assignment warning at dm_min.sv(91): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(92) " "Verilog HDL assignment warning at dm_min.sv(92): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(93) " "Verilog HDL assignment warning at dm_min.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(98) " "Verilog HDL assignment warning at dm_min.sv(98): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(99) " "Verilog HDL assignment warning at dm_min.sv(99): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(100) " "Verilog HDL assignment warning at dm_min.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(105) " "Verilog HDL assignment warning at dm_min.sv(105): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(106) " "Verilog HDL assignment warning at dm_min.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(109) " "Verilog HDL assignment warning at dm_min.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(114) " "Verilog HDL assignment warning at dm_min.sv(114): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(115) " "Verilog HDL assignment warning at dm_min.sv(115): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842926 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(118) " "Verilog HDL assignment warning at dm_min.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842927 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(123) " "Verilog HDL assignment warning at dm_min.sv(123): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842927 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(124) " "Verilog HDL assignment warning at dm_min.sv(124): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842927 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(125) " "Verilog HDL assignment warning at dm_min.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842927 "|DE0_TDC|dm_min:dm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc tdc:tdc_inst_0 " "Elaborating entity \"tdc\" for hierarchy \"tdc:tdc_inst_0\"" {  } { { "DE0_TDC.v" "tdc_inst_0" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst " "Elaborating entity \"time_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\"" {  } { { "tdc.sv" "gen\[0\].tc_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_q time_counter.sv(7) " "Verilog HDL or VHDL warning at time_counter.sv(7): object \"signal_q\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod_pos time_counter.sv(9) " "Verilog HDL or VHDL warning at time_counter.sv(9): object \"lr_mod_pos\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod_neg time_counter.sv(9) " "Verilog HDL or VHDL warning at time_counter.sv(9): object \"lr_mod_neg\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_time time_counter.sv(13) " "Verilog HDL or VHDL warning at time_counter.sv(13): object \"out_time\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod time_counter.sv(14) " "Verilog HDL or VHDL warning at time_counter.sv(14): object \"lr_mod\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_signal time_counter.sv(14) " "Verilog HDL or VHDL warning at time_counter.sv(14): object \"lr_signal\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 time_counter.sv(100) " "Verilog HDL assignment warning at time_counter.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 time_counter.sv(107) " "Verilog HDL assignment warning at time_counter.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842933 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "head_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|head_counter:head_ctr_pos " "Elaborating entity \"head_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|head_counter:head_ctr_pos\"" {  } { { "time_counter.sv" "head_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 head_counter.sv(8) " "Verilog HDL assignment warning at head_counter.sv(8): truncated value with size 32 to match size of target (6)" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842935 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 head_counter.sv(62) " "Verilog HDL assignment warning at head_counter.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842935 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tail_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|tail_counter:tail_ctr_pos " "Elaborating entity \"tail_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|tail_counter:tail_ctr_pos\"" {  } { { "time_counter.sv" "tail_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tail_counter.sv(27) " "Verilog HDL assignment warning at tail_counter.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842939 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tail_counter.sv(33) " "Verilog HDL assignment warning at tail_counter.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842939 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|integer_counter:int_ctr_pos " "Elaborating entity \"integer_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|integer_counter:int_ctr_pos\"" {  } { { "time_counter.sv" "int_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(38) " "Verilog HDL assignment warning at integer_counter.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842941 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(44) " "Verilog HDL assignment warning at integer_counter.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842942 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(49) " "Verilog HDL assignment warning at integer_counter.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660842942 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_sync tdc:tdc_inst_0\|frac_sync:fr_sync " "Elaborating entity \"frac_sync\" for hierarchy \"tdc:tdc_inst_0\|frac_sync:fr_sync\"" {  } { { "tdc.sv" "fr_sync" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_sync tdc:tdc_inst_0\|int_sync:i_sync " "Elaborating entity \"int_sync\" for hierarchy \"tdc:tdc_inst_0\|int_sync:i_sync\"" {  } { { "tdc.sv" "i_sync" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlt_x400 tdc:tdc_inst_0\|mlt_x400:mlt_inst " "Elaborating entity \"mlt_x400\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\"" {  } { { "tdc.sv" "mlt_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660842997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mlt_x400.sv(37) " "Verilog HDL assignment warning at mlt_x400.sv(37): truncated value with size 32 to match size of target (7)" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843002 "|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 mlt_x400.sv(38) " "Verilog HDL assignment warning at mlt_x400.sv(38): truncated value with size 32 to match size of target (17)" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843002 "|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mlt_x400.sv(42) " "Verilog HDL assignment warning at mlt_x400.sv(42): truncated value with size 32 to match size of target (18)" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843002 "|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mlt_x400.sv(45) " "Verilog HDL assignment warning at mlt_x400.sv(45): truncated value with size 32 to match size of target (19)" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843002 "|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_x50 tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst " "Elaborating entity \"mult_x50\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\"" {  } { { "mlt_x400.sv" "gen_mult\[0\].mlt_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_x50.v" "lpm_mult_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660843032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 6 " "Parameter \"lpm_widthb\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843033 ""}  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526660843033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_60j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_60j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_60j " "Found entity 1: add_sub_60j" {  } { { "db/add_sub_60j.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_60j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660843195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660843195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_60j tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_60j:auto_generated " "Elaborating entity \"add_sub_60j\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_60j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660843295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660843295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_efh tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_efh:auto_generated " "Elaborating entity \"add_sub_efh\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_efh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff diff:diff_inst " "Elaborating entity \"diff\" for hierarchy \"diff:diff_inst\"" {  } { { "DE0_TDC.v" "diff_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 diff.sv(50) " "Verilog HDL assignment warning at diff.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "diff.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843570 "|DE0_TDC|diff:diff_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byass_data byass_data:byass_data1 " "Elaborating entity \"byass_data\" for hierarchy \"byass_data:byass_data1\"" {  } { { "DE0_TDC.v" "byass_data1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_plus_flag byass_data.v(8) " "Verilog HDL or VHDL warning at byass_data.v(8): object \"count_plus_flag\" assigned a value but never read" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660843591 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_min_flag byass_data.v(8) " "Verilog HDL or VHDL warning at byass_data.v(8): object \"count_min_flag\" assigned a value but never read" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660843591 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 byass_data.v(56) " "Verilog HDL assignment warning at byass_data.v(56): truncated value with size 32 to match size of target (4)" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843591 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 byass_data.v(68) " "Verilog HDL assignment warning at byass_data.v(68): truncated value with size 32 to match size of target (4)" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526660843591 "|DE0_TDC|byass_data:byass_data1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_addr sin_addr:sin_addr1 " "Elaborating entity \"sin_addr\" for hierarchy \"sin_addr:sin_addr1\"" {  } { { "DE0_TDC.v" "sin_addr1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "sin_addr.v" "LPM_COUNTER_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500 " "Parameter \"lpm_modulus\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843620 ""}  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526660843620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660843712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660843712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_95j sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated " "Elaborating entity \"cntr_95j\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mfc " "Found entity 1: cmpr_mfc" {  } { { "db/cmpr_mfc.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_mfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660843806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660843806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mfc sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\|cmpr_mfc:cmpr1 " "Elaborating entity \"cmpr_mfc\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\|cmpr_mfc:cmpr1\"" {  } { { "db/cntr_95j.tdf" "cmpr1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singen singen:singen1 " "Elaborating entity \"singen\" for hierarchy \"singen:singen1\"" {  } { { "DE0_TDC.v" "singen1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram singen:singen1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"singen:singen1\|altsyncram:altsyncram_component\"" {  } { { "singen.v" "altsyncram_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "singen:singen1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"singen:singen1\|altsyncram:altsyncram_component\"" {  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "singen:singen1\|altsyncram:altsyncram_component " "Instantiated megafunction \"singen:singen1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin8bit.mif " "Parameter \"init_file\" = \"sin8bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843847 ""}  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526660843847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v91 " "Found entity 1: altsyncram_9v91" {  } { { "db/altsyncram_9v91.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_9v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526660843940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526660843940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9v91 singen:singen1\|altsyncram:altsyncram_component\|altsyncram_9v91:auto_generated " "Elaborating entity \"altsyncram_9v91\" for hierarchy \"singen:singen1\|altsyncram:altsyncram_component\|altsyncram_9v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_data_transm spi_data_transm:spi_data_transm1 " "Elaborating entity \"spi_data_transm\" for hierarchy \"spi_data_transm:spi_data_transm1\"" {  } { { "DE0_TDC.v" "spi_data_transm1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526660843945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_write_negedge spi_data_transm.v(57) " "Verilog HDL or VHDL warning at spi_data_transm.v(57): object \"spi_write_negedge\" assigned a value but never read" {  } { { "spi_data_transm.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526660843946 "|DE0_TDC|spi_data_transm:spi_data_transm1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526660847022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 27 -1 0 } } { "diff.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526660847130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526660847131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526660847960 "|DE0_TDC|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526660847960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526660848328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526660849478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.map.smsg " "Generated suppressed messages file C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526660849683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526660850078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526660850615 "|DE0_TDC|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526660850615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3008 " "Implemented 3008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526660850617 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526660850617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2949 " "Implemented 2949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526660850617 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526660850617 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526660850617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526660850617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526660850684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 19:27:30 2018 " "Processing ended: Fri May 18 19:27:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526660850684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526660850684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526660850684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526660850684 ""}
