Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:39:20 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div9_timing_summary_routed.rpt -pb operator_float_div9_timing_summary_routed.pb -rpx operator_float_div9_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.205        0.000                      0                   81        0.159        0.000                      0                   81        4.600        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.205        0.000                      0                   81        0.159        0.000                      0                   81        4.600        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.333ns (15.216%)  route 7.428ns (84.784%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.446     7.557    ap_return[4]_INST_0_i_5_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.053     7.610 r  ap_return[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.772     8.382    grp_lut_div9_chunk_fu_160_ap_return_1[3]
    SLICE_X20Y114        LUT6 (Prop_lut6_I0_O)        0.053     8.435 r  ap_return[1]_INST_0_i_3/O
                         net (fo=3, routed)           0.324     8.759    ap_return[1]_INST_0_i_3_n_0
    SLICE_X20Y114        LUT5 (Prop_lut5_I2_O)        0.056     8.815 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.450     9.265    ap_return[0]_INST_0_i_1_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I2_O)        0.168     9.433 r  p_Repl2_s_reg_120[0]_i_1/O
                         net (fo=1, routed)           0.000     9.433    p_Repl2_s_reg_120[0]_i_1_n_0
    SLICE_X21Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X21Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y114        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_120_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 1.215ns (14.191%)  route 7.347ns (85.809%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.446     7.557    ap_return[4]_INST_0_i_5_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.053     7.610 r  ap_return[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.608     8.218    grp_lut_div9_chunk_fu_160_ap_return_1[3]
    SLICE_X22Y114        LUT6 (Prop_lut6_I0_O)        0.053     8.271 r  ap_return[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.529     8.800    ap_return[1]_INST_0_i_5_n_0
    SLICE_X21Y114        LUT2 (Prop_lut2_I0_O)        0.053     8.853 r  ap_return[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.328     9.181    ap_return[1]_INST_0_i_1_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I2_O)        0.053     9.234 r  p_Repl2_s_reg_120[1]_i_1/O
                         net (fo=1, routed)           0.000     9.234    p_Repl2_s_reg_120[1]_i_1_n_0
    SLICE_X20Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X20Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y113        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_120_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.358ns (15.946%)  route 7.158ns (84.054%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.432     7.543    ap_return[4]_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I3_O)        0.053     7.596 r  ap_return[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.738     8.334    grp_lut_div9_chunk_fu_160_ap_return_1[1]
    SLICE_X19Y114        LUT5 (Prop_lut5_I1_O)        0.067     8.401 r  ap_return[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.233     8.634    ap_return[2]_INST_0_i_1_n_0
    SLICE_X16Y114        LUT5 (Prop_lut5_I0_O)        0.170     8.804 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.319     9.123    ap_return[2]
    SLICE_X16Y114        LUT3 (Prop_lut3_I2_O)        0.065     9.188 r  p_Repl2_s_reg_120[2]_i_1/O
                         net (fo=1, routed)           0.000     9.188    p_Repl2_s_reg_120[2]_i_1_n_0
    SLICE_X16Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X16Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y114        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_120_reg[2]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 1.227ns (14.761%)  route 7.086ns (85.239%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.313     7.423    ap_return[4]_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I3_O)        0.053     7.476 r  r_V_ret_5_i_i_reg_710[0]_i_1/O
                         net (fo=8, routed)           0.575     8.052    grp_lut_div9_chunk_fu_160_ap_return_1[0]
    SLICE_X19Y114        LUT2 (Prop_lut2_I1_O)        0.053     8.105 f  ap_return[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.460     8.564    ap_return[3]_INST_0_i_4_n_0
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.053     8.617 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.302     8.920    ap_return[3]
    SLICE_X19Y116        LUT3 (Prop_lut3_I2_O)        0.065     8.985 r  p_Repl2_s_reg_120[3]_i_1/O
                         net (fo=1, routed)           0.000     8.985    p_Repl2_s_reg_120[3]_i_1_n_0
    SLICE_X19Y116        FDRE                                         r  p_Repl2_s_reg_120_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X19Y116        FDRE                                         r  p_Repl2_s_reg_120_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y116        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_120_reg[3]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 1.033ns (13.631%)  route 6.545ns (86.369%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.495     6.391    ap_return[7]_INST_0_i_5_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.053     6.444 r  ap_return[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.429     6.873    ap_return[4]_INST_0_i_6_n_0
    SLICE_X20Y118        LUT5 (Prop_lut5_I0_O)        0.053     6.926 r  ap_return[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.454     7.380    ap_return[4]_INST_0_i_2_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I0_O)        0.053     7.433 f  ap_return[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.331     7.764    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT3 (Prop_lut3_I1_O)        0.053     7.817 r  ap_return[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.380     8.197    grp_lut_div9_chunk_fu_160_ap_return_0[1]
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.053     8.250 r  p_Repl2_s_reg_120[5]_i_1/O
                         net (fo=1, routed)           0.000     8.250    p_Repl2_s_reg_120[5]_i_1_n_0
    SLICE_X21Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X21Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y115        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_120_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_i_i_reg_705_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.980ns (13.057%)  route 6.525ns (86.943%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.495     6.391    ap_return[7]_INST_0_i_5_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.053     6.444 r  ap_return[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.429     6.873    ap_return[4]_INST_0_i_6_n_0
    SLICE_X20Y118        LUT5 (Prop_lut5_I0_O)        0.053     6.926 r  ap_return[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.454     7.380    ap_return[4]_INST_0_i_2_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I0_O)        0.053     7.433 f  ap_return[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.331     7.764    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT3 (Prop_lut3_I1_O)        0.053     7.817 r  ap_return[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.360     8.177    grp_lut_div9_chunk_fu_160_ap_return_0[1]
    SLICE_X20Y115        FDRE                                         r  q_chunk_V_0_5_i_i_reg_705_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X20Y115        FDRE                                         r  q_chunk_V_0_5_i_i_reg_705_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y115        FDRE (Setup_fdre_C_D)       -0.009    10.594    q_chunk_V_0_5_i_i_reg_705_reg[1]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_5_i_i_reg_710_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 1.056ns (14.208%)  route 6.376ns (85.792%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.432     7.543    ap_return[4]_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I2_O)        0.053     7.596 r  ap_return[3]_INST_0_i_2/O
                         net (fo=8, routed)           0.508     8.104    grp_lut_div9_chunk_fu_160_ap_return_1[2]
    SLICE_X17Y117        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X17Y117        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y117        FDRE (Setup_fdre_C_D)       -0.034    10.569    r_V_ret_5_i_i_reg_710_reg[2]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_5_i_i_reg_710_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.056ns (14.270%)  route 6.344ns (85.730%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.432     7.543    ap_return[4]_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I3_O)        0.053     7.596 r  ap_return[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.476     8.072    grp_lut_div9_chunk_fu_160_ap_return_1[1]
    SLICE_X15Y116        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X15Y116        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)       -0.034    10.569    r_V_ret_5_i_i_reg_710_reg[1]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_5_i_i_reg_710_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 1.056ns (14.380%)  route 6.288ns (85.620%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.446     7.557    ap_return[4]_INST_0_i_5_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.053     7.610 r  ap_return[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.406     8.016    grp_lut_div9_chunk_fu_160_ap_return_1[3]
    SLICE_X16Y116        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X16Y116        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y116        FDRE (Setup_fdre_C_D)       -0.009    10.594    r_V_ret_5_i_i_reg_710_reg[3]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_5_i_i_reg_710_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.056ns (14.669%)  route 6.143ns (85.331%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X23Y116        FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, routed)          0.870     1.811    p_0_in[0]
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.064     1.875 r  ap_return[13]_INST_0_i_18/O
                         net (fo=3, routed)           0.675     2.550    ap_return[13]_INST_0_i_18_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.170     2.720 r  ap_return[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.461     3.181    ap_return[13]_INST_0_i_10_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I1_O)        0.053     3.234 r  ap_return[13]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     3.960    ap_return[13]_INST_0_i_3_n_0
    SLICE_X16Y119        LUT5 (Prop_lut5_I3_O)        0.053     4.013 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.591     4.604    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.053     4.657 r  ap_return[9]_INST_0_i_4/O
                         net (fo=9, routed)           0.742     5.399    ap_return[9]_INST_0_i_4_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I1_O)        0.053     5.452 f  ap_return[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.391     5.843    ap_return[7]_INST_0_i_11_n_0
    SLICE_X19Y118        LUT2 (Prop_lut2_I1_O)        0.053     5.896 f  ap_return[7]_INST_0_i_5/O
                         net (fo=11, routed)          0.642     6.538    ap_return[7]_INST_0_i_5_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I4_O)        0.065     6.603 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.338     6.941    ap_return[4]_INST_0_i_10_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.170     7.111 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, routed)           0.313     7.423    ap_return[4]_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I3_O)        0.053     7.476 r  r_V_ret_5_i_i_reg_710[0]_i_1/O
                         net (fo=8, routed)           0.395     7.871    grp_lut_div9_chunk_fu_160_ap_return_1[0]
    SLICE_X16Y117        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X16Y117        FDRE                                         r  r_V_ret_5_i_i_reg_710_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y117        FDRE (Setup_fdre_C_D)       -0.009    10.594    r_V_ret_5_i_i_reg_710_reg[0]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 q_chunk_V_0_5_i_i_reg_705_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X20Y115        FDRE                                         r  q_chunk_V_0_5_i_i_reg_705_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_0_5_i_i_reg_705_reg[1]/Q
                         net (fo=2, routed)           0.088     0.489    q_chunk_V_0_5_i_i_reg_705[1]
    SLICE_X21Y115        LUT6 (Prop_lut6_I2_O)        0.028     0.517 r  p_Repl2_s_reg_120[17]_i_1/O
                         net (fo=1, routed)           0.000     0.517    p_Repl2_s_reg_120[17]_i_1_n_0
    SLICE_X21Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X21Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y115        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_120_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 q_chunk_V_0_4_i_i_reg_700_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X18Y113        FDRE                                         r  q_chunk_V_0_4_i_i_reg_700_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_0_4_i_i_reg_700_reg[1]/Q
                         net (fo=2, routed)           0.088     0.489    q_chunk_V_0_4_i_i_reg_700[1]
    SLICE_X19Y113        LUT6 (Prop_lut6_I2_O)        0.028     0.517 r  p_Repl2_s_reg_120[19]_i_1/O
                         net (fo=1, routed)           0.000     0.517    p_Repl2_s_reg_120[19]_i_1_n_0
    SLICE_X19Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X19Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y113        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_120_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 q_chunk_V_0_3_i_i_reg_695_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.897%)  route 0.134ns (51.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X15Y115        FDRE                                         r  q_chunk_V_0_3_i_i_reg_695_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_3_i_i_reg_695_reg[1]/Q
                         net (fo=2, routed)           0.134     0.517    q_chunk_V_0_3_i_i_reg_695[1]
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.028     0.545 r  p_Repl2_s_reg_120[21]_i_1/O
                         net (fo=1, routed)           0.000     0.545    p_Repl2_s_reg_120[21]_i_1_n_0
    SLICE_X14Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X14Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y115        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_120_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_120_reg[20]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_120[20]
    SLICE_X15Y113        LUT6 (Prop_lut6_I5_O)        0.028     0.552 r  p_Repl2_s_reg_120[20]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_120[20]_i_1_n_0
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_120_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.467%)  route 0.142ns (52.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_120_reg[22]/Q
                         net (fo=2, routed)           0.142     0.525    p_Repl2_s_reg_120[22]
    SLICE_X15Y113        LUT6 (Prop_lut6_I5_O)        0.028     0.553 r  p_Repl2_s_reg_120[22]_i_1/O
                         net (fo=1, routed)           0.000     0.553    p_Repl2_s_reg_120[22]_i_1_n_0
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X15Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_120_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X22Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_120_reg[16]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_120[16]
    SLICE_X22Y114        LUT6 (Prop_lut6_I5_O)        0.028     0.580 r  p_Repl2_s_reg_120[16]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_120[16]_i_1_n_0
    SLICE_X22Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X22Y114        FDRE                                         r  p_Repl2_s_reg_120_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y114        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_120_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_120_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_120_reg[18]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_120[18]
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.028     0.580 r  p_Repl2_s_reg_120[18]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_120[18]_i_1_n_0
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_120_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_120_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_120_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X20Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y113        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_120_reg[1]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_120[1]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.028     0.580 r  p_Repl2_s_reg_120[1]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_120[1]_i_1_n_0
    SLICE_X20Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X20Y113        FDRE                                         r  p_Repl2_s_reg_120_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y113        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_120_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_120_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X16Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_120_reg[8]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_120[8]
    SLICE_X16Y115        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_120[8]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_120[8]_i_1_n_0
    SLICE_X16Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X16Y115        FDRE                                         r  p_Repl2_s_reg_120_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y115        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_120_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_2_reg_676_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.379%)  route 0.176ns (54.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X14Y113        FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.176     0.577    ap_CS_fsm_reg_n_0_[0]
    SLICE_X14Y112        LUT4 (Prop_lut4_I2_O)        0.028     0.605 r  p_Repl2_2_reg_676[0]_i_1/O
                         net (fo=1, routed)           0.000     0.605    p_Repl2_2_reg_676[0]_i_1_n_0
    SLICE_X14Y112        FDRE                                         r  p_Repl2_2_reg_676_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X14Y112        FDRE                                         r  p_Repl2_2_reg_676_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_2_reg_676_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X12Y114  p_Repl2_1_reg_690_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X12Y115  p_Repl2_1_reg_690_reg[6]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X12Y115  p_Repl2_1_reg_690_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y114  p_Repl2_s_reg_120_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y116  p_Repl2_s_reg_120_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y114  tmp_14_reg_750_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X12Y114  p_Repl2_1_reg_690_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y117  p_Repl2_s_reg_120_reg[13]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X14Y113  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X20Y116  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y114  p_Repl2_1_reg_690_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y115  p_Repl2_1_reg_690_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y115  p_Repl2_1_reg_690_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y114  p_Repl2_s_reg_120_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y116  p_Repl2_s_reg_120_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y114  tmp_14_reg_750_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y114  p_Repl2_1_reg_690_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y117  p_Repl2_s_reg_120_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y114  p_Repl2_1_reg_690_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X12Y115  p_Repl2_1_reg_690_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X14Y113  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y116  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y114  p_Repl2_1_reg_690_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y115  p_Repl2_1_reg_690_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y114  p_Repl2_1_reg_690_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y114  p_Repl2_1_reg_690_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y115  p_Repl2_1_reg_690_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y115  p_Repl2_1_reg_690_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y115  p_Repl2_1_reg_690_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y112  p_Repl2_2_reg_676_reg[0]/C



