{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478224226444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478224226445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 22:50:26 2016 " "Processing started: Thu Nov  3 22:50:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478224226445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224226445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NibbleProcessor -c NibbleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NibbleProcessor -c NibbleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224226445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478224226664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register3Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Register3Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register3Bits " "Found entity 1: Register3Bits" {  } { { "Register3Bits.bdf" "" { Schematic "/home/victor/Documents/QuartusProjects/NibbleProcessor/Register3Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "/home/victor/Documents/QuartusProjects/NibbleProcessor/Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Mux3_1.bdf" "" { Schematic "/home/victor/Documents/QuartusProjects/NibbleProcessor/Mux3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register5Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Register5Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register5Bits " "Found entity 1: Register5Bits" {  } { { "Register5Bits.bdf" "" { Schematic "/home/victor/Documents/QuartusProjects/NibbleProcessor/Register5Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register8Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Register8Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bits " "Found entity 1: Register8Bits" {  } { { "Register8Bits.bdf" "" { Schematic "/home/victor/Documents/QuartusProjects/NibbleProcessor/Register8Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478224235371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_port_rom " "Elaborating entity \"single_port_rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478224235415 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 31 single_port_rom.v(24) " "Verilog HDL warning at single_port_rom.v(24): number of words (1) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1478224235416 "|single_port_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 single_port_rom_init.txt(1) " "Verilog HDL assignment warning at single_port_rom_init.txt(1): truncated value with size 25 to match size of target (24)" {  } { { "single_port_rom_init.txt" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom_init.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478224235416 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(12) " "Net \"rom.data_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478224235417 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(12) " "Net \"rom.waddr_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478224235417 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(12) " "Net \"rom.we_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478224235417 "|single_port_rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom " "RAM logic \"rom\" is uninferred due to inappropriate RAM size" {  } { { "single_port_rom.v" "rom" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1478224235601 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1478224235601 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/victor/Documents/QuartusProjects/NibbleProcessor/db/NibbleProcessor.ram0_single_port_rom_7cbe853a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/victor/Documents/QuartusProjects/NibbleProcessor/db/NibbleProcessor.ram0_single_port_rom_7cbe853a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1478224235603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] GND " "Pin \"q\[23\]\" is stuck at GND" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478224235703 "|single_port_rom|q[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478224235703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478224235775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478224235775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "single_port_rom.v" "" { Text "/home/victor/Documents/QuartusProjects/NibbleProcessor/single_port_rom.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478224235804 "|single_port_rom|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478224235804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478224235804 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478224235804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478224235804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1273 " "Peak virtual memory: 1273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478224235810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 22:50:35 2016 " "Processing ended: Thu Nov  3 22:50:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478224235810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478224235810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478224235810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478224235810 ""}
