Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 35 differs from formal bit length 4 for port a [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ANDing
Compiling module xil_defaultlib.Four_bit_Adder
Compiling module xil_defaultlib.ArrayMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
