Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer.qsys --synthesis=VHDL --output-directory=/mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CSC10-eindopdracht/VGA_image_viewer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding pixel_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pixel_data
Progress: Adding pixel_status [altera_avalon_pio 18.1]
Progress: Parameterizing module pixel_status
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VGA_image_viewer.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: VGA_image_viewer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: VGA_image_viewer.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: VGA_image_viewer.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: VGA_image_viewer.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: VGA_image_viewer.pixel_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: VGA_image_viewer.pixel_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: VGA_image_viewer: Generating VGA_image_viewer "VGA_image_viewer" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "VGA_image_viewer" instantiated altera_hps "hps_0"
Info: pixel_data: Starting RTL generation for module 'VGA_image_viewer_pixel_data'
Info: pixel_data:   Generation command is [exec /home/sem/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/sem/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_image_viewer_pixel_data --dir=/tmp/alt9346_4461591499011088297.dir/0002_pixel_data_gen/ --quartus_dir=/home/sem/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9346_4461591499011088297.dir/0002_pixel_data_gen//VGA_image_viewer_pixel_data_component_configuration.pl  --do_build_sim=0  ]
Info: pixel_data: Done RTL generation for module 'VGA_image_viewer_pixel_data'
Info: pixel_data: "VGA_image_viewer" instantiated altera_avalon_pio "pixel_data"
Info: pixel_status: Starting RTL generation for module 'VGA_image_viewer_pixel_status'
Info: pixel_status:   Generation command is [exec /home/sem/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/sem/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/sem/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/sem/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_image_viewer_pixel_status --dir=/tmp/alt9346_4461591499011088297.dir/0003_pixel_status_gen/ --quartus_dir=/home/sem/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9346_4461591499011088297.dir/0003_pixel_status_gen//VGA_image_viewer_pixel_status_component_configuration.pl  --do_build_sim=0  ]
Info: pixel_status: Done RTL generation for module 'VGA_image_viewer_pixel_status'
Info: pixel_status: "VGA_image_viewer" instantiated altera_avalon_pio "pixel_status"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "VGA_image_viewer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "VGA_image_viewer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "VGA_image_viewer" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pixel_data_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pixel_data_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: pixel_data_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pixel_data_s1_agent"
Info: pixel_data_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pixel_data_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pixel_data_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pixel_data_s1_burst_adapter"
Info: Reusing file /mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /mnt/Homework/Avans/MINOR/CSC10/CSC10-eindopdracht/VGA_image_viewer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: VGA_image_viewer: Done "VGA_image_viewer" with 24 modules, 81 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
