
*** Running vivado
    with args -log test_gp2_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source test_gp2_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source test_gp2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Travail/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top test_gp2_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 379.551 ; gain = 207.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_gp2_wrapper' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'test_gp2' declared at 'C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:579' bound to instance 'test_gp2_i' of component 'test_gp2' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'test_gp2' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:609]
INFO: [Synth 8-3491] module 'test_gp2_processing_system7_0_0' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/synth/test_gp2_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'test_gp2_processing_system7_0_0' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:841]
INFO: [Synth 8-638] synthesizing module 'test_gp2_processing_system7_0_0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/synth/test_gp2_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (4#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/synth/test_gp2_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_processing_system7_0_0' (6#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/synth/test_gp2_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'test_gp2_processing_system7_0_axi_periph_0' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:392]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1XN71A5' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:78]
INFO: [Synth 8-3491] module 'test_gp2_auto_pc_0' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_auto_pc_0/synth/test_gp2_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'test_gp2_auto_pc_0' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'test_gp2_auto_pc_0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_auto_pc_0/synth/test_gp2_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (7#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (8#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (9#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (10#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (11#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (12#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (12#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (13#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (14#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (15#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (15#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (15#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (16#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (18#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (18#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (18#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (18#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (19#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (20#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (21#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (22#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_auto_pc_0' (23#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_auto_pc_0/synth/test_gp2_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1XN71A5' (24#1) [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_processing_system7_0_axi_periph_0' (25#1) [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:392]
INFO: [Synth 8-3491] module 'test_gp2_rst_processing_system7_0_100M_0' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/synth/test_gp2_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'test_gp2_rst_processing_system7_0_100M_0' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:977]
INFO: [Synth 8-638] synthesizing module 'test_gp2_rst_processing_system7_0_100M_0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/synth/test_gp2_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/synth/test_gp2_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (26#1) [C:/Travail/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (27#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (28#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (29#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (30#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (31#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_rst_processing_system7_0_100M_0' (32#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/synth/test_gp2_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'test_gp2_xadc_wiz_0_1' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.vhd:54' bound to instance 'xadc_wiz_0' of component 'test_gp2_xadc_wiz_0_1' [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:990]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.vhd:106]
	Parameter C_INSTANCE bound to: test_gp2_xadc_wiz_0_1_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-3491] module 'test_gp2_xadc_wiz_0_1_axi_xadc' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:142' bound to instance 'U0' of component 'test_gp2_xadc_wiz_0_1_axi_xadc' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.vhd:189]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_axi_xadc' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:241]
	Parameter C_INSTANCE bound to: test_gp2_xadc_wiz_0_1_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:163]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_axi_lite_ipif' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_slave_attachment' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_address_decoder' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized0' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized0' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized1' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized1' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized2' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized2' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized3' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized3' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized4' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized4' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized5' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized5' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized6' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized6' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized7' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized7' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized8' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized8' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized9' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized9' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized10' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized10' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized11' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized11' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized12' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized12' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized13' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized13' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized14' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized14' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized15' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized15' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized16' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized16' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized17' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized17' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized18' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized18' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized19' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized19' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized20' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized20' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized21' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized21' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized22' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized22' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized23' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized23' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized24' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized24' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized25' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_pselect_f__parameterized25' (33#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_address_decoder' (34#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_slave_attachment' (35#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_axi_lite_ipif' (36#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_gp2_xadc_wiz_0_1_xadc_core_drp' declared at 'c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_xadc_core_drp.vhd:140' bound to instance 'AXI_XADC_CORE_I' of component 'test_gp2_xadc_wiz_0_1_xadc_core_drp' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:699]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_xadc_core_drp' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_xadc_core_drp.vhd:189]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b0000000000000011 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_xadc_core_drp.vhd:972]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_xadc_core_drp' (37#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_xadc_core_drp.vhd:189]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_soft_reset' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_soft_reset' (38#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/proc_common_v3_20_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'test_gp2_xadc_wiz_0_1_interrupt_control' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_interrupt_control' (39#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1_axi_xadc' (40#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_xadc_wiz_0_1' (41#1) [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'test_gp2' (42#1) [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2.vhd:609]
INFO: [Synth 8-256] done synthesizing module 'test_gp2_wrapper' (43#1) [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/hdl/test_gp2_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 512.668 ; gain = 340.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 512.668 ; gain = 340.789
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/test_gp2_processing_system7_0_0.xdc] for cell 'test_gp2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/test_gp2_processing_system7_0_0.xdc] for cell 'test_gp2_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_processing_system7_0_0/test_gp2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_gp2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_gp2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/test_gp2_rst_processing_system7_0_100M_0_board.xdc] for cell 'test_gp2_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/test_gp2_rst_processing_system7_0_100M_0_board.xdc] for cell 'test_gp2_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/test_gp2_rst_processing_system7_0_100M_0.xdc] for cell 'test_gp2_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_rst_processing_system7_0_100M_0/test_gp2_rst_processing_system7_0_100M_0.xdc] for cell 'test_gp2_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.xdc] for cell 'test_gp2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1.xdc] for cell 'test_gp2_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_gp2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_gp2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 690.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for test_gp2_i/processing_system7_0/inst. (constraint file  C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for test_gp2_i/xadc_wiz_0/U0. (constraint file  C:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property DONT_TOUCH = true for test_gp2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_gp2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_gp2_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_gp2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_gp2_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_gp2_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 175   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module test_gp2_xadc_wiz_0_1_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module test_gp2_xadc_wiz_0_1_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module test_gp2_xadc_wiz_0_1_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module test_gp2_xadc_wiz_0_1_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module test_gp2_xadc_wiz_0_1_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module test_gp2_xadc_wiz_0_1_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/interrupt_control_v2_01_a/hdl/src/vhdl/test_gp2_xadc_wiz_0_1_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Travail/Objets/GitHub/Silver/Software/GP2/GP2.srcs/sources_1/bd/test_gp2/ip/test_gp2_xadc_wiz_0_1/test_gp2_xadc_wiz_0_1_axi_xadc.vhd:647]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 690.246 ; gain = 518.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 690.246 ; gain = 518.367
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 690.246 ; gain = 518.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 834.270 ; gain = 662.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 874.266 ; gain = 702.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module test_gp2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module test_gp2_rst_processing_system7_0_100M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module test_gp2_rst_processing_system7_0_100M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module test_gp2_rst_processing_system7_0_100M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module test_gp2_rst_processing_system7_0_100M_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[2] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[3] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[4] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[5] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[6] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[7] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[8] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[9] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[10] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[13] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module test_gp2_xadc_wiz_0_1_axi_xadc.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 881.133 ; gain = 709.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:58 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:58 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |   155|
|5     |LUT2    |    63|
|6     |LUT3    |   262|
|7     |LUT4    |    72|
|8     |LUT5    |   143|
|9     |LUT6    |   187|
|10    |PS7     |     1|
|11    |SRL16   |     1|
|12    |SRL16E  |    22|
|13    |SRLC32E |    47|
|14    |XADC    |     1|
|15    |FDR     |     8|
|16    |FDRE    |   801|
|17    |FDSE    |    85|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  1997|
|2     |  test_gp2_i                                       |test_gp2                                                      |  1997|
|3     |    processing_system7_0                           |test_gp2_processing_system7_0_0                               |   290|
|4     |      inst                                         |processing_system7_v5_5_processing_system7                    |   290|
|5     |        xlnx_axi_wrshim_unwrap_inst_gp0            |xlnx_axi_wrshim_unwrap                                        |    18|
|6     |        xlnx_axi_wrshim_unwrap_inst_gp1            |xlnx_axi_wrshim_unwrap_5                                      |    18|
|7     |    processing_system7_0_axi_periph                |test_gp2_processing_system7_0_axi_periph_0                    |  1206|
|8     |      s00_couplers                                 |s00_couplers_imp_1XN71A5                                      |  1206|
|9     |        auto_pc                                    |test_gp2_auto_pc_0                                            |  1206|
|10    |          inst                                     |axi_protocol_converter_v2_1_7_axi_protocol_converter          |  1206|
|11    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_7_b2s                             |  1206|
|12    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_7_b2s_ar_channel                  |   195|
|13    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                  |    33|
|14    |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator_2            |   150|
|15    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd_3                  |    56|
|16    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_4                  |    89|
|17    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_7_b2s_r_channel                   |   124|
|18    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 |    72|
|19    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 |    38|
|20    |              SI_REG                               |axi_register_slice_v2_1_7_axi_register_slice                  |   615|
|21    |                ar_pipe                            |axi_register_slice_v2_1_7_axic_register_slice                 |   208|
|22    |                aw_pipe                            |axi_register_slice_v2_1_7_axic_register_slice_1               |   208|
|23    |                b_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized1 |    50|
|24    |                r_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized2 |   149|
|25    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_7_b2s_aw_channel                  |   199|
|26    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                  |    36|
|27    |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator              |   147|
|28    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd                    |    54|
|29    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                    |    89|
|30    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_7_b2s_b_channel                   |    72|
|31    |                bid_fifo_0                         |axi_protocol_converter_v2_1_7_b2s_simple_fifo                 |    37|
|32    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 |    10|
|33    |    rst_processing_system7_0_100M                  |test_gp2_rst_processing_system7_0_100M_0                      |    68|
|34    |      U0                                           |proc_sys_reset                                                |    68|
|35    |        EXT_LPF                                    |lpf                                                           |    23|
|36    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     5|
|37    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     5|
|38    |        SEQ                                        |sequence_psr                                                  |    40|
|39    |          SEQ_COUNTER                              |upcnt_n                                                       |    14|
|40    |    xadc_wiz_0                                     |test_gp2_xadc_wiz_0_1                                         |   433|
|41    |      U0                                           |test_gp2_xadc_wiz_0_1_axi_xadc                                |   433|
|42    |        AXI_LITE_IPIF_I                            |test_gp2_xadc_wiz_0_1_axi_lite_ipif                           |   188|
|43    |          I_SLAVE_ATTACHMENT                       |test_gp2_xadc_wiz_0_1_slave_attachment                        |   188|
|44    |            I_DECODER                              |test_gp2_xadc_wiz_0_1_address_decoder                         |   134|
|45    |        AXI_XADC_CORE_I                            |test_gp2_xadc_wiz_0_1_xadc_core_drp                           |    77|
|46    |        \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I      |test_gp2_xadc_wiz_0_1_interrupt_control                       |    96|
|47    |        SOFT_RESET_I                               |test_gp2_xadc_wiz_0_1_soft_reset                              |    39|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:39 . Memory (MB): peak = 881.133 ; gain = 394.746
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:59 . Memory (MB): peak = 881.133 ; gain = 709.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 881.133 ; gain = 593.098
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 881.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 27 12:29:33 2016...
