// Seed: 1006372116
module module_0;
  always @(*) begin
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_4;
  module_0();
endmodule
module module_2;
  assign id_1 = id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1) begin
    id_3 <= 1'h0;
    id_3 <= 1'b0;
    id_3 = id_1 && 1;
  end
  module_0();
endmodule
