# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:46 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:27:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 09:27:46 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:05 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:29:05 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:29:06 on Apr 11,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 09:29:06 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:57 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:38:58 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:38:58 on Apr 11,2025, Elapsed time: 0:09:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_testbench 
# Start time: 09:38:59 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux4_1_testbench
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:41 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# ** Error: (vlog-13069) ./mux2_1.sv(23): near ".": syntax error, unexpected '.'.
# ** Error: (vlog-13069) ./mux2_1.sv(24): near ".": syntax error, unexpected '.'.
# ** Error: (vlog-13069) ./mux2_1.sv(25): near ".": syntax error, unexpected '.'.
# ** Error: (vlog-13069) ./mux2_1.sv(26): near ".": syntax error, unexpected '.'.
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# End time: 09:40:42 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:22 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:41:22 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:41:23 on Apr 11,2025, Elapsed time: 0:02:24
# Errors: 7, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 09:41:23 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:14 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:42:14 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:42:15 on Apr 11,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 09:42:15 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:34 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:43:34 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:43:35 on Apr 11,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 09:43:35 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:38 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 09:44:38 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:44:39 on Apr 11,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 09:44:39 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:30 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# ** Error: ./mux2_1.sv(1): Error in `timescale directive.  <time_precision> must be at least as precise as <time_unit>.
# -- Compiling module mux2_1
# ** Error: ./mux2_1.sv(14): Error in timescale or timeprecision statement.  <timeprecision> must be at least as precise as <timeunit>.
# -- Compiling module mux2_1_testbench
# ** Error: ./mux2_1.sv(29): Error in timescale or timeprecision statement.  <timeprecision> must be at least as precise as <timeunit>.
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# End time: 12:09:31 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:48 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:09:48 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:50 on Apr 11,2025, Elapsed time: 2:25:11
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 12:09:50 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:24 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:11:24 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:25 on Apr 11,2025, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 12:11:25 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:44 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:12:44 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:12:45 on Apr 11,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_testbench 
# Start time: 12:12:45 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux32_1_testbench
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:07 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:18:07 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:18:08 on Apr 11,2025, Elapsed time: 0:05:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_testbench 
# Start time: 12:18:08 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux32_1_testbench
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:55 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:18:56 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:18:57 on Apr 11,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 12:18:57 on Apr 11,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.register32
# Loading work.mux64x32_1
# Loading work.dec_3to8
# Loading work.register
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: Design size of 7804 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:21:17 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:21:18 on Apr 11,2025, Elapsed time: 0:02:21
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work dec_5to32_testbench 
# Start time: 12:21:18 on Apr 11,2025
# Loading sv_std.std
# Loading work.dec_5to32_testbench
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.dec_3to8
# ** Error: Cannot open macro file: dec_5to32_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: dec_5to32_wave.do
#     while executing
# "do dec_5to32_wave.do"
add wave -position end  sim:/dec_5to32_testbench/out
add wave -position end  sim:/dec_5to32_testbench/in
add wave -position end  sim:/dec_5to32_testbench/write_enable
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/EE469_new/lab1/dec_5to32_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:56 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:21:56 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:21:57 on Apr 11,2025, Elapsed time: 0:00:39
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dec_5to32_testbench 
# Start time: 12:21:57 on Apr 11,2025
# Loading sv_std.std
# Loading work.dec_5to32_testbench
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.dec_3to8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $finish    : ./dec_5to32.sv(62)
#    Time: 330 ns  Iteration: 0  Instance: /dec_5to32_testbench
# 1
# Break in Module dec_5to32_testbench at ./dec_5to32.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:12 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:26:12 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:13 on Apr 11,2025, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux32_1_testbench 
# Start time: 12:26:13 on Apr 11,2025
# Loading sv_std.std
# Loading work.mux32_1_testbench
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:18 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:38:19 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:38:19 on Apr 11,2025, Elapsed time: 0:12:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 12:38:20 on Apr 11,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.register32
# Loading work.mux64x32_1
# Loading work.dec_3to8
# Loading work.register
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: Design size of 7804 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:28 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:40:28 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:40:29 on Apr 11,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 12:40:29 on Apr 11,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.register32
# Loading work.mux64x32_1
# Loading work.dec_3to8
# Loading work.register
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Error: (vsim-3906) ./regfile.sv(50): Connection type 'reg[63:0][31:0]' is incompatible with 'reg[63:0]$[31:0]' for  port (out):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/huge_reg File: ./register32.sv
# ** Error: (vsim-3906) ./regfile.sv(53): Connection type 'reg[63:0][31:0]' is incompatible with 'reg[63:0]$[31:0]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/mux1 File: ./mux64x32_1.sv
# ** Error: (vsim-3906) ./regfile.sv(54): Connection type 'reg[63:0][31:0]' is incompatible with 'reg[63:0]$[31:0]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/mux2 File: ./mux64x32_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:21 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module register32_testbench
# ** Error: (vlog-13069) ./register32.sv(22): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'sel'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i0'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i1'.
# -- Compiling module regstim
# End time: 12:42:21 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:15 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# ** Error: (vlog-13069) ./regfile.sv(50): near "b": syntax error, unexpected IDENTIFIER, expecting ')'.
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module register32_testbench
# ** Error: (vlog-13069) ./register32.sv(22): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'sel'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i0'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i1'.
# -- Compiling module regstim
# End time: 12:43:15 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:45 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module register32_testbench
# ** Error: (vlog-13069) ./register32.sv(22): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'sel'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i0'.
# ** Error: ./register32.sv(29): (vlog-2730) Undefined variable: 'i1'.
# -- Compiling module regstim
# End time: 12:43:46 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:15 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:44:16 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 12:40:29 on Apr 11,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.register32
# Loading work.mux64x32_1
# Loading work.dec_3to8
# Loading work.register
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: Design size of 7804 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:50 on Apr 11,2025
# vlog -reportprogress 300 ./D_FF.sv ./dec_1to2.sv ./dec_2to4.sv ./dec_3to8.sv ./dec_5to32.sv ./enabled_dff.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux64x32_1.sv ./mux8_1.sv ./regfile.sv ./register.sv ./register32.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module dec_1to2
# -- Compiling module dec_1to2_testbench
# -- Compiling module dec_2to4
# -- Compiling module dec_3to8
# -- Compiling module dec_3to8_tb
# -- Compiling module dec_5to32
# -- Compiling module dec_5to32_testbench
# -- Compiling module enabled_dff
# -- Compiling module enabled_dff_tb
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux64x32_1
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register32
# -- Compiling module regstim
# 
# Top level modules:
# 	dec_1to2_testbench
# 	dec_3to8_tb
# 	dec_5to32_testbench
# 	enabled_dff_tb
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	register_testbench
# 	regstim
# End time: 12:44:50 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:51 on Apr 11,2025, Elapsed time: 0:04:22
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 12:44:51 on Apr 11,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec_5to32
# Loading work.dec_2to4
# Loading work.dec_1to2
# Loading work.register32
# Loading work.mux64x32_1
# Loading work.dec_3to8
# Loading work.register
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: Design size of 7804 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# End time: 13:03:59 on Apr 11,2025, Elapsed time: 0:19:08
# Errors: 0, Warnings: 1
