<stg><name>load_bias_scale</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="28" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="52" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3  %offset_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %offset)

]]></Node>
<StgValue><ssdm name="offset_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %TO_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TO_r)

]]></Node>
<StgValue><ssdm name="TO_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln46 = icmp eq i6 %i_0, %TO_read

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln46, label %.preheader.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
hls_label_0:2  %trunc_ln51 = trunc i6 %i_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_0:3  %shl_ln3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln51, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="9">
<![CDATA[
hls_label_0:4  %zext_ln56_1 = zext i9 %shl_ln3 to i22

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_0:6  %add_ln51 = add i22 %offset_read, %zext_ln56_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="22">
<![CDATA[
hls_label_0:7  %zext_ln51 = zext i22 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
hls_label_0:8  %ddr_V_addr = getelementptr i128* %ddr_V, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="ddr_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:9  %ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
hls_label_0:10  %ddr_V_addr_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:12  %ddr_V_addr_read_128 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_128"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:13  %ddr_V_addr_read_129 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_129"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:14  %ddr_V_addr_read_130 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_130"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:15  %ddr_V_addr_read_131 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_131"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:16  %ddr_V_addr_read_132 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_132"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:17  %ddr_V_addr_read_133 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_133"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="85" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:18  %ddr_V_addr_read_134 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_134"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="86" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:19  %ddr_V_addr_read_135 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_135"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="87" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:20  %ddr_V_addr_read_136 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_136"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:21  %ddr_V_addr_read_137 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_137"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="89" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:22  %ddr_V_addr_read_138 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_138"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="90" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:23  %ddr_V_addr_read_139 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_139"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="91" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:24  %ddr_V_addr_read_140 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_140"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="92" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:25  %ddr_V_addr_read_141 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_141"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="93" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_0:26  %ddr_V_addr_read_142 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_read_142"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:5  %zext_ln56 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="97" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="2048" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:11  %bias_addr = getelementptr [32 x i2048]* %bias, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2048" op_0_bw="2048" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128">
<![CDATA[
hls_label_0:27  %tmp_s = call i2048 @_ssdm_op_BitConcatenate.i2048.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_142, i128 %ddr_V_addr_read_141, i128 %ddr_V_addr_read_140, i128 %ddr_V_addr_read_139, i128 %ddr_V_addr_read_138, i128 %ddr_V_addr_read_137, i128 %ddr_V_addr_read_136, i128 %ddr_V_addr_read_135, i128 %ddr_V_addr_read_134, i128 %ddr_V_addr_read_133, i128 %ddr_V_addr_read_132, i128 %ddr_V_addr_read_131, i128 %ddr_V_addr_read_130, i128 %ddr_V_addr_read_129, i128 %ddr_V_addr_read_128, i128 %ddr_V_addr_read)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>RAM_1P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2048" op_1_bw="5">
<![CDATA[
hls_label_0:28  store i2048 %tmp_s, i2048* %bias_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="100" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:29  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="101" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:30  br label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %TO_read, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %zext_ln66 = zext i10 %shl_ln to i22

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="104" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:2  %add_ln66 = add i22 %zext_ln66, %offset_read

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_0 = phi i6 [ %i_1, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %icmp_ln61 = icmp eq i6 %i1_0, %TO_read

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="109" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_1 = add i6 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln61, label %2, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="6">
<![CDATA[
hls_label_3:2  %trunc_ln66 = trunc i6 %i1_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_3:3  %shl_ln66_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln66, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="9">
<![CDATA[
hls_label_3:4  %zext_ln71_1 = zext i9 %shl_ln66_1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="114" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_3:6  %add_ln66_1 = add i22 %zext_ln71_1, %add_ln66

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="115" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="22">
<![CDATA[
hls_label_3:7  %zext_ln66_1 = zext i22 %add_ln66_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
hls_label_3:8  %ddr_V_addr_1 = getelementptr i128* %ddr_V, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="119" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="120" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="121" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="122" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="123" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_3:9  %ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_128_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="124" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
hls_label_3:10  %ddr_V_addr_1_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="125" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:12  %ddr_V_addr_1_read_1 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="126" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:13  %ddr_V_addr_1_read_2 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="127" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:14  %ddr_V_addr_1_read_3 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="128" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:15  %ddr_V_addr_1_read_4 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="129" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:16  %ddr_V_addr_1_read_5 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="130" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:17  %ddr_V_addr_1_read_6 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="131" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:18  %ddr_V_addr_1_read_7 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="132" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:19  %ddr_V_addr_1_read_8 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="133" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:20  %ddr_V_addr_1_read_9 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="134" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:21  %ddr_V_addr_1_read_10 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="135" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:22  %ddr_V_addr_1_read_11 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="136" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:23  %ddr_V_addr_1_read_12 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_12"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="137" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:24  %ddr_V_addr_1_read_13 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="138" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:25  %ddr_V_addr_1_read_14 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="139" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_3:26  %ddr_V_addr_1_read_15 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)

]]></Node>
<StgValue><ssdm name="ddr_V_addr_1_read_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="140" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_355 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="141" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="142" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3:5  %zext_ln71 = zext i6 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="143" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="2048" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:11  %scale_addr = getelementptr [32 x i2048]* %scale, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="scale_addr"/></StgValue>
</operation>

<operation id="144" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2048" op_0_bw="2048" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128">
<![CDATA[
hls_label_3:27  %tmp_356 = call i2048 @_ssdm_op_BitConcatenate.i2048.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_1_read_15, i128 %ddr_V_addr_1_read_14, i128 %ddr_V_addr_1_read_13, i128 %ddr_V_addr_1_read_12, i128 %ddr_V_addr_1_read_11, i128 %ddr_V_addr_1_read_10, i128 %ddr_V_addr_1_read_9, i128 %ddr_V_addr_1_read_8, i128 %ddr_V_addr_1_read_7, i128 %ddr_V_addr_1_read_6, i128 %ddr_V_addr_1_read_5, i128 %ddr_V_addr_1_read_4, i128 %ddr_V_addr_1_read_3, i128 %ddr_V_addr_1_read_2, i128 %ddr_V_addr_1_read_1, i128 %ddr_V_addr_1_read)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="145" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2048" op_1_bw="5">
<![CDATA[
hls_label_3:28  store i2048 %tmp_356, i2048* %scale_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="146" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:29  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_355)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="147" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:30  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="148" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
