#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 10 19:51:12 2022
# Process ID: 13360
# Current directory: F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/20220320331lab3/20220410Lab4/20220410Lab4.runs/synth_1
# Command line: vivado.exe -log DataPath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DataPath.tcl
# Log file: F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/20220320331lab3/20220410Lab4/20220410Lab4.runs/synth_1/DataPath.vds
# Journal file: F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/20220320331lab3/20220410Lab4/20220410Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DataPath.tcl -notrace
Command: synth_design -top DataPath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17216
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1237.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/DataPath.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstFetch' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:89]
INFO: [Synth 8-6157] synthesizing module 'pc' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:3]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:65]
INFO: [Synth 8-6157] synthesizing module 'instMem' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:17]
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'IFIDreg' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:77]
INFO: [Synth 8-6155] done synthesizing module 'IFIDreg' (4#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:77]
INFO: [Synth 8-6155] done synthesizing module 'InstFetch' (5#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstFetch.v:89]
INFO: [Synth 8-6157] synthesizing module 'InstDecode' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:253]
INFO: [Synth 8-6157] synthesizing module 'Control' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:1]
INFO: [Synth 8-6157] synthesizing module 'regRTMux' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:139]
INFO: [Synth 8-6155] done synthesizing module 'regRTMux' (7#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:139]
INFO: [Synth 8-6157] synthesizing module 'regFile' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:153]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (8#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:153]
INFO: [Synth 8-6157] synthesizing module 'ImmExt' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:206]
INFO: [Synth 8-6155] done synthesizing module 'ImmExt' (9#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:206]
INFO: [Synth 8-6157] synthesizing module 'IDEXEreg' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:217]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEreg' (10#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:217]
INFO: [Synth 8-6155] done synthesizing module 'InstDecode' (11#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/InstDecode.v:253]
INFO: [Synth 8-6157] synthesizing module 'Exe' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:67]
INFO: [Synth 8-6157] synthesizing module 'aluMUX' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aluMUX' (12#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'Alu' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Alu' (13#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:18]
INFO: [Synth 8-6157] synthesizing module 'exemem' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'exemem' (14#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Exe' (15#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Exe.v:67]
INFO: [Synth 8-6157] synthesizing module 'Mem' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:86]
INFO: [Synth 8-6157] synthesizing module 'Main_Mem' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_Mem' (16#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb' [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:59]
INFO: [Synth 8-6155] done synthesizing module 'memwb' (17#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Mem' (18#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/Mem.v:86]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (19#1) [F:/Obsidian_Lib/10_PSU/22SP/CMPEN331/attachments/zip/Lab 4/CPU_Proj/CPU_Proj.srcs/sources_1/imports/Lab/DataPath.v:23]
