-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=65901,HLS_SYN_TPT=65793,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=23392,HLS_SYN_LUT=34637,HLS_VERSION=2025_1_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal A_in : STD_LOGIC_VECTOR (63 downto 0);
    signal A_out : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RLAST : STD_LOGIC;
    signal gmem0_0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem1_0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_A_out_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_A_out_c_write : STD_LOGIC;
    signal read_input_U0_ap_start : STD_LOGIC;
    signal read_input_U0_ap_done : STD_LOGIC;
    signal read_input_U0_ap_continue : STD_LOGIC;
    signal read_input_U0_ap_idle : STD_LOGIC;
    signal read_input_U0_ap_ready : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_input_U0_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_input_U0_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal read_input_U0_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal read_input_U0_inter_strm_0_din : STD_LOGIC_VECTOR (23 downto 0);
    signal read_input_U0_inter_strm_0_write : STD_LOGIC;
    signal read_input_U0_start_out : STD_LOGIC;
    signal read_input_U0_start_write : STD_LOGIC;
    signal stencil_stage_1_U0_ap_start : STD_LOGIC;
    signal stencil_stage_1_U0_ap_done : STD_LOGIC;
    signal stencil_stage_1_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_1_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_1_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_1_U0_inter_strm_0_read : STD_LOGIC;
    signal stencil_stage_1_U0_inter_strm_1_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_1_U0_inter_strm_1_write : STD_LOGIC;
    signal stencil_stage_1_U0_inter_strm_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_1_U0_inter_strm_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_1_U0_start_out : STD_LOGIC;
    signal stencil_stage_1_U0_start_write : STD_LOGIC;
    signal stencil_stage_2_U0_ap_start : STD_LOGIC;
    signal stencil_stage_2_U0_ap_done : STD_LOGIC;
    signal stencil_stage_2_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_2_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_2_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_2_U0_inter_strm_1_read : STD_LOGIC;
    signal stencil_stage_2_U0_inter_strm_2_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_2_U0_inter_strm_2_write : STD_LOGIC;
    signal stencil_stage_2_U0_inter_strm_2_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_2_U0_inter_strm_2_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_2_U0_start_out : STD_LOGIC;
    signal stencil_stage_2_U0_start_write : STD_LOGIC;
    signal stencil_stage_3_U0_ap_start : STD_LOGIC;
    signal stencil_stage_3_U0_ap_done : STD_LOGIC;
    signal stencil_stage_3_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_3_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_3_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_3_U0_inter_strm_2_read : STD_LOGIC;
    signal stencil_stage_3_U0_inter_strm_3_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_3_U0_inter_strm_3_write : STD_LOGIC;
    signal stencil_stage_3_U0_inter_strm_3_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_3_U0_inter_strm_3_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_3_U0_start_out : STD_LOGIC;
    signal stencil_stage_3_U0_start_write : STD_LOGIC;
    signal stencil_stage_4_U0_ap_start : STD_LOGIC;
    signal stencil_stage_4_U0_ap_done : STD_LOGIC;
    signal stencil_stage_4_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_4_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_4_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_4_U0_inter_strm_3_read : STD_LOGIC;
    signal stencil_stage_4_U0_inter_strm_4_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_4_U0_inter_strm_4_write : STD_LOGIC;
    signal stencil_stage_4_U0_inter_strm_4_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_4_U0_inter_strm_4_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_4_U0_start_out : STD_LOGIC;
    signal stencil_stage_4_U0_start_write : STD_LOGIC;
    signal stencil_stage_5_U0_ap_start : STD_LOGIC;
    signal stencil_stage_5_U0_ap_done : STD_LOGIC;
    signal stencil_stage_5_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_5_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_5_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_5_U0_inter_strm_4_read : STD_LOGIC;
    signal stencil_stage_5_U0_inter_strm_5_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_5_U0_inter_strm_5_write : STD_LOGIC;
    signal stencil_stage_5_U0_inter_strm_5_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_5_U0_inter_strm_5_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_5_U0_start_out : STD_LOGIC;
    signal stencil_stage_5_U0_start_write : STD_LOGIC;
    signal stencil_stage_6_U0_ap_start : STD_LOGIC;
    signal stencil_stage_6_U0_ap_done : STD_LOGIC;
    signal stencil_stage_6_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_6_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_6_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_6_U0_inter_strm_5_read : STD_LOGIC;
    signal stencil_stage_6_U0_inter_strm_6_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_6_U0_inter_strm_6_write : STD_LOGIC;
    signal stencil_stage_6_U0_inter_strm_6_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_6_U0_inter_strm_6_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_6_U0_start_out : STD_LOGIC;
    signal stencil_stage_6_U0_start_write : STD_LOGIC;
    signal stencil_stage_7_U0_ap_start : STD_LOGIC;
    signal stencil_stage_7_U0_ap_done : STD_LOGIC;
    signal stencil_stage_7_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_7_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_7_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_7_U0_inter_strm_6_read : STD_LOGIC;
    signal stencil_stage_7_U0_inter_strm_7_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_7_U0_inter_strm_7_write : STD_LOGIC;
    signal stencil_stage_7_U0_inter_strm_7_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_7_U0_inter_strm_7_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_7_U0_start_out : STD_LOGIC;
    signal stencil_stage_7_U0_start_write : STD_LOGIC;
    signal stencil_stage_8_U0_ap_start : STD_LOGIC;
    signal stencil_stage_8_U0_ap_done : STD_LOGIC;
    signal stencil_stage_8_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_8_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_8_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_8_U0_inter_strm_7_read : STD_LOGIC;
    signal stencil_stage_8_U0_inter_strm_8_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_8_U0_inter_strm_8_write : STD_LOGIC;
    signal stencil_stage_8_U0_inter_strm_8_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_8_U0_inter_strm_8_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_8_U0_start_out : STD_LOGIC;
    signal stencil_stage_8_U0_start_write : STD_LOGIC;
    signal stencil_stage_9_U0_ap_start : STD_LOGIC;
    signal stencil_stage_9_U0_ap_done : STD_LOGIC;
    signal stencil_stage_9_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_9_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_9_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_9_U0_inter_strm_8_read : STD_LOGIC;
    signal stencil_stage_9_U0_inter_strm_9_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_9_U0_inter_strm_9_write : STD_LOGIC;
    signal stencil_stage_9_U0_inter_strm_9_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_9_U0_inter_strm_9_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_9_U0_start_out : STD_LOGIC;
    signal stencil_stage_9_U0_start_write : STD_LOGIC;
    signal stencil_stage_10_U0_ap_start : STD_LOGIC;
    signal stencil_stage_10_U0_ap_done : STD_LOGIC;
    signal stencil_stage_10_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_10_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_10_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_10_U0_inter_strm_9_read : STD_LOGIC;
    signal stencil_stage_10_U0_inter_strm_10_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_10_U0_inter_strm_10_write : STD_LOGIC;
    signal stencil_stage_10_U0_inter_strm_10_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_10_U0_inter_strm_10_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_10_U0_start_out : STD_LOGIC;
    signal stencil_stage_10_U0_start_write : STD_LOGIC;
    signal stencil_stage_11_U0_ap_start : STD_LOGIC;
    signal stencil_stage_11_U0_ap_done : STD_LOGIC;
    signal stencil_stage_11_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_11_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_11_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_11_U0_inter_strm_10_read : STD_LOGIC;
    signal stencil_stage_11_U0_inter_strm_11_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_11_U0_inter_strm_11_write : STD_LOGIC;
    signal stencil_stage_11_U0_inter_strm_11_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_11_U0_inter_strm_11_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_11_U0_start_out : STD_LOGIC;
    signal stencil_stage_11_U0_start_write : STD_LOGIC;
    signal stencil_stage_12_U0_ap_start : STD_LOGIC;
    signal stencil_stage_12_U0_ap_done : STD_LOGIC;
    signal stencil_stage_12_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_12_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_12_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_12_U0_inter_strm_11_read : STD_LOGIC;
    signal stencil_stage_12_U0_inter_strm_12_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_12_U0_inter_strm_12_write : STD_LOGIC;
    signal stencil_stage_12_U0_inter_strm_12_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_12_U0_inter_strm_12_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_12_U0_start_out : STD_LOGIC;
    signal stencil_stage_12_U0_start_write : STD_LOGIC;
    signal stencil_stage_13_U0_ap_start : STD_LOGIC;
    signal stencil_stage_13_U0_ap_done : STD_LOGIC;
    signal stencil_stage_13_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_13_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_13_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_13_U0_inter_strm_12_read : STD_LOGIC;
    signal stencil_stage_13_U0_inter_strm_13_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_13_U0_inter_strm_13_write : STD_LOGIC;
    signal stencil_stage_13_U0_inter_strm_13_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_13_U0_inter_strm_13_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_13_U0_start_out : STD_LOGIC;
    signal stencil_stage_13_U0_start_write : STD_LOGIC;
    signal stencil_stage_14_U0_ap_start : STD_LOGIC;
    signal stencil_stage_14_U0_ap_done : STD_LOGIC;
    signal stencil_stage_14_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_14_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_14_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_14_U0_inter_strm_13_read : STD_LOGIC;
    signal stencil_stage_14_U0_inter_strm_14_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_14_U0_inter_strm_14_write : STD_LOGIC;
    signal stencil_stage_14_U0_inter_strm_14_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_14_U0_inter_strm_14_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_14_U0_start_out : STD_LOGIC;
    signal stencil_stage_14_U0_start_write : STD_LOGIC;
    signal stencil_stage_15_U0_ap_start : STD_LOGIC;
    signal stencil_stage_15_U0_ap_done : STD_LOGIC;
    signal stencil_stage_15_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_15_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_15_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_15_U0_inter_strm_14_read : STD_LOGIC;
    signal stencil_stage_15_U0_inter_strm_15_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_15_U0_inter_strm_15_write : STD_LOGIC;
    signal stencil_stage_15_U0_inter_strm_15_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_15_U0_inter_strm_15_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_15_U0_start_out : STD_LOGIC;
    signal stencil_stage_15_U0_start_write : STD_LOGIC;
    signal stencil_stage_16_U0_ap_start : STD_LOGIC;
    signal stencil_stage_16_U0_ap_done : STD_LOGIC;
    signal stencil_stage_16_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_16_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_16_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_16_U0_inter_strm_15_read : STD_LOGIC;
    signal stencil_stage_16_U0_inter_strm_16_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_16_U0_inter_strm_16_write : STD_LOGIC;
    signal stencil_stage_16_U0_inter_strm_16_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_16_U0_inter_strm_16_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_16_U0_start_out : STD_LOGIC;
    signal stencil_stage_16_U0_start_write : STD_LOGIC;
    signal stencil_stage_17_U0_ap_start : STD_LOGIC;
    signal stencil_stage_17_U0_ap_done : STD_LOGIC;
    signal stencil_stage_17_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_17_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_17_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_17_U0_inter_strm_16_read : STD_LOGIC;
    signal stencil_stage_17_U0_inter_strm_17_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_17_U0_inter_strm_17_write : STD_LOGIC;
    signal stencil_stage_17_U0_inter_strm_17_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_17_U0_inter_strm_17_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_17_U0_start_out : STD_LOGIC;
    signal stencil_stage_17_U0_start_write : STD_LOGIC;
    signal stencil_stage_18_U0_ap_start : STD_LOGIC;
    signal stencil_stage_18_U0_ap_done : STD_LOGIC;
    signal stencil_stage_18_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_18_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_18_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_18_U0_inter_strm_17_read : STD_LOGIC;
    signal stencil_stage_18_U0_inter_strm_18_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_18_U0_inter_strm_18_write : STD_LOGIC;
    signal stencil_stage_18_U0_inter_strm_18_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_18_U0_inter_strm_18_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_18_U0_start_out : STD_LOGIC;
    signal stencil_stage_18_U0_start_write : STD_LOGIC;
    signal stencil_stage_19_U0_ap_start : STD_LOGIC;
    signal stencil_stage_19_U0_ap_done : STD_LOGIC;
    signal stencil_stage_19_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_19_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_19_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_19_U0_inter_strm_18_read : STD_LOGIC;
    signal stencil_stage_19_U0_inter_strm_19_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_19_U0_inter_strm_19_write : STD_LOGIC;
    signal stencil_stage_19_U0_inter_strm_19_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_19_U0_inter_strm_19_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_19_U0_start_out : STD_LOGIC;
    signal stencil_stage_19_U0_start_write : STD_LOGIC;
    signal stencil_stage_20_U0_ap_start : STD_LOGIC;
    signal stencil_stage_20_U0_ap_done : STD_LOGIC;
    signal stencil_stage_20_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_20_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_20_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_20_U0_inter_strm_19_read : STD_LOGIC;
    signal stencil_stage_20_U0_inter_strm_20_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_20_U0_inter_strm_20_write : STD_LOGIC;
    signal stencil_stage_20_U0_inter_strm_20_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_20_U0_inter_strm_20_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_20_U0_start_out : STD_LOGIC;
    signal stencil_stage_20_U0_start_write : STD_LOGIC;
    signal stencil_stage_21_U0_ap_start : STD_LOGIC;
    signal stencil_stage_21_U0_ap_done : STD_LOGIC;
    signal stencil_stage_21_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_21_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_21_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_21_U0_inter_strm_20_read : STD_LOGIC;
    signal stencil_stage_21_U0_inter_strm_21_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_21_U0_inter_strm_21_write : STD_LOGIC;
    signal stencil_stage_21_U0_inter_strm_21_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_21_U0_inter_strm_21_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_21_U0_start_out : STD_LOGIC;
    signal stencil_stage_21_U0_start_write : STD_LOGIC;
    signal stencil_stage_22_U0_ap_start : STD_LOGIC;
    signal stencil_stage_22_U0_ap_done : STD_LOGIC;
    signal stencil_stage_22_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_22_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_22_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_22_U0_inter_strm_21_read : STD_LOGIC;
    signal stencil_stage_22_U0_inter_strm_22_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_22_U0_inter_strm_22_write : STD_LOGIC;
    signal stencil_stage_22_U0_inter_strm_22_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_22_U0_inter_strm_22_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_22_U0_start_out : STD_LOGIC;
    signal stencil_stage_22_U0_start_write : STD_LOGIC;
    signal stencil_stage_23_U0_ap_start : STD_LOGIC;
    signal stencil_stage_23_U0_ap_done : STD_LOGIC;
    signal stencil_stage_23_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_23_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_23_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_23_U0_inter_strm_22_read : STD_LOGIC;
    signal stencil_stage_23_U0_inter_strm_23_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_23_U0_inter_strm_23_write : STD_LOGIC;
    signal stencil_stage_23_U0_inter_strm_23_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_23_U0_inter_strm_23_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_23_U0_start_out : STD_LOGIC;
    signal stencil_stage_23_U0_start_write : STD_LOGIC;
    signal stencil_stage_24_U0_ap_start : STD_LOGIC;
    signal stencil_stage_24_U0_ap_done : STD_LOGIC;
    signal stencil_stage_24_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_24_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_24_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_24_U0_inter_strm_23_read : STD_LOGIC;
    signal stencil_stage_24_U0_inter_strm_24_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_24_U0_inter_strm_24_write : STD_LOGIC;
    signal stencil_stage_24_U0_inter_strm_24_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_24_U0_inter_strm_24_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_24_U0_start_out : STD_LOGIC;
    signal stencil_stage_24_U0_start_write : STD_LOGIC;
    signal stencil_stage_25_U0_ap_start : STD_LOGIC;
    signal stencil_stage_25_U0_ap_done : STD_LOGIC;
    signal stencil_stage_25_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_25_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_25_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_25_U0_inter_strm_24_read : STD_LOGIC;
    signal stencil_stage_25_U0_inter_strm_25_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_25_U0_inter_strm_25_write : STD_LOGIC;
    signal stencil_stage_25_U0_inter_strm_25_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_25_U0_inter_strm_25_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_25_U0_start_out : STD_LOGIC;
    signal stencil_stage_25_U0_start_write : STD_LOGIC;
    signal stencil_stage_26_U0_ap_start : STD_LOGIC;
    signal stencil_stage_26_U0_ap_done : STD_LOGIC;
    signal stencil_stage_26_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_26_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_26_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_26_U0_inter_strm_25_read : STD_LOGIC;
    signal stencil_stage_26_U0_inter_strm_26_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_26_U0_inter_strm_26_write : STD_LOGIC;
    signal stencil_stage_26_U0_inter_strm_26_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_26_U0_inter_strm_26_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_26_U0_start_out : STD_LOGIC;
    signal stencil_stage_26_U0_start_write : STD_LOGIC;
    signal stencil_stage_27_U0_ap_start : STD_LOGIC;
    signal stencil_stage_27_U0_ap_done : STD_LOGIC;
    signal stencil_stage_27_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_27_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_27_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_27_U0_inter_strm_26_read : STD_LOGIC;
    signal stencil_stage_27_U0_inter_strm_27_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_27_U0_inter_strm_27_write : STD_LOGIC;
    signal stencil_stage_27_U0_inter_strm_27_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_27_U0_inter_strm_27_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_27_U0_start_out : STD_LOGIC;
    signal stencil_stage_27_U0_start_write : STD_LOGIC;
    signal stencil_stage_28_U0_ap_start : STD_LOGIC;
    signal stencil_stage_28_U0_ap_done : STD_LOGIC;
    signal stencil_stage_28_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_28_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_28_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_28_U0_inter_strm_27_read : STD_LOGIC;
    signal stencil_stage_28_U0_inter_strm_28_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_28_U0_inter_strm_28_write : STD_LOGIC;
    signal stencil_stage_28_U0_inter_strm_28_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_28_U0_inter_strm_28_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_28_U0_start_out : STD_LOGIC;
    signal stencil_stage_28_U0_start_write : STD_LOGIC;
    signal stencil_stage_29_U0_ap_start : STD_LOGIC;
    signal stencil_stage_29_U0_ap_done : STD_LOGIC;
    signal stencil_stage_29_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_29_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_29_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_29_U0_inter_strm_28_read : STD_LOGIC;
    signal stencil_stage_29_U0_inter_strm_29_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_29_U0_inter_strm_29_write : STD_LOGIC;
    signal stencil_stage_29_U0_inter_strm_29_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_29_U0_inter_strm_29_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_29_U0_start_out : STD_LOGIC;
    signal stencil_stage_29_U0_start_write : STD_LOGIC;
    signal stencil_stage_U0_ap_start : STD_LOGIC;
    signal stencil_stage_U0_ap_done : STD_LOGIC;
    signal stencil_stage_U0_ap_continue : STD_LOGIC;
    signal stencil_stage_U0_ap_idle : STD_LOGIC;
    signal stencil_stage_U0_ap_ready : STD_LOGIC;
    signal stencil_stage_U0_inter_strm_29_read : STD_LOGIC;
    signal stencil_stage_U0_inter_strm_30_din : STD_LOGIC_VECTOR (23 downto 0);
    signal stencil_stage_U0_inter_strm_30_write : STD_LOGIC;
    signal stencil_stage_U0_inter_strm_30_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal stencil_stage_U0_inter_strm_30_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal write_output_U0_ap_start : STD_LOGIC;
    signal write_output_U0_ap_done : STD_LOGIC;
    signal write_output_U0_ap_continue : STD_LOGIC;
    signal write_output_U0_ap_idle : STD_LOGIC;
    signal write_output_U0_ap_ready : STD_LOGIC;
    signal write_output_U0_out_r_read : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_output_U0_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal write_output_U0_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal write_output_U0_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal write_output_U0_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal write_output_U0_inter_strm_30_read : STD_LOGIC;
    signal A_out_c_full_n : STD_LOGIC;
    signal A_out_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal A_out_c_empty_n : STD_LOGIC;
    signal A_out_c_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal A_out_c_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal inter_strm_full_n : STD_LOGIC;
    signal inter_strm_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_empty_n : STD_LOGIC;
    signal inter_strm_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_1_full_n : STD_LOGIC;
    signal inter_strm_1_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_1_empty_n : STD_LOGIC;
    signal inter_strm_1_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_1_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_2_full_n : STD_LOGIC;
    signal inter_strm_2_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_2_empty_n : STD_LOGIC;
    signal inter_strm_2_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_2_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_3_full_n : STD_LOGIC;
    signal inter_strm_3_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_3_empty_n : STD_LOGIC;
    signal inter_strm_3_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_3_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_4_full_n : STD_LOGIC;
    signal inter_strm_4_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_4_empty_n : STD_LOGIC;
    signal inter_strm_4_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_4_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_5_full_n : STD_LOGIC;
    signal inter_strm_5_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_5_empty_n : STD_LOGIC;
    signal inter_strm_5_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_5_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_6_full_n : STD_LOGIC;
    signal inter_strm_6_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_6_empty_n : STD_LOGIC;
    signal inter_strm_6_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_6_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_7_full_n : STD_LOGIC;
    signal inter_strm_7_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_7_empty_n : STD_LOGIC;
    signal inter_strm_7_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_7_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_8_full_n : STD_LOGIC;
    signal inter_strm_8_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_8_empty_n : STD_LOGIC;
    signal inter_strm_8_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_8_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_9_full_n : STD_LOGIC;
    signal inter_strm_9_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_9_empty_n : STD_LOGIC;
    signal inter_strm_9_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_9_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_10_full_n : STD_LOGIC;
    signal inter_strm_10_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_10_empty_n : STD_LOGIC;
    signal inter_strm_10_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_10_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_11_full_n : STD_LOGIC;
    signal inter_strm_11_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_11_empty_n : STD_LOGIC;
    signal inter_strm_11_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_11_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_12_full_n : STD_LOGIC;
    signal inter_strm_12_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_12_empty_n : STD_LOGIC;
    signal inter_strm_12_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_12_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_13_full_n : STD_LOGIC;
    signal inter_strm_13_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_13_empty_n : STD_LOGIC;
    signal inter_strm_13_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_13_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_14_full_n : STD_LOGIC;
    signal inter_strm_14_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_14_empty_n : STD_LOGIC;
    signal inter_strm_14_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_14_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_15_full_n : STD_LOGIC;
    signal inter_strm_15_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_15_empty_n : STD_LOGIC;
    signal inter_strm_15_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_15_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_16_full_n : STD_LOGIC;
    signal inter_strm_16_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_16_empty_n : STD_LOGIC;
    signal inter_strm_16_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_16_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_17_full_n : STD_LOGIC;
    signal inter_strm_17_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_17_empty_n : STD_LOGIC;
    signal inter_strm_17_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_17_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_18_full_n : STD_LOGIC;
    signal inter_strm_18_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_18_empty_n : STD_LOGIC;
    signal inter_strm_18_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_18_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_19_full_n : STD_LOGIC;
    signal inter_strm_19_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_19_empty_n : STD_LOGIC;
    signal inter_strm_19_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_19_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_20_full_n : STD_LOGIC;
    signal inter_strm_20_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_20_empty_n : STD_LOGIC;
    signal inter_strm_20_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_20_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_21_full_n : STD_LOGIC;
    signal inter_strm_21_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_21_empty_n : STD_LOGIC;
    signal inter_strm_21_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_21_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_22_full_n : STD_LOGIC;
    signal inter_strm_22_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_22_empty_n : STD_LOGIC;
    signal inter_strm_22_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_22_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_23_full_n : STD_LOGIC;
    signal inter_strm_23_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_23_empty_n : STD_LOGIC;
    signal inter_strm_23_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_23_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_24_full_n : STD_LOGIC;
    signal inter_strm_24_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_24_empty_n : STD_LOGIC;
    signal inter_strm_24_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_24_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_25_full_n : STD_LOGIC;
    signal inter_strm_25_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_25_empty_n : STD_LOGIC;
    signal inter_strm_25_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_25_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_26_full_n : STD_LOGIC;
    signal inter_strm_26_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_26_empty_n : STD_LOGIC;
    signal inter_strm_26_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_26_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_27_full_n : STD_LOGIC;
    signal inter_strm_27_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_27_empty_n : STD_LOGIC;
    signal inter_strm_27_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_27_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_28_full_n : STD_LOGIC;
    signal inter_strm_28_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_28_empty_n : STD_LOGIC;
    signal inter_strm_28_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_28_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_29_full_n : STD_LOGIC;
    signal inter_strm_29_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_29_empty_n : STD_LOGIC;
    signal inter_strm_29_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_29_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_30_full_n : STD_LOGIC;
    signal inter_strm_30_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter_strm_30_empty_n : STD_LOGIC;
    signal inter_strm_30_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal inter_strm_30_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_input_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_input_U0_ap_ready : STD_LOGIC;
    signal start_for_write_output_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_output_U0_full_n : STD_LOGIC;
    signal start_for_write_output_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_output_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_1_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_1_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_2_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_2_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_3_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_3_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_4_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_4_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_5_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_5_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_6_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_6_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_7_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_7_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_8_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_8_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_9_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_9_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_10_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_10_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_11_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_11_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_12_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_12_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_13_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_13_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_14_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_14_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_15_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_15_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_16_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_16_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_17_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_17_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_17_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_17_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_18_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_18_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_19_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_19_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_19_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_19_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_20_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_20_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_21_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_21_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_22_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_22_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_23_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_23_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_23_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_23_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_24_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_24_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_24_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_24_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_25_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_25_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_25_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_25_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_26_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_26_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_27_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_27_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_28_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_28_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_28_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_28_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_29_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_29_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_29_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_29_U0_empty_n : STD_LOGIC;
    signal start_for_stencil_stage_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_U0_full_n : STD_LOGIC;
    signal start_for_stencil_stage_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stencil_stage_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        A_out : IN STD_LOGIC_VECTOR (63 downto 0);
        A_out_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        A_out_c_full_n : IN STD_LOGIC;
        A_out_c_write : OUT STD_LOGIC;
        A_out_c_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        A_out_c_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component top_kernel_read_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        inter_strm_0_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_0_full_n : IN STD_LOGIC;
        inter_strm_0_write : OUT STD_LOGIC;
        inter_strm_0_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_0_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_kernel_stencil_stage_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_0_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_0_empty_n : IN STD_LOGIC;
        inter_strm_0_read : OUT STD_LOGIC;
        inter_strm_0_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_0_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_1_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_1_full_n : IN STD_LOGIC;
        inter_strm_1_write : OUT STD_LOGIC;
        inter_strm_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_1_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_1_empty_n : IN STD_LOGIC;
        inter_strm_1_read : OUT STD_LOGIC;
        inter_strm_1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_2_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_2_full_n : IN STD_LOGIC;
        inter_strm_2_write : OUT STD_LOGIC;
        inter_strm_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_2_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_2_empty_n : IN STD_LOGIC;
        inter_strm_2_read : OUT STD_LOGIC;
        inter_strm_2_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_2_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_3_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_3_full_n : IN STD_LOGIC;
        inter_strm_3_write : OUT STD_LOGIC;
        inter_strm_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_3_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_3_empty_n : IN STD_LOGIC;
        inter_strm_3_read : OUT STD_LOGIC;
        inter_strm_3_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_3_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_4_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_4_full_n : IN STD_LOGIC;
        inter_strm_4_write : OUT STD_LOGIC;
        inter_strm_4_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_4_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_4_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_4_empty_n : IN STD_LOGIC;
        inter_strm_4_read : OUT STD_LOGIC;
        inter_strm_4_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_4_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_5_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_5_full_n : IN STD_LOGIC;
        inter_strm_5_write : OUT STD_LOGIC;
        inter_strm_5_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_5_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_5_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_5_empty_n : IN STD_LOGIC;
        inter_strm_5_read : OUT STD_LOGIC;
        inter_strm_5_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_5_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_6_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_6_full_n : IN STD_LOGIC;
        inter_strm_6_write : OUT STD_LOGIC;
        inter_strm_6_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_6_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_6_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_6_empty_n : IN STD_LOGIC;
        inter_strm_6_read : OUT STD_LOGIC;
        inter_strm_6_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_6_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_7_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_7_full_n : IN STD_LOGIC;
        inter_strm_7_write : OUT STD_LOGIC;
        inter_strm_7_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_7_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_7_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_7_empty_n : IN STD_LOGIC;
        inter_strm_7_read : OUT STD_LOGIC;
        inter_strm_7_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_7_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_8_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_8_full_n : IN STD_LOGIC;
        inter_strm_8_write : OUT STD_LOGIC;
        inter_strm_8_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_8_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_8_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_8_empty_n : IN STD_LOGIC;
        inter_strm_8_read : OUT STD_LOGIC;
        inter_strm_8_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_8_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_9_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_9_full_n : IN STD_LOGIC;
        inter_strm_9_write : OUT STD_LOGIC;
        inter_strm_9_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_9_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_9_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_9_empty_n : IN STD_LOGIC;
        inter_strm_9_read : OUT STD_LOGIC;
        inter_strm_9_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_9_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_10_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_10_full_n : IN STD_LOGIC;
        inter_strm_10_write : OUT STD_LOGIC;
        inter_strm_10_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_10_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_10_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_10_empty_n : IN STD_LOGIC;
        inter_strm_10_read : OUT STD_LOGIC;
        inter_strm_10_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_10_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_11_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_11_full_n : IN STD_LOGIC;
        inter_strm_11_write : OUT STD_LOGIC;
        inter_strm_11_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_11_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_11_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_11_empty_n : IN STD_LOGIC;
        inter_strm_11_read : OUT STD_LOGIC;
        inter_strm_11_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_11_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_12_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_12_full_n : IN STD_LOGIC;
        inter_strm_12_write : OUT STD_LOGIC;
        inter_strm_12_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_12_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_12_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_12_empty_n : IN STD_LOGIC;
        inter_strm_12_read : OUT STD_LOGIC;
        inter_strm_12_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_12_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_13_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_13_full_n : IN STD_LOGIC;
        inter_strm_13_write : OUT STD_LOGIC;
        inter_strm_13_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_13_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_13_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_13_empty_n : IN STD_LOGIC;
        inter_strm_13_read : OUT STD_LOGIC;
        inter_strm_13_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_13_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_14_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_14_full_n : IN STD_LOGIC;
        inter_strm_14_write : OUT STD_LOGIC;
        inter_strm_14_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_14_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_14_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_14_empty_n : IN STD_LOGIC;
        inter_strm_14_read : OUT STD_LOGIC;
        inter_strm_14_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_14_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_15_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_15_full_n : IN STD_LOGIC;
        inter_strm_15_write : OUT STD_LOGIC;
        inter_strm_15_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_15_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_15_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_15_empty_n : IN STD_LOGIC;
        inter_strm_15_read : OUT STD_LOGIC;
        inter_strm_15_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_15_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_16_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_16_full_n : IN STD_LOGIC;
        inter_strm_16_write : OUT STD_LOGIC;
        inter_strm_16_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_16_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_16_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_16_empty_n : IN STD_LOGIC;
        inter_strm_16_read : OUT STD_LOGIC;
        inter_strm_16_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_16_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_17_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_17_full_n : IN STD_LOGIC;
        inter_strm_17_write : OUT STD_LOGIC;
        inter_strm_17_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_17_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_17_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_17_empty_n : IN STD_LOGIC;
        inter_strm_17_read : OUT STD_LOGIC;
        inter_strm_17_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_17_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_18_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_18_full_n : IN STD_LOGIC;
        inter_strm_18_write : OUT STD_LOGIC;
        inter_strm_18_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_18_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_18_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_18_empty_n : IN STD_LOGIC;
        inter_strm_18_read : OUT STD_LOGIC;
        inter_strm_18_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_18_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_19_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_19_full_n : IN STD_LOGIC;
        inter_strm_19_write : OUT STD_LOGIC;
        inter_strm_19_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_19_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_19_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_19_empty_n : IN STD_LOGIC;
        inter_strm_19_read : OUT STD_LOGIC;
        inter_strm_19_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_19_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_20_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_20_full_n : IN STD_LOGIC;
        inter_strm_20_write : OUT STD_LOGIC;
        inter_strm_20_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_20_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_20_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_20_empty_n : IN STD_LOGIC;
        inter_strm_20_read : OUT STD_LOGIC;
        inter_strm_20_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_20_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_21_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_21_full_n : IN STD_LOGIC;
        inter_strm_21_write : OUT STD_LOGIC;
        inter_strm_21_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_21_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_21_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_21_empty_n : IN STD_LOGIC;
        inter_strm_21_read : OUT STD_LOGIC;
        inter_strm_21_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_21_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_22_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_22_full_n : IN STD_LOGIC;
        inter_strm_22_write : OUT STD_LOGIC;
        inter_strm_22_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_22_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_22_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_22_empty_n : IN STD_LOGIC;
        inter_strm_22_read : OUT STD_LOGIC;
        inter_strm_22_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_22_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_23_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_23_full_n : IN STD_LOGIC;
        inter_strm_23_write : OUT STD_LOGIC;
        inter_strm_23_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_23_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_23_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_23_empty_n : IN STD_LOGIC;
        inter_strm_23_read : OUT STD_LOGIC;
        inter_strm_23_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_23_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_24_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_24_full_n : IN STD_LOGIC;
        inter_strm_24_write : OUT STD_LOGIC;
        inter_strm_24_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_24_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_24_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_24_empty_n : IN STD_LOGIC;
        inter_strm_24_read : OUT STD_LOGIC;
        inter_strm_24_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_24_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_25_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_25_full_n : IN STD_LOGIC;
        inter_strm_25_write : OUT STD_LOGIC;
        inter_strm_25_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_25_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_25_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_25_empty_n : IN STD_LOGIC;
        inter_strm_25_read : OUT STD_LOGIC;
        inter_strm_25_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_25_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_26_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_26_full_n : IN STD_LOGIC;
        inter_strm_26_write : OUT STD_LOGIC;
        inter_strm_26_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_26_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_26_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_26_empty_n : IN STD_LOGIC;
        inter_strm_26_read : OUT STD_LOGIC;
        inter_strm_26_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_26_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_27_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_27_full_n : IN STD_LOGIC;
        inter_strm_27_write : OUT STD_LOGIC;
        inter_strm_27_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_27_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_27_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_27_empty_n : IN STD_LOGIC;
        inter_strm_27_read : OUT STD_LOGIC;
        inter_strm_27_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_27_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_28_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_28_full_n : IN STD_LOGIC;
        inter_strm_28_write : OUT STD_LOGIC;
        inter_strm_28_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_28_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage_29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_28_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_28_empty_n : IN STD_LOGIC;
        inter_strm_28_read : OUT STD_LOGIC;
        inter_strm_28_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_28_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_29_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_29_full_n : IN STD_LOGIC;
        inter_strm_29_write : OUT STD_LOGIC;
        inter_strm_29_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_29_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component top_kernel_stencil_stage IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inter_strm_29_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_29_empty_n : IN STD_LOGIC;
        inter_strm_29_read : OUT STD_LOGIC;
        inter_strm_29_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_29_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_30_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_30_full_n : IN STD_LOGIC;
        inter_strm_30_write : OUT STD_LOGIC;
        inter_strm_30_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        inter_strm_30_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_kernel_write_output IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r_empty_n : IN STD_LOGIC;
        out_r_read : OUT STD_LOGIC;
        out_r_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        out_r_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        inter_strm_30_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        inter_strm_30_empty_n : IN STD_LOGIC;
        inter_strm_30_read : OUT STD_LOGIC;
        inter_strm_30_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        inter_strm_30_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component top_kernel_fifo_w64_d33_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component top_kernel_fifo_w24_d512_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component top_kernel_start_for_write_output_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_3_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_17_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_19_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_20_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_21_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_23_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_24_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_25_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_28_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_29_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_start_for_stencil_stage_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component top_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        A_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component top_kernel_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component top_kernel_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component top_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A_in => A_in,
        A_out => A_out,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component top_kernel_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => read_input_U0_m_axi_gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => read_input_U0_m_axi_gmem0_0_ARADDR,
        I_CH0_ARLEN => read_input_U0_m_axi_gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => read_input_U0_m_axi_gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component top_kernel_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => write_output_U0_m_axi_gmem1_0_AWVALID,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => write_output_U0_m_axi_gmem1_0_AWADDR,
        I_CH0_AWLEN => write_output_U0_m_axi_gmem1_0_AWLEN,
        I_CH0_WVALID => write_output_U0_m_axi_gmem1_0_WVALID,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => write_output_U0_m_axi_gmem1_0_WDATA,
        I_CH0_WSTRB => write_output_U0_m_axi_gmem1_0_WSTRB,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => write_output_U0_m_axi_gmem1_0_BREADY);

    entry_proc_U0 : component top_kernel_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_write_output_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        A_out => A_out,
        A_out_c_din => entry_proc_U0_A_out_c_din,
        A_out_c_full_n => A_out_c_full_n,
        A_out_c_write => entry_proc_U0_A_out_c_write,
        A_out_c_num_data_valid => A_out_c_num_data_valid,
        A_out_c_fifo_cap => A_out_c_fifo_cap);

    read_input_U0 : component top_kernel_read_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_input_U0_ap_start,
        start_full_n => start_for_stencil_stage_1_U0_full_n,
        ap_done => read_input_U0_ap_done,
        ap_continue => read_input_U0_ap_continue,
        ap_idle => read_input_U0_ap_idle,
        ap_ready => read_input_U0_ap_ready,
        m_axi_gmem0_0_AWVALID => read_input_U0_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => read_input_U0_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => read_input_U0_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => read_input_U0_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => read_input_U0_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => read_input_U0_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => read_input_U0_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => read_input_U0_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => read_input_U0_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => read_input_U0_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => read_input_U0_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => read_input_U0_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => read_input_U0_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => read_input_U0_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => read_input_U0_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => read_input_U0_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => read_input_U0_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => read_input_U0_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => read_input_U0_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => read_input_U0_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => read_input_U0_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => read_input_U0_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => read_input_U0_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => read_input_U0_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => read_input_U0_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => read_input_U0_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => read_input_U0_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => read_input_U0_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => read_input_U0_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => read_input_U0_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => read_input_U0_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => gmem0_0_RLAST,
        m_axi_gmem0_0_RID => gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP => gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => read_input_U0_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        inter_strm_0_din => read_input_U0_inter_strm_0_din,
        inter_strm_0_full_n => inter_strm_full_n,
        inter_strm_0_write => read_input_U0_inter_strm_0_write,
        inter_strm_0_num_data_valid => inter_strm_num_data_valid,
        inter_strm_0_fifo_cap => inter_strm_fifo_cap,
        start_out => read_input_U0_start_out,
        start_write => read_input_U0_start_write,
        in_r => A_in);

    stencil_stage_1_U0 : component top_kernel_stencil_stage_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_1_U0_ap_start,
        start_full_n => start_for_stencil_stage_2_U0_full_n,
        ap_done => stencil_stage_1_U0_ap_done,
        ap_continue => stencil_stage_1_U0_ap_continue,
        ap_idle => stencil_stage_1_U0_ap_idle,
        ap_ready => stencil_stage_1_U0_ap_ready,
        inter_strm_0_dout => inter_strm_dout,
        inter_strm_0_empty_n => inter_strm_empty_n,
        inter_strm_0_read => stencil_stage_1_U0_inter_strm_0_read,
        inter_strm_0_num_data_valid => inter_strm_num_data_valid,
        inter_strm_0_fifo_cap => inter_strm_fifo_cap,
        inter_strm_1_din => stencil_stage_1_U0_inter_strm_1_din,
        inter_strm_1_full_n => inter_strm_1_full_n,
        inter_strm_1_write => stencil_stage_1_U0_inter_strm_1_write,
        inter_strm_1_num_data_valid => stencil_stage_1_U0_inter_strm_1_num_data_valid,
        inter_strm_1_fifo_cap => stencil_stage_1_U0_inter_strm_1_fifo_cap,
        start_out => stencil_stage_1_U0_start_out,
        start_write => stencil_stage_1_U0_start_write);

    stencil_stage_2_U0 : component top_kernel_stencil_stage_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_2_U0_ap_start,
        start_full_n => start_for_stencil_stage_3_U0_full_n,
        ap_done => stencil_stage_2_U0_ap_done,
        ap_continue => stencil_stage_2_U0_ap_continue,
        ap_idle => stencil_stage_2_U0_ap_idle,
        ap_ready => stencil_stage_2_U0_ap_ready,
        inter_strm_1_dout => inter_strm_1_dout,
        inter_strm_1_empty_n => inter_strm_1_empty_n,
        inter_strm_1_read => stencil_stage_2_U0_inter_strm_1_read,
        inter_strm_1_num_data_valid => inter_strm_1_num_data_valid,
        inter_strm_1_fifo_cap => inter_strm_1_fifo_cap,
        inter_strm_2_din => stencil_stage_2_U0_inter_strm_2_din,
        inter_strm_2_full_n => inter_strm_2_full_n,
        inter_strm_2_write => stencil_stage_2_U0_inter_strm_2_write,
        inter_strm_2_num_data_valid => stencil_stage_2_U0_inter_strm_2_num_data_valid,
        inter_strm_2_fifo_cap => stencil_stage_2_U0_inter_strm_2_fifo_cap,
        start_out => stencil_stage_2_U0_start_out,
        start_write => stencil_stage_2_U0_start_write);

    stencil_stage_3_U0 : component top_kernel_stencil_stage_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_3_U0_ap_start,
        start_full_n => start_for_stencil_stage_4_U0_full_n,
        ap_done => stencil_stage_3_U0_ap_done,
        ap_continue => stencil_stage_3_U0_ap_continue,
        ap_idle => stencil_stage_3_U0_ap_idle,
        ap_ready => stencil_stage_3_U0_ap_ready,
        inter_strm_2_dout => inter_strm_2_dout,
        inter_strm_2_empty_n => inter_strm_2_empty_n,
        inter_strm_2_read => stencil_stage_3_U0_inter_strm_2_read,
        inter_strm_2_num_data_valid => inter_strm_2_num_data_valid,
        inter_strm_2_fifo_cap => inter_strm_2_fifo_cap,
        inter_strm_3_din => stencil_stage_3_U0_inter_strm_3_din,
        inter_strm_3_full_n => inter_strm_3_full_n,
        inter_strm_3_write => stencil_stage_3_U0_inter_strm_3_write,
        inter_strm_3_num_data_valid => stencil_stage_3_U0_inter_strm_3_num_data_valid,
        inter_strm_3_fifo_cap => stencil_stage_3_U0_inter_strm_3_fifo_cap,
        start_out => stencil_stage_3_U0_start_out,
        start_write => stencil_stage_3_U0_start_write);

    stencil_stage_4_U0 : component top_kernel_stencil_stage_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_4_U0_ap_start,
        start_full_n => start_for_stencil_stage_5_U0_full_n,
        ap_done => stencil_stage_4_U0_ap_done,
        ap_continue => stencil_stage_4_U0_ap_continue,
        ap_idle => stencil_stage_4_U0_ap_idle,
        ap_ready => stencil_stage_4_U0_ap_ready,
        inter_strm_3_dout => inter_strm_3_dout,
        inter_strm_3_empty_n => inter_strm_3_empty_n,
        inter_strm_3_read => stencil_stage_4_U0_inter_strm_3_read,
        inter_strm_3_num_data_valid => inter_strm_3_num_data_valid,
        inter_strm_3_fifo_cap => inter_strm_3_fifo_cap,
        inter_strm_4_din => stencil_stage_4_U0_inter_strm_4_din,
        inter_strm_4_full_n => inter_strm_4_full_n,
        inter_strm_4_write => stencil_stage_4_U0_inter_strm_4_write,
        inter_strm_4_num_data_valid => stencil_stage_4_U0_inter_strm_4_num_data_valid,
        inter_strm_4_fifo_cap => stencil_stage_4_U0_inter_strm_4_fifo_cap,
        start_out => stencil_stage_4_U0_start_out,
        start_write => stencil_stage_4_U0_start_write);

    stencil_stage_5_U0 : component top_kernel_stencil_stage_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_5_U0_ap_start,
        start_full_n => start_for_stencil_stage_6_U0_full_n,
        ap_done => stencil_stage_5_U0_ap_done,
        ap_continue => stencil_stage_5_U0_ap_continue,
        ap_idle => stencil_stage_5_U0_ap_idle,
        ap_ready => stencil_stage_5_U0_ap_ready,
        inter_strm_4_dout => inter_strm_4_dout,
        inter_strm_4_empty_n => inter_strm_4_empty_n,
        inter_strm_4_read => stencil_stage_5_U0_inter_strm_4_read,
        inter_strm_4_num_data_valid => inter_strm_4_num_data_valid,
        inter_strm_4_fifo_cap => inter_strm_4_fifo_cap,
        inter_strm_5_din => stencil_stage_5_U0_inter_strm_5_din,
        inter_strm_5_full_n => inter_strm_5_full_n,
        inter_strm_5_write => stencil_stage_5_U0_inter_strm_5_write,
        inter_strm_5_num_data_valid => stencil_stage_5_U0_inter_strm_5_num_data_valid,
        inter_strm_5_fifo_cap => stencil_stage_5_U0_inter_strm_5_fifo_cap,
        start_out => stencil_stage_5_U0_start_out,
        start_write => stencil_stage_5_U0_start_write);

    stencil_stage_6_U0 : component top_kernel_stencil_stage_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_6_U0_ap_start,
        start_full_n => start_for_stencil_stage_7_U0_full_n,
        ap_done => stencil_stage_6_U0_ap_done,
        ap_continue => stencil_stage_6_U0_ap_continue,
        ap_idle => stencil_stage_6_U0_ap_idle,
        ap_ready => stencil_stage_6_U0_ap_ready,
        inter_strm_5_dout => inter_strm_5_dout,
        inter_strm_5_empty_n => inter_strm_5_empty_n,
        inter_strm_5_read => stencil_stage_6_U0_inter_strm_5_read,
        inter_strm_5_num_data_valid => inter_strm_5_num_data_valid,
        inter_strm_5_fifo_cap => inter_strm_5_fifo_cap,
        inter_strm_6_din => stencil_stage_6_U0_inter_strm_6_din,
        inter_strm_6_full_n => inter_strm_6_full_n,
        inter_strm_6_write => stencil_stage_6_U0_inter_strm_6_write,
        inter_strm_6_num_data_valid => stencil_stage_6_U0_inter_strm_6_num_data_valid,
        inter_strm_6_fifo_cap => stencil_stage_6_U0_inter_strm_6_fifo_cap,
        start_out => stencil_stage_6_U0_start_out,
        start_write => stencil_stage_6_U0_start_write);

    stencil_stage_7_U0 : component top_kernel_stencil_stage_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_7_U0_ap_start,
        start_full_n => start_for_stencil_stage_8_U0_full_n,
        ap_done => stencil_stage_7_U0_ap_done,
        ap_continue => stencil_stage_7_U0_ap_continue,
        ap_idle => stencil_stage_7_U0_ap_idle,
        ap_ready => stencil_stage_7_U0_ap_ready,
        inter_strm_6_dout => inter_strm_6_dout,
        inter_strm_6_empty_n => inter_strm_6_empty_n,
        inter_strm_6_read => stencil_stage_7_U0_inter_strm_6_read,
        inter_strm_6_num_data_valid => inter_strm_6_num_data_valid,
        inter_strm_6_fifo_cap => inter_strm_6_fifo_cap,
        inter_strm_7_din => stencil_stage_7_U0_inter_strm_7_din,
        inter_strm_7_full_n => inter_strm_7_full_n,
        inter_strm_7_write => stencil_stage_7_U0_inter_strm_7_write,
        inter_strm_7_num_data_valid => stencil_stage_7_U0_inter_strm_7_num_data_valid,
        inter_strm_7_fifo_cap => stencil_stage_7_U0_inter_strm_7_fifo_cap,
        start_out => stencil_stage_7_U0_start_out,
        start_write => stencil_stage_7_U0_start_write);

    stencil_stage_8_U0 : component top_kernel_stencil_stage_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_8_U0_ap_start,
        start_full_n => start_for_stencil_stage_9_U0_full_n,
        ap_done => stencil_stage_8_U0_ap_done,
        ap_continue => stencil_stage_8_U0_ap_continue,
        ap_idle => stencil_stage_8_U0_ap_idle,
        ap_ready => stencil_stage_8_U0_ap_ready,
        inter_strm_7_dout => inter_strm_7_dout,
        inter_strm_7_empty_n => inter_strm_7_empty_n,
        inter_strm_7_read => stencil_stage_8_U0_inter_strm_7_read,
        inter_strm_7_num_data_valid => inter_strm_7_num_data_valid,
        inter_strm_7_fifo_cap => inter_strm_7_fifo_cap,
        inter_strm_8_din => stencil_stage_8_U0_inter_strm_8_din,
        inter_strm_8_full_n => inter_strm_8_full_n,
        inter_strm_8_write => stencil_stage_8_U0_inter_strm_8_write,
        inter_strm_8_num_data_valid => stencil_stage_8_U0_inter_strm_8_num_data_valid,
        inter_strm_8_fifo_cap => stencil_stage_8_U0_inter_strm_8_fifo_cap,
        start_out => stencil_stage_8_U0_start_out,
        start_write => stencil_stage_8_U0_start_write);

    stencil_stage_9_U0 : component top_kernel_stencil_stage_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_9_U0_ap_start,
        start_full_n => start_for_stencil_stage_10_U0_full_n,
        ap_done => stencil_stage_9_U0_ap_done,
        ap_continue => stencil_stage_9_U0_ap_continue,
        ap_idle => stencil_stage_9_U0_ap_idle,
        ap_ready => stencil_stage_9_U0_ap_ready,
        inter_strm_8_dout => inter_strm_8_dout,
        inter_strm_8_empty_n => inter_strm_8_empty_n,
        inter_strm_8_read => stencil_stage_9_U0_inter_strm_8_read,
        inter_strm_8_num_data_valid => inter_strm_8_num_data_valid,
        inter_strm_8_fifo_cap => inter_strm_8_fifo_cap,
        inter_strm_9_din => stencil_stage_9_U0_inter_strm_9_din,
        inter_strm_9_full_n => inter_strm_9_full_n,
        inter_strm_9_write => stencil_stage_9_U0_inter_strm_9_write,
        inter_strm_9_num_data_valid => stencil_stage_9_U0_inter_strm_9_num_data_valid,
        inter_strm_9_fifo_cap => stencil_stage_9_U0_inter_strm_9_fifo_cap,
        start_out => stencil_stage_9_U0_start_out,
        start_write => stencil_stage_9_U0_start_write);

    stencil_stage_10_U0 : component top_kernel_stencil_stage_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_10_U0_ap_start,
        start_full_n => start_for_stencil_stage_11_U0_full_n,
        ap_done => stencil_stage_10_U0_ap_done,
        ap_continue => stencil_stage_10_U0_ap_continue,
        ap_idle => stencil_stage_10_U0_ap_idle,
        ap_ready => stencil_stage_10_U0_ap_ready,
        inter_strm_9_dout => inter_strm_9_dout,
        inter_strm_9_empty_n => inter_strm_9_empty_n,
        inter_strm_9_read => stencil_stage_10_U0_inter_strm_9_read,
        inter_strm_9_num_data_valid => inter_strm_9_num_data_valid,
        inter_strm_9_fifo_cap => inter_strm_9_fifo_cap,
        inter_strm_10_din => stencil_stage_10_U0_inter_strm_10_din,
        inter_strm_10_full_n => inter_strm_10_full_n,
        inter_strm_10_write => stencil_stage_10_U0_inter_strm_10_write,
        inter_strm_10_num_data_valid => stencil_stage_10_U0_inter_strm_10_num_data_valid,
        inter_strm_10_fifo_cap => stencil_stage_10_U0_inter_strm_10_fifo_cap,
        start_out => stencil_stage_10_U0_start_out,
        start_write => stencil_stage_10_U0_start_write);

    stencil_stage_11_U0 : component top_kernel_stencil_stage_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_11_U0_ap_start,
        start_full_n => start_for_stencil_stage_12_U0_full_n,
        ap_done => stencil_stage_11_U0_ap_done,
        ap_continue => stencil_stage_11_U0_ap_continue,
        ap_idle => stencil_stage_11_U0_ap_idle,
        ap_ready => stencil_stage_11_U0_ap_ready,
        inter_strm_10_dout => inter_strm_10_dout,
        inter_strm_10_empty_n => inter_strm_10_empty_n,
        inter_strm_10_read => stencil_stage_11_U0_inter_strm_10_read,
        inter_strm_10_num_data_valid => inter_strm_10_num_data_valid,
        inter_strm_10_fifo_cap => inter_strm_10_fifo_cap,
        inter_strm_11_din => stencil_stage_11_U0_inter_strm_11_din,
        inter_strm_11_full_n => inter_strm_11_full_n,
        inter_strm_11_write => stencil_stage_11_U0_inter_strm_11_write,
        inter_strm_11_num_data_valid => stencil_stage_11_U0_inter_strm_11_num_data_valid,
        inter_strm_11_fifo_cap => stencil_stage_11_U0_inter_strm_11_fifo_cap,
        start_out => stencil_stage_11_U0_start_out,
        start_write => stencil_stage_11_U0_start_write);

    stencil_stage_12_U0 : component top_kernel_stencil_stage_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_12_U0_ap_start,
        start_full_n => start_for_stencil_stage_13_U0_full_n,
        ap_done => stencil_stage_12_U0_ap_done,
        ap_continue => stencil_stage_12_U0_ap_continue,
        ap_idle => stencil_stage_12_U0_ap_idle,
        ap_ready => stencil_stage_12_U0_ap_ready,
        inter_strm_11_dout => inter_strm_11_dout,
        inter_strm_11_empty_n => inter_strm_11_empty_n,
        inter_strm_11_read => stencil_stage_12_U0_inter_strm_11_read,
        inter_strm_11_num_data_valid => inter_strm_11_num_data_valid,
        inter_strm_11_fifo_cap => inter_strm_11_fifo_cap,
        inter_strm_12_din => stencil_stage_12_U0_inter_strm_12_din,
        inter_strm_12_full_n => inter_strm_12_full_n,
        inter_strm_12_write => stencil_stage_12_U0_inter_strm_12_write,
        inter_strm_12_num_data_valid => stencil_stage_12_U0_inter_strm_12_num_data_valid,
        inter_strm_12_fifo_cap => stencil_stage_12_U0_inter_strm_12_fifo_cap,
        start_out => stencil_stage_12_U0_start_out,
        start_write => stencil_stage_12_U0_start_write);

    stencil_stage_13_U0 : component top_kernel_stencil_stage_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_13_U0_ap_start,
        start_full_n => start_for_stencil_stage_14_U0_full_n,
        ap_done => stencil_stage_13_U0_ap_done,
        ap_continue => stencil_stage_13_U0_ap_continue,
        ap_idle => stencil_stage_13_U0_ap_idle,
        ap_ready => stencil_stage_13_U0_ap_ready,
        inter_strm_12_dout => inter_strm_12_dout,
        inter_strm_12_empty_n => inter_strm_12_empty_n,
        inter_strm_12_read => stencil_stage_13_U0_inter_strm_12_read,
        inter_strm_12_num_data_valid => inter_strm_12_num_data_valid,
        inter_strm_12_fifo_cap => inter_strm_12_fifo_cap,
        inter_strm_13_din => stencil_stage_13_U0_inter_strm_13_din,
        inter_strm_13_full_n => inter_strm_13_full_n,
        inter_strm_13_write => stencil_stage_13_U0_inter_strm_13_write,
        inter_strm_13_num_data_valid => stencil_stage_13_U0_inter_strm_13_num_data_valid,
        inter_strm_13_fifo_cap => stencil_stage_13_U0_inter_strm_13_fifo_cap,
        start_out => stencil_stage_13_U0_start_out,
        start_write => stencil_stage_13_U0_start_write);

    stencil_stage_14_U0 : component top_kernel_stencil_stage_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_14_U0_ap_start,
        start_full_n => start_for_stencil_stage_15_U0_full_n,
        ap_done => stencil_stage_14_U0_ap_done,
        ap_continue => stencil_stage_14_U0_ap_continue,
        ap_idle => stencil_stage_14_U0_ap_idle,
        ap_ready => stencil_stage_14_U0_ap_ready,
        inter_strm_13_dout => inter_strm_13_dout,
        inter_strm_13_empty_n => inter_strm_13_empty_n,
        inter_strm_13_read => stencil_stage_14_U0_inter_strm_13_read,
        inter_strm_13_num_data_valid => inter_strm_13_num_data_valid,
        inter_strm_13_fifo_cap => inter_strm_13_fifo_cap,
        inter_strm_14_din => stencil_stage_14_U0_inter_strm_14_din,
        inter_strm_14_full_n => inter_strm_14_full_n,
        inter_strm_14_write => stencil_stage_14_U0_inter_strm_14_write,
        inter_strm_14_num_data_valid => stencil_stage_14_U0_inter_strm_14_num_data_valid,
        inter_strm_14_fifo_cap => stencil_stage_14_U0_inter_strm_14_fifo_cap,
        start_out => stencil_stage_14_U0_start_out,
        start_write => stencil_stage_14_U0_start_write);

    stencil_stage_15_U0 : component top_kernel_stencil_stage_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_15_U0_ap_start,
        start_full_n => start_for_stencil_stage_16_U0_full_n,
        ap_done => stencil_stage_15_U0_ap_done,
        ap_continue => stencil_stage_15_U0_ap_continue,
        ap_idle => stencil_stage_15_U0_ap_idle,
        ap_ready => stencil_stage_15_U0_ap_ready,
        inter_strm_14_dout => inter_strm_14_dout,
        inter_strm_14_empty_n => inter_strm_14_empty_n,
        inter_strm_14_read => stencil_stage_15_U0_inter_strm_14_read,
        inter_strm_14_num_data_valid => inter_strm_14_num_data_valid,
        inter_strm_14_fifo_cap => inter_strm_14_fifo_cap,
        inter_strm_15_din => stencil_stage_15_U0_inter_strm_15_din,
        inter_strm_15_full_n => inter_strm_15_full_n,
        inter_strm_15_write => stencil_stage_15_U0_inter_strm_15_write,
        inter_strm_15_num_data_valid => stencil_stage_15_U0_inter_strm_15_num_data_valid,
        inter_strm_15_fifo_cap => stencil_stage_15_U0_inter_strm_15_fifo_cap,
        start_out => stencil_stage_15_U0_start_out,
        start_write => stencil_stage_15_U0_start_write);

    stencil_stage_16_U0 : component top_kernel_stencil_stage_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_16_U0_ap_start,
        start_full_n => start_for_stencil_stage_17_U0_full_n,
        ap_done => stencil_stage_16_U0_ap_done,
        ap_continue => stencil_stage_16_U0_ap_continue,
        ap_idle => stencil_stage_16_U0_ap_idle,
        ap_ready => stencil_stage_16_U0_ap_ready,
        inter_strm_15_dout => inter_strm_15_dout,
        inter_strm_15_empty_n => inter_strm_15_empty_n,
        inter_strm_15_read => stencil_stage_16_U0_inter_strm_15_read,
        inter_strm_15_num_data_valid => inter_strm_15_num_data_valid,
        inter_strm_15_fifo_cap => inter_strm_15_fifo_cap,
        inter_strm_16_din => stencil_stage_16_U0_inter_strm_16_din,
        inter_strm_16_full_n => inter_strm_16_full_n,
        inter_strm_16_write => stencil_stage_16_U0_inter_strm_16_write,
        inter_strm_16_num_data_valid => stencil_stage_16_U0_inter_strm_16_num_data_valid,
        inter_strm_16_fifo_cap => stencil_stage_16_U0_inter_strm_16_fifo_cap,
        start_out => stencil_stage_16_U0_start_out,
        start_write => stencil_stage_16_U0_start_write);

    stencil_stage_17_U0 : component top_kernel_stencil_stage_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_17_U0_ap_start,
        start_full_n => start_for_stencil_stage_18_U0_full_n,
        ap_done => stencil_stage_17_U0_ap_done,
        ap_continue => stencil_stage_17_U0_ap_continue,
        ap_idle => stencil_stage_17_U0_ap_idle,
        ap_ready => stencil_stage_17_U0_ap_ready,
        inter_strm_16_dout => inter_strm_16_dout,
        inter_strm_16_empty_n => inter_strm_16_empty_n,
        inter_strm_16_read => stencil_stage_17_U0_inter_strm_16_read,
        inter_strm_16_num_data_valid => inter_strm_16_num_data_valid,
        inter_strm_16_fifo_cap => inter_strm_16_fifo_cap,
        inter_strm_17_din => stencil_stage_17_U0_inter_strm_17_din,
        inter_strm_17_full_n => inter_strm_17_full_n,
        inter_strm_17_write => stencil_stage_17_U0_inter_strm_17_write,
        inter_strm_17_num_data_valid => stencil_stage_17_U0_inter_strm_17_num_data_valid,
        inter_strm_17_fifo_cap => stencil_stage_17_U0_inter_strm_17_fifo_cap,
        start_out => stencil_stage_17_U0_start_out,
        start_write => stencil_stage_17_U0_start_write);

    stencil_stage_18_U0 : component top_kernel_stencil_stage_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_18_U0_ap_start,
        start_full_n => start_for_stencil_stage_19_U0_full_n,
        ap_done => stencil_stage_18_U0_ap_done,
        ap_continue => stencil_stage_18_U0_ap_continue,
        ap_idle => stencil_stage_18_U0_ap_idle,
        ap_ready => stencil_stage_18_U0_ap_ready,
        inter_strm_17_dout => inter_strm_17_dout,
        inter_strm_17_empty_n => inter_strm_17_empty_n,
        inter_strm_17_read => stencil_stage_18_U0_inter_strm_17_read,
        inter_strm_17_num_data_valid => inter_strm_17_num_data_valid,
        inter_strm_17_fifo_cap => inter_strm_17_fifo_cap,
        inter_strm_18_din => stencil_stage_18_U0_inter_strm_18_din,
        inter_strm_18_full_n => inter_strm_18_full_n,
        inter_strm_18_write => stencil_stage_18_U0_inter_strm_18_write,
        inter_strm_18_num_data_valid => stencil_stage_18_U0_inter_strm_18_num_data_valid,
        inter_strm_18_fifo_cap => stencil_stage_18_U0_inter_strm_18_fifo_cap,
        start_out => stencil_stage_18_U0_start_out,
        start_write => stencil_stage_18_U0_start_write);

    stencil_stage_19_U0 : component top_kernel_stencil_stage_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_19_U0_ap_start,
        start_full_n => start_for_stencil_stage_20_U0_full_n,
        ap_done => stencil_stage_19_U0_ap_done,
        ap_continue => stencil_stage_19_U0_ap_continue,
        ap_idle => stencil_stage_19_U0_ap_idle,
        ap_ready => stencil_stage_19_U0_ap_ready,
        inter_strm_18_dout => inter_strm_18_dout,
        inter_strm_18_empty_n => inter_strm_18_empty_n,
        inter_strm_18_read => stencil_stage_19_U0_inter_strm_18_read,
        inter_strm_18_num_data_valid => inter_strm_18_num_data_valid,
        inter_strm_18_fifo_cap => inter_strm_18_fifo_cap,
        inter_strm_19_din => stencil_stage_19_U0_inter_strm_19_din,
        inter_strm_19_full_n => inter_strm_19_full_n,
        inter_strm_19_write => stencil_stage_19_U0_inter_strm_19_write,
        inter_strm_19_num_data_valid => stencil_stage_19_U0_inter_strm_19_num_data_valid,
        inter_strm_19_fifo_cap => stencil_stage_19_U0_inter_strm_19_fifo_cap,
        start_out => stencil_stage_19_U0_start_out,
        start_write => stencil_stage_19_U0_start_write);

    stencil_stage_20_U0 : component top_kernel_stencil_stage_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_20_U0_ap_start,
        start_full_n => start_for_stencil_stage_21_U0_full_n,
        ap_done => stencil_stage_20_U0_ap_done,
        ap_continue => stencil_stage_20_U0_ap_continue,
        ap_idle => stencil_stage_20_U0_ap_idle,
        ap_ready => stencil_stage_20_U0_ap_ready,
        inter_strm_19_dout => inter_strm_19_dout,
        inter_strm_19_empty_n => inter_strm_19_empty_n,
        inter_strm_19_read => stencil_stage_20_U0_inter_strm_19_read,
        inter_strm_19_num_data_valid => inter_strm_19_num_data_valid,
        inter_strm_19_fifo_cap => inter_strm_19_fifo_cap,
        inter_strm_20_din => stencil_stage_20_U0_inter_strm_20_din,
        inter_strm_20_full_n => inter_strm_20_full_n,
        inter_strm_20_write => stencil_stage_20_U0_inter_strm_20_write,
        inter_strm_20_num_data_valid => stencil_stage_20_U0_inter_strm_20_num_data_valid,
        inter_strm_20_fifo_cap => stencil_stage_20_U0_inter_strm_20_fifo_cap,
        start_out => stencil_stage_20_U0_start_out,
        start_write => stencil_stage_20_U0_start_write);

    stencil_stage_21_U0 : component top_kernel_stencil_stage_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_21_U0_ap_start,
        start_full_n => start_for_stencil_stage_22_U0_full_n,
        ap_done => stencil_stage_21_U0_ap_done,
        ap_continue => stencil_stage_21_U0_ap_continue,
        ap_idle => stencil_stage_21_U0_ap_idle,
        ap_ready => stencil_stage_21_U0_ap_ready,
        inter_strm_20_dout => inter_strm_20_dout,
        inter_strm_20_empty_n => inter_strm_20_empty_n,
        inter_strm_20_read => stencil_stage_21_U0_inter_strm_20_read,
        inter_strm_20_num_data_valid => inter_strm_20_num_data_valid,
        inter_strm_20_fifo_cap => inter_strm_20_fifo_cap,
        inter_strm_21_din => stencil_stage_21_U0_inter_strm_21_din,
        inter_strm_21_full_n => inter_strm_21_full_n,
        inter_strm_21_write => stencil_stage_21_U0_inter_strm_21_write,
        inter_strm_21_num_data_valid => stencil_stage_21_U0_inter_strm_21_num_data_valid,
        inter_strm_21_fifo_cap => stencil_stage_21_U0_inter_strm_21_fifo_cap,
        start_out => stencil_stage_21_U0_start_out,
        start_write => stencil_stage_21_U0_start_write);

    stencil_stage_22_U0 : component top_kernel_stencil_stage_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_22_U0_ap_start,
        start_full_n => start_for_stencil_stage_23_U0_full_n,
        ap_done => stencil_stage_22_U0_ap_done,
        ap_continue => stencil_stage_22_U0_ap_continue,
        ap_idle => stencil_stage_22_U0_ap_idle,
        ap_ready => stencil_stage_22_U0_ap_ready,
        inter_strm_21_dout => inter_strm_21_dout,
        inter_strm_21_empty_n => inter_strm_21_empty_n,
        inter_strm_21_read => stencil_stage_22_U0_inter_strm_21_read,
        inter_strm_21_num_data_valid => inter_strm_21_num_data_valid,
        inter_strm_21_fifo_cap => inter_strm_21_fifo_cap,
        inter_strm_22_din => stencil_stage_22_U0_inter_strm_22_din,
        inter_strm_22_full_n => inter_strm_22_full_n,
        inter_strm_22_write => stencil_stage_22_U0_inter_strm_22_write,
        inter_strm_22_num_data_valid => stencil_stage_22_U0_inter_strm_22_num_data_valid,
        inter_strm_22_fifo_cap => stencil_stage_22_U0_inter_strm_22_fifo_cap,
        start_out => stencil_stage_22_U0_start_out,
        start_write => stencil_stage_22_U0_start_write);

    stencil_stage_23_U0 : component top_kernel_stencil_stage_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_23_U0_ap_start,
        start_full_n => start_for_stencil_stage_24_U0_full_n,
        ap_done => stencil_stage_23_U0_ap_done,
        ap_continue => stencil_stage_23_U0_ap_continue,
        ap_idle => stencil_stage_23_U0_ap_idle,
        ap_ready => stencil_stage_23_U0_ap_ready,
        inter_strm_22_dout => inter_strm_22_dout,
        inter_strm_22_empty_n => inter_strm_22_empty_n,
        inter_strm_22_read => stencil_stage_23_U0_inter_strm_22_read,
        inter_strm_22_num_data_valid => inter_strm_22_num_data_valid,
        inter_strm_22_fifo_cap => inter_strm_22_fifo_cap,
        inter_strm_23_din => stencil_stage_23_U0_inter_strm_23_din,
        inter_strm_23_full_n => inter_strm_23_full_n,
        inter_strm_23_write => stencil_stage_23_U0_inter_strm_23_write,
        inter_strm_23_num_data_valid => stencil_stage_23_U0_inter_strm_23_num_data_valid,
        inter_strm_23_fifo_cap => stencil_stage_23_U0_inter_strm_23_fifo_cap,
        start_out => stencil_stage_23_U0_start_out,
        start_write => stencil_stage_23_U0_start_write);

    stencil_stage_24_U0 : component top_kernel_stencil_stage_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_24_U0_ap_start,
        start_full_n => start_for_stencil_stage_25_U0_full_n,
        ap_done => stencil_stage_24_U0_ap_done,
        ap_continue => stencil_stage_24_U0_ap_continue,
        ap_idle => stencil_stage_24_U0_ap_idle,
        ap_ready => stencil_stage_24_U0_ap_ready,
        inter_strm_23_dout => inter_strm_23_dout,
        inter_strm_23_empty_n => inter_strm_23_empty_n,
        inter_strm_23_read => stencil_stage_24_U0_inter_strm_23_read,
        inter_strm_23_num_data_valid => inter_strm_23_num_data_valid,
        inter_strm_23_fifo_cap => inter_strm_23_fifo_cap,
        inter_strm_24_din => stencil_stage_24_U0_inter_strm_24_din,
        inter_strm_24_full_n => inter_strm_24_full_n,
        inter_strm_24_write => stencil_stage_24_U0_inter_strm_24_write,
        inter_strm_24_num_data_valid => stencil_stage_24_U0_inter_strm_24_num_data_valid,
        inter_strm_24_fifo_cap => stencil_stage_24_U0_inter_strm_24_fifo_cap,
        start_out => stencil_stage_24_U0_start_out,
        start_write => stencil_stage_24_U0_start_write);

    stencil_stage_25_U0 : component top_kernel_stencil_stage_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_25_U0_ap_start,
        start_full_n => start_for_stencil_stage_26_U0_full_n,
        ap_done => stencil_stage_25_U0_ap_done,
        ap_continue => stencil_stage_25_U0_ap_continue,
        ap_idle => stencil_stage_25_U0_ap_idle,
        ap_ready => stencil_stage_25_U0_ap_ready,
        inter_strm_24_dout => inter_strm_24_dout,
        inter_strm_24_empty_n => inter_strm_24_empty_n,
        inter_strm_24_read => stencil_stage_25_U0_inter_strm_24_read,
        inter_strm_24_num_data_valid => inter_strm_24_num_data_valid,
        inter_strm_24_fifo_cap => inter_strm_24_fifo_cap,
        inter_strm_25_din => stencil_stage_25_U0_inter_strm_25_din,
        inter_strm_25_full_n => inter_strm_25_full_n,
        inter_strm_25_write => stencil_stage_25_U0_inter_strm_25_write,
        inter_strm_25_num_data_valid => stencil_stage_25_U0_inter_strm_25_num_data_valid,
        inter_strm_25_fifo_cap => stencil_stage_25_U0_inter_strm_25_fifo_cap,
        start_out => stencil_stage_25_U0_start_out,
        start_write => stencil_stage_25_U0_start_write);

    stencil_stage_26_U0 : component top_kernel_stencil_stage_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_26_U0_ap_start,
        start_full_n => start_for_stencil_stage_27_U0_full_n,
        ap_done => stencil_stage_26_U0_ap_done,
        ap_continue => stencil_stage_26_U0_ap_continue,
        ap_idle => stencil_stage_26_U0_ap_idle,
        ap_ready => stencil_stage_26_U0_ap_ready,
        inter_strm_25_dout => inter_strm_25_dout,
        inter_strm_25_empty_n => inter_strm_25_empty_n,
        inter_strm_25_read => stencil_stage_26_U0_inter_strm_25_read,
        inter_strm_25_num_data_valid => inter_strm_25_num_data_valid,
        inter_strm_25_fifo_cap => inter_strm_25_fifo_cap,
        inter_strm_26_din => stencil_stage_26_U0_inter_strm_26_din,
        inter_strm_26_full_n => inter_strm_26_full_n,
        inter_strm_26_write => stencil_stage_26_U0_inter_strm_26_write,
        inter_strm_26_num_data_valid => stencil_stage_26_U0_inter_strm_26_num_data_valid,
        inter_strm_26_fifo_cap => stencil_stage_26_U0_inter_strm_26_fifo_cap,
        start_out => stencil_stage_26_U0_start_out,
        start_write => stencil_stage_26_U0_start_write);

    stencil_stage_27_U0 : component top_kernel_stencil_stage_27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_27_U0_ap_start,
        start_full_n => start_for_stencil_stage_28_U0_full_n,
        ap_done => stencil_stage_27_U0_ap_done,
        ap_continue => stencil_stage_27_U0_ap_continue,
        ap_idle => stencil_stage_27_U0_ap_idle,
        ap_ready => stencil_stage_27_U0_ap_ready,
        inter_strm_26_dout => inter_strm_26_dout,
        inter_strm_26_empty_n => inter_strm_26_empty_n,
        inter_strm_26_read => stencil_stage_27_U0_inter_strm_26_read,
        inter_strm_26_num_data_valid => inter_strm_26_num_data_valid,
        inter_strm_26_fifo_cap => inter_strm_26_fifo_cap,
        inter_strm_27_din => stencil_stage_27_U0_inter_strm_27_din,
        inter_strm_27_full_n => inter_strm_27_full_n,
        inter_strm_27_write => stencil_stage_27_U0_inter_strm_27_write,
        inter_strm_27_num_data_valid => stencil_stage_27_U0_inter_strm_27_num_data_valid,
        inter_strm_27_fifo_cap => stencil_stage_27_U0_inter_strm_27_fifo_cap,
        start_out => stencil_stage_27_U0_start_out,
        start_write => stencil_stage_27_U0_start_write);

    stencil_stage_28_U0 : component top_kernel_stencil_stage_28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_28_U0_ap_start,
        start_full_n => start_for_stencil_stage_29_U0_full_n,
        ap_done => stencil_stage_28_U0_ap_done,
        ap_continue => stencil_stage_28_U0_ap_continue,
        ap_idle => stencil_stage_28_U0_ap_idle,
        ap_ready => stencil_stage_28_U0_ap_ready,
        inter_strm_27_dout => inter_strm_27_dout,
        inter_strm_27_empty_n => inter_strm_27_empty_n,
        inter_strm_27_read => stencil_stage_28_U0_inter_strm_27_read,
        inter_strm_27_num_data_valid => inter_strm_27_num_data_valid,
        inter_strm_27_fifo_cap => inter_strm_27_fifo_cap,
        inter_strm_28_din => stencil_stage_28_U0_inter_strm_28_din,
        inter_strm_28_full_n => inter_strm_28_full_n,
        inter_strm_28_write => stencil_stage_28_U0_inter_strm_28_write,
        inter_strm_28_num_data_valid => stencil_stage_28_U0_inter_strm_28_num_data_valid,
        inter_strm_28_fifo_cap => stencil_stage_28_U0_inter_strm_28_fifo_cap,
        start_out => stencil_stage_28_U0_start_out,
        start_write => stencil_stage_28_U0_start_write);

    stencil_stage_29_U0 : component top_kernel_stencil_stage_29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_29_U0_ap_start,
        start_full_n => start_for_stencil_stage_U0_full_n,
        ap_done => stencil_stage_29_U0_ap_done,
        ap_continue => stencil_stage_29_U0_ap_continue,
        ap_idle => stencil_stage_29_U0_ap_idle,
        ap_ready => stencil_stage_29_U0_ap_ready,
        inter_strm_28_dout => inter_strm_28_dout,
        inter_strm_28_empty_n => inter_strm_28_empty_n,
        inter_strm_28_read => stencil_stage_29_U0_inter_strm_28_read,
        inter_strm_28_num_data_valid => inter_strm_28_num_data_valid,
        inter_strm_28_fifo_cap => inter_strm_28_fifo_cap,
        inter_strm_29_din => stencil_stage_29_U0_inter_strm_29_din,
        inter_strm_29_full_n => inter_strm_29_full_n,
        inter_strm_29_write => stencil_stage_29_U0_inter_strm_29_write,
        inter_strm_29_num_data_valid => stencil_stage_29_U0_inter_strm_29_num_data_valid,
        inter_strm_29_fifo_cap => stencil_stage_29_U0_inter_strm_29_fifo_cap,
        start_out => stencil_stage_29_U0_start_out,
        start_write => stencil_stage_29_U0_start_write);

    stencil_stage_U0 : component top_kernel_stencil_stage
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => stencil_stage_U0_ap_start,
        ap_done => stencil_stage_U0_ap_done,
        ap_continue => stencil_stage_U0_ap_continue,
        ap_idle => stencil_stage_U0_ap_idle,
        ap_ready => stencil_stage_U0_ap_ready,
        inter_strm_29_dout => inter_strm_29_dout,
        inter_strm_29_empty_n => inter_strm_29_empty_n,
        inter_strm_29_read => stencil_stage_U0_inter_strm_29_read,
        inter_strm_29_num_data_valid => inter_strm_29_num_data_valid,
        inter_strm_29_fifo_cap => inter_strm_29_fifo_cap,
        inter_strm_30_din => stencil_stage_U0_inter_strm_30_din,
        inter_strm_30_full_n => inter_strm_30_full_n,
        inter_strm_30_write => stencil_stage_U0_inter_strm_30_write,
        inter_strm_30_num_data_valid => stencil_stage_U0_inter_strm_30_num_data_valid,
        inter_strm_30_fifo_cap => stencil_stage_U0_inter_strm_30_fifo_cap);

    write_output_U0 : component top_kernel_write_output
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_output_U0_ap_start,
        ap_done => write_output_U0_ap_done,
        ap_continue => write_output_U0_ap_continue,
        ap_idle => write_output_U0_ap_idle,
        ap_ready => write_output_U0_ap_ready,
        out_r_dout => A_out_c_dout,
        out_r_empty_n => A_out_c_empty_n,
        out_r_read => write_output_U0_out_r_read,
        out_r_num_data_valid => A_out_c_num_data_valid,
        out_r_fifo_cap => A_out_c_fifo_cap,
        m_axi_gmem1_0_AWVALID => write_output_U0_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR => write_output_U0_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => write_output_U0_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => write_output_U0_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => write_output_U0_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => write_output_U0_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => write_output_U0_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => write_output_U0_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => write_output_U0_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => write_output_U0_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => write_output_U0_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => write_output_U0_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => write_output_U0_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA => write_output_U0_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => write_output_U0_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => write_output_U0_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => write_output_U0_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => write_output_U0_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => write_output_U0_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => ap_const_logic_0,
        m_axi_gmem1_0_ARADDR => write_output_U0_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => write_output_U0_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => write_output_U0_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => write_output_U0_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => write_output_U0_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => write_output_U0_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => write_output_U0_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => write_output_U0_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => write_output_U0_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => write_output_U0_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => write_output_U0_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => ap_const_logic_0,
        m_axi_gmem1_0_RREADY => write_output_U0_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => ap_const_lv32_0,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY => write_output_U0_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => gmem1_0_BRESP,
        m_axi_gmem1_0_BID => gmem1_0_BID,
        m_axi_gmem1_0_BUSER => gmem1_0_BUSER,
        inter_strm_30_dout => inter_strm_30_dout,
        inter_strm_30_empty_n => inter_strm_30_empty_n,
        inter_strm_30_read => write_output_U0_inter_strm_30_read,
        inter_strm_30_num_data_valid => inter_strm_30_num_data_valid,
        inter_strm_30_fifo_cap => inter_strm_30_fifo_cap);

    A_out_c_U : component top_kernel_fifo_w64_d33_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_A_out_c_din,
        if_full_n => A_out_c_full_n,
        if_write => entry_proc_U0_A_out_c_write,
        if_dout => A_out_c_dout,
        if_empty_n => A_out_c_empty_n,
        if_read => write_output_U0_out_r_read,
        if_num_data_valid => A_out_c_num_data_valid,
        if_fifo_cap => A_out_c_fifo_cap);

    inter_strm_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_inter_strm_0_din,
        if_full_n => inter_strm_full_n,
        if_write => read_input_U0_inter_strm_0_write,
        if_dout => inter_strm_dout,
        if_empty_n => inter_strm_empty_n,
        if_read => stencil_stage_1_U0_inter_strm_0_read,
        if_num_data_valid => inter_strm_num_data_valid,
        if_fifo_cap => inter_strm_fifo_cap);

    inter_strm_1_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_1_U0_inter_strm_1_din,
        if_full_n => inter_strm_1_full_n,
        if_write => stencil_stage_1_U0_inter_strm_1_write,
        if_dout => inter_strm_1_dout,
        if_empty_n => inter_strm_1_empty_n,
        if_read => stencil_stage_2_U0_inter_strm_1_read,
        if_num_data_valid => inter_strm_1_num_data_valid,
        if_fifo_cap => inter_strm_1_fifo_cap);

    inter_strm_2_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_2_U0_inter_strm_2_din,
        if_full_n => inter_strm_2_full_n,
        if_write => stencil_stage_2_U0_inter_strm_2_write,
        if_dout => inter_strm_2_dout,
        if_empty_n => inter_strm_2_empty_n,
        if_read => stencil_stage_3_U0_inter_strm_2_read,
        if_num_data_valid => inter_strm_2_num_data_valid,
        if_fifo_cap => inter_strm_2_fifo_cap);

    inter_strm_3_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_3_U0_inter_strm_3_din,
        if_full_n => inter_strm_3_full_n,
        if_write => stencil_stage_3_U0_inter_strm_3_write,
        if_dout => inter_strm_3_dout,
        if_empty_n => inter_strm_3_empty_n,
        if_read => stencil_stage_4_U0_inter_strm_3_read,
        if_num_data_valid => inter_strm_3_num_data_valid,
        if_fifo_cap => inter_strm_3_fifo_cap);

    inter_strm_4_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_4_U0_inter_strm_4_din,
        if_full_n => inter_strm_4_full_n,
        if_write => stencil_stage_4_U0_inter_strm_4_write,
        if_dout => inter_strm_4_dout,
        if_empty_n => inter_strm_4_empty_n,
        if_read => stencil_stage_5_U0_inter_strm_4_read,
        if_num_data_valid => inter_strm_4_num_data_valid,
        if_fifo_cap => inter_strm_4_fifo_cap);

    inter_strm_5_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_5_U0_inter_strm_5_din,
        if_full_n => inter_strm_5_full_n,
        if_write => stencil_stage_5_U0_inter_strm_5_write,
        if_dout => inter_strm_5_dout,
        if_empty_n => inter_strm_5_empty_n,
        if_read => stencil_stage_6_U0_inter_strm_5_read,
        if_num_data_valid => inter_strm_5_num_data_valid,
        if_fifo_cap => inter_strm_5_fifo_cap);

    inter_strm_6_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_6_U0_inter_strm_6_din,
        if_full_n => inter_strm_6_full_n,
        if_write => stencil_stage_6_U0_inter_strm_6_write,
        if_dout => inter_strm_6_dout,
        if_empty_n => inter_strm_6_empty_n,
        if_read => stencil_stage_7_U0_inter_strm_6_read,
        if_num_data_valid => inter_strm_6_num_data_valid,
        if_fifo_cap => inter_strm_6_fifo_cap);

    inter_strm_7_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_7_U0_inter_strm_7_din,
        if_full_n => inter_strm_7_full_n,
        if_write => stencil_stage_7_U0_inter_strm_7_write,
        if_dout => inter_strm_7_dout,
        if_empty_n => inter_strm_7_empty_n,
        if_read => stencil_stage_8_U0_inter_strm_7_read,
        if_num_data_valid => inter_strm_7_num_data_valid,
        if_fifo_cap => inter_strm_7_fifo_cap);

    inter_strm_8_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_8_U0_inter_strm_8_din,
        if_full_n => inter_strm_8_full_n,
        if_write => stencil_stage_8_U0_inter_strm_8_write,
        if_dout => inter_strm_8_dout,
        if_empty_n => inter_strm_8_empty_n,
        if_read => stencil_stage_9_U0_inter_strm_8_read,
        if_num_data_valid => inter_strm_8_num_data_valid,
        if_fifo_cap => inter_strm_8_fifo_cap);

    inter_strm_9_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_9_U0_inter_strm_9_din,
        if_full_n => inter_strm_9_full_n,
        if_write => stencil_stage_9_U0_inter_strm_9_write,
        if_dout => inter_strm_9_dout,
        if_empty_n => inter_strm_9_empty_n,
        if_read => stencil_stage_10_U0_inter_strm_9_read,
        if_num_data_valid => inter_strm_9_num_data_valid,
        if_fifo_cap => inter_strm_9_fifo_cap);

    inter_strm_10_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_10_U0_inter_strm_10_din,
        if_full_n => inter_strm_10_full_n,
        if_write => stencil_stage_10_U0_inter_strm_10_write,
        if_dout => inter_strm_10_dout,
        if_empty_n => inter_strm_10_empty_n,
        if_read => stencil_stage_11_U0_inter_strm_10_read,
        if_num_data_valid => inter_strm_10_num_data_valid,
        if_fifo_cap => inter_strm_10_fifo_cap);

    inter_strm_11_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_11_U0_inter_strm_11_din,
        if_full_n => inter_strm_11_full_n,
        if_write => stencil_stage_11_U0_inter_strm_11_write,
        if_dout => inter_strm_11_dout,
        if_empty_n => inter_strm_11_empty_n,
        if_read => stencil_stage_12_U0_inter_strm_11_read,
        if_num_data_valid => inter_strm_11_num_data_valid,
        if_fifo_cap => inter_strm_11_fifo_cap);

    inter_strm_12_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_12_U0_inter_strm_12_din,
        if_full_n => inter_strm_12_full_n,
        if_write => stencil_stage_12_U0_inter_strm_12_write,
        if_dout => inter_strm_12_dout,
        if_empty_n => inter_strm_12_empty_n,
        if_read => stencil_stage_13_U0_inter_strm_12_read,
        if_num_data_valid => inter_strm_12_num_data_valid,
        if_fifo_cap => inter_strm_12_fifo_cap);

    inter_strm_13_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_13_U0_inter_strm_13_din,
        if_full_n => inter_strm_13_full_n,
        if_write => stencil_stage_13_U0_inter_strm_13_write,
        if_dout => inter_strm_13_dout,
        if_empty_n => inter_strm_13_empty_n,
        if_read => stencil_stage_14_U0_inter_strm_13_read,
        if_num_data_valid => inter_strm_13_num_data_valid,
        if_fifo_cap => inter_strm_13_fifo_cap);

    inter_strm_14_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_14_U0_inter_strm_14_din,
        if_full_n => inter_strm_14_full_n,
        if_write => stencil_stage_14_U0_inter_strm_14_write,
        if_dout => inter_strm_14_dout,
        if_empty_n => inter_strm_14_empty_n,
        if_read => stencil_stage_15_U0_inter_strm_14_read,
        if_num_data_valid => inter_strm_14_num_data_valid,
        if_fifo_cap => inter_strm_14_fifo_cap);

    inter_strm_15_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_15_U0_inter_strm_15_din,
        if_full_n => inter_strm_15_full_n,
        if_write => stencil_stage_15_U0_inter_strm_15_write,
        if_dout => inter_strm_15_dout,
        if_empty_n => inter_strm_15_empty_n,
        if_read => stencil_stage_16_U0_inter_strm_15_read,
        if_num_data_valid => inter_strm_15_num_data_valid,
        if_fifo_cap => inter_strm_15_fifo_cap);

    inter_strm_16_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_16_U0_inter_strm_16_din,
        if_full_n => inter_strm_16_full_n,
        if_write => stencil_stage_16_U0_inter_strm_16_write,
        if_dout => inter_strm_16_dout,
        if_empty_n => inter_strm_16_empty_n,
        if_read => stencil_stage_17_U0_inter_strm_16_read,
        if_num_data_valid => inter_strm_16_num_data_valid,
        if_fifo_cap => inter_strm_16_fifo_cap);

    inter_strm_17_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_17_U0_inter_strm_17_din,
        if_full_n => inter_strm_17_full_n,
        if_write => stencil_stage_17_U0_inter_strm_17_write,
        if_dout => inter_strm_17_dout,
        if_empty_n => inter_strm_17_empty_n,
        if_read => stencil_stage_18_U0_inter_strm_17_read,
        if_num_data_valid => inter_strm_17_num_data_valid,
        if_fifo_cap => inter_strm_17_fifo_cap);

    inter_strm_18_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_18_U0_inter_strm_18_din,
        if_full_n => inter_strm_18_full_n,
        if_write => stencil_stage_18_U0_inter_strm_18_write,
        if_dout => inter_strm_18_dout,
        if_empty_n => inter_strm_18_empty_n,
        if_read => stencil_stage_19_U0_inter_strm_18_read,
        if_num_data_valid => inter_strm_18_num_data_valid,
        if_fifo_cap => inter_strm_18_fifo_cap);

    inter_strm_19_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_19_U0_inter_strm_19_din,
        if_full_n => inter_strm_19_full_n,
        if_write => stencil_stage_19_U0_inter_strm_19_write,
        if_dout => inter_strm_19_dout,
        if_empty_n => inter_strm_19_empty_n,
        if_read => stencil_stage_20_U0_inter_strm_19_read,
        if_num_data_valid => inter_strm_19_num_data_valid,
        if_fifo_cap => inter_strm_19_fifo_cap);

    inter_strm_20_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_20_U0_inter_strm_20_din,
        if_full_n => inter_strm_20_full_n,
        if_write => stencil_stage_20_U0_inter_strm_20_write,
        if_dout => inter_strm_20_dout,
        if_empty_n => inter_strm_20_empty_n,
        if_read => stencil_stage_21_U0_inter_strm_20_read,
        if_num_data_valid => inter_strm_20_num_data_valid,
        if_fifo_cap => inter_strm_20_fifo_cap);

    inter_strm_21_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_21_U0_inter_strm_21_din,
        if_full_n => inter_strm_21_full_n,
        if_write => stencil_stage_21_U0_inter_strm_21_write,
        if_dout => inter_strm_21_dout,
        if_empty_n => inter_strm_21_empty_n,
        if_read => stencil_stage_22_U0_inter_strm_21_read,
        if_num_data_valid => inter_strm_21_num_data_valid,
        if_fifo_cap => inter_strm_21_fifo_cap);

    inter_strm_22_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_22_U0_inter_strm_22_din,
        if_full_n => inter_strm_22_full_n,
        if_write => stencil_stage_22_U0_inter_strm_22_write,
        if_dout => inter_strm_22_dout,
        if_empty_n => inter_strm_22_empty_n,
        if_read => stencil_stage_23_U0_inter_strm_22_read,
        if_num_data_valid => inter_strm_22_num_data_valid,
        if_fifo_cap => inter_strm_22_fifo_cap);

    inter_strm_23_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_23_U0_inter_strm_23_din,
        if_full_n => inter_strm_23_full_n,
        if_write => stencil_stage_23_U0_inter_strm_23_write,
        if_dout => inter_strm_23_dout,
        if_empty_n => inter_strm_23_empty_n,
        if_read => stencil_stage_24_U0_inter_strm_23_read,
        if_num_data_valid => inter_strm_23_num_data_valid,
        if_fifo_cap => inter_strm_23_fifo_cap);

    inter_strm_24_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_24_U0_inter_strm_24_din,
        if_full_n => inter_strm_24_full_n,
        if_write => stencil_stage_24_U0_inter_strm_24_write,
        if_dout => inter_strm_24_dout,
        if_empty_n => inter_strm_24_empty_n,
        if_read => stencil_stage_25_U0_inter_strm_24_read,
        if_num_data_valid => inter_strm_24_num_data_valid,
        if_fifo_cap => inter_strm_24_fifo_cap);

    inter_strm_25_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_25_U0_inter_strm_25_din,
        if_full_n => inter_strm_25_full_n,
        if_write => stencil_stage_25_U0_inter_strm_25_write,
        if_dout => inter_strm_25_dout,
        if_empty_n => inter_strm_25_empty_n,
        if_read => stencil_stage_26_U0_inter_strm_25_read,
        if_num_data_valid => inter_strm_25_num_data_valid,
        if_fifo_cap => inter_strm_25_fifo_cap);

    inter_strm_26_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_26_U0_inter_strm_26_din,
        if_full_n => inter_strm_26_full_n,
        if_write => stencil_stage_26_U0_inter_strm_26_write,
        if_dout => inter_strm_26_dout,
        if_empty_n => inter_strm_26_empty_n,
        if_read => stencil_stage_27_U0_inter_strm_26_read,
        if_num_data_valid => inter_strm_26_num_data_valid,
        if_fifo_cap => inter_strm_26_fifo_cap);

    inter_strm_27_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_27_U0_inter_strm_27_din,
        if_full_n => inter_strm_27_full_n,
        if_write => stencil_stage_27_U0_inter_strm_27_write,
        if_dout => inter_strm_27_dout,
        if_empty_n => inter_strm_27_empty_n,
        if_read => stencil_stage_28_U0_inter_strm_27_read,
        if_num_data_valid => inter_strm_27_num_data_valid,
        if_fifo_cap => inter_strm_27_fifo_cap);

    inter_strm_28_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_28_U0_inter_strm_28_din,
        if_full_n => inter_strm_28_full_n,
        if_write => stencil_stage_28_U0_inter_strm_28_write,
        if_dout => inter_strm_28_dout,
        if_empty_n => inter_strm_28_empty_n,
        if_read => stencil_stage_29_U0_inter_strm_28_read,
        if_num_data_valid => inter_strm_28_num_data_valid,
        if_fifo_cap => inter_strm_28_fifo_cap);

    inter_strm_29_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_29_U0_inter_strm_29_din,
        if_full_n => inter_strm_29_full_n,
        if_write => stencil_stage_29_U0_inter_strm_29_write,
        if_dout => inter_strm_29_dout,
        if_empty_n => inter_strm_29_empty_n,
        if_read => stencil_stage_U0_inter_strm_29_read,
        if_num_data_valid => inter_strm_29_num_data_valid,
        if_fifo_cap => inter_strm_29_fifo_cap);

    inter_strm_30_U : component top_kernel_fifo_w24_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stencil_stage_U0_inter_strm_30_din,
        if_full_n => inter_strm_30_full_n,
        if_write => stencil_stage_U0_inter_strm_30_write,
        if_dout => inter_strm_30_dout,
        if_empty_n => inter_strm_30_empty_n,
        if_read => write_output_U0_inter_strm_30_read,
        if_num_data_valid => inter_strm_30_num_data_valid,
        if_fifo_cap => inter_strm_30_fifo_cap);

    start_for_write_output_U0_U : component top_kernel_start_for_write_output_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_output_U0_din,
        if_full_n => start_for_write_output_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_write_output_U0_dout,
        if_empty_n => start_for_write_output_U0_empty_n,
        if_read => write_output_U0_ap_ready);

    start_for_stencil_stage_1_U0_U : component top_kernel_start_for_stencil_stage_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_1_U0_din,
        if_full_n => start_for_stencil_stage_1_U0_full_n,
        if_write => read_input_U0_start_write,
        if_dout => start_for_stencil_stage_1_U0_dout,
        if_empty_n => start_for_stencil_stage_1_U0_empty_n,
        if_read => stencil_stage_1_U0_ap_ready);

    start_for_stencil_stage_2_U0_U : component top_kernel_start_for_stencil_stage_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_2_U0_din,
        if_full_n => start_for_stencil_stage_2_U0_full_n,
        if_write => stencil_stage_1_U0_start_write,
        if_dout => start_for_stencil_stage_2_U0_dout,
        if_empty_n => start_for_stencil_stage_2_U0_empty_n,
        if_read => stencil_stage_2_U0_ap_ready);

    start_for_stencil_stage_3_U0_U : component top_kernel_start_for_stencil_stage_3_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_3_U0_din,
        if_full_n => start_for_stencil_stage_3_U0_full_n,
        if_write => stencil_stage_2_U0_start_write,
        if_dout => start_for_stencil_stage_3_U0_dout,
        if_empty_n => start_for_stencil_stage_3_U0_empty_n,
        if_read => stencil_stage_3_U0_ap_ready);

    start_for_stencil_stage_4_U0_U : component top_kernel_start_for_stencil_stage_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_4_U0_din,
        if_full_n => start_for_stencil_stage_4_U0_full_n,
        if_write => stencil_stage_3_U0_start_write,
        if_dout => start_for_stencil_stage_4_U0_dout,
        if_empty_n => start_for_stencil_stage_4_U0_empty_n,
        if_read => stencil_stage_4_U0_ap_ready);

    start_for_stencil_stage_5_U0_U : component top_kernel_start_for_stencil_stage_5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_5_U0_din,
        if_full_n => start_for_stencil_stage_5_U0_full_n,
        if_write => stencil_stage_4_U0_start_write,
        if_dout => start_for_stencil_stage_5_U0_dout,
        if_empty_n => start_for_stencil_stage_5_U0_empty_n,
        if_read => stencil_stage_5_U0_ap_ready);

    start_for_stencil_stage_6_U0_U : component top_kernel_start_for_stencil_stage_6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_6_U0_din,
        if_full_n => start_for_stencil_stage_6_U0_full_n,
        if_write => stencil_stage_5_U0_start_write,
        if_dout => start_for_stencil_stage_6_U0_dout,
        if_empty_n => start_for_stencil_stage_6_U0_empty_n,
        if_read => stencil_stage_6_U0_ap_ready);

    start_for_stencil_stage_7_U0_U : component top_kernel_start_for_stencil_stage_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_7_U0_din,
        if_full_n => start_for_stencil_stage_7_U0_full_n,
        if_write => stencil_stage_6_U0_start_write,
        if_dout => start_for_stencil_stage_7_U0_dout,
        if_empty_n => start_for_stencil_stage_7_U0_empty_n,
        if_read => stencil_stage_7_U0_ap_ready);

    start_for_stencil_stage_8_U0_U : component top_kernel_start_for_stencil_stage_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_8_U0_din,
        if_full_n => start_for_stencil_stage_8_U0_full_n,
        if_write => stencil_stage_7_U0_start_write,
        if_dout => start_for_stencil_stage_8_U0_dout,
        if_empty_n => start_for_stencil_stage_8_U0_empty_n,
        if_read => stencil_stage_8_U0_ap_ready);

    start_for_stencil_stage_9_U0_U : component top_kernel_start_for_stencil_stage_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_9_U0_din,
        if_full_n => start_for_stencil_stage_9_U0_full_n,
        if_write => stencil_stage_8_U0_start_write,
        if_dout => start_for_stencil_stage_9_U0_dout,
        if_empty_n => start_for_stencil_stage_9_U0_empty_n,
        if_read => stencil_stage_9_U0_ap_ready);

    start_for_stencil_stage_10_U0_U : component top_kernel_start_for_stencil_stage_10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_10_U0_din,
        if_full_n => start_for_stencil_stage_10_U0_full_n,
        if_write => stencil_stage_9_U0_start_write,
        if_dout => start_for_stencil_stage_10_U0_dout,
        if_empty_n => start_for_stencil_stage_10_U0_empty_n,
        if_read => stencil_stage_10_U0_ap_ready);

    start_for_stencil_stage_11_U0_U : component top_kernel_start_for_stencil_stage_11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_11_U0_din,
        if_full_n => start_for_stencil_stage_11_U0_full_n,
        if_write => stencil_stage_10_U0_start_write,
        if_dout => start_for_stencil_stage_11_U0_dout,
        if_empty_n => start_for_stencil_stage_11_U0_empty_n,
        if_read => stencil_stage_11_U0_ap_ready);

    start_for_stencil_stage_12_U0_U : component top_kernel_start_for_stencil_stage_12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_12_U0_din,
        if_full_n => start_for_stencil_stage_12_U0_full_n,
        if_write => stencil_stage_11_U0_start_write,
        if_dout => start_for_stencil_stage_12_U0_dout,
        if_empty_n => start_for_stencil_stage_12_U0_empty_n,
        if_read => stencil_stage_12_U0_ap_ready);

    start_for_stencil_stage_13_U0_U : component top_kernel_start_for_stencil_stage_13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_13_U0_din,
        if_full_n => start_for_stencil_stage_13_U0_full_n,
        if_write => stencil_stage_12_U0_start_write,
        if_dout => start_for_stencil_stage_13_U0_dout,
        if_empty_n => start_for_stencil_stage_13_U0_empty_n,
        if_read => stencil_stage_13_U0_ap_ready);

    start_for_stencil_stage_14_U0_U : component top_kernel_start_for_stencil_stage_14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_14_U0_din,
        if_full_n => start_for_stencil_stage_14_U0_full_n,
        if_write => stencil_stage_13_U0_start_write,
        if_dout => start_for_stencil_stage_14_U0_dout,
        if_empty_n => start_for_stencil_stage_14_U0_empty_n,
        if_read => stencil_stage_14_U0_ap_ready);

    start_for_stencil_stage_15_U0_U : component top_kernel_start_for_stencil_stage_15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_15_U0_din,
        if_full_n => start_for_stencil_stage_15_U0_full_n,
        if_write => stencil_stage_14_U0_start_write,
        if_dout => start_for_stencil_stage_15_U0_dout,
        if_empty_n => start_for_stencil_stage_15_U0_empty_n,
        if_read => stencil_stage_15_U0_ap_ready);

    start_for_stencil_stage_16_U0_U : component top_kernel_start_for_stencil_stage_16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_16_U0_din,
        if_full_n => start_for_stencil_stage_16_U0_full_n,
        if_write => stencil_stage_15_U0_start_write,
        if_dout => start_for_stencil_stage_16_U0_dout,
        if_empty_n => start_for_stencil_stage_16_U0_empty_n,
        if_read => stencil_stage_16_U0_ap_ready);

    start_for_stencil_stage_17_U0_U : component top_kernel_start_for_stencil_stage_17_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_17_U0_din,
        if_full_n => start_for_stencil_stage_17_U0_full_n,
        if_write => stencil_stage_16_U0_start_write,
        if_dout => start_for_stencil_stage_17_U0_dout,
        if_empty_n => start_for_stencil_stage_17_U0_empty_n,
        if_read => stencil_stage_17_U0_ap_ready);

    start_for_stencil_stage_18_U0_U : component top_kernel_start_for_stencil_stage_18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_18_U0_din,
        if_full_n => start_for_stencil_stage_18_U0_full_n,
        if_write => stencil_stage_17_U0_start_write,
        if_dout => start_for_stencil_stage_18_U0_dout,
        if_empty_n => start_for_stencil_stage_18_U0_empty_n,
        if_read => stencil_stage_18_U0_ap_ready);

    start_for_stencil_stage_19_U0_U : component top_kernel_start_for_stencil_stage_19_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_19_U0_din,
        if_full_n => start_for_stencil_stage_19_U0_full_n,
        if_write => stencil_stage_18_U0_start_write,
        if_dout => start_for_stencil_stage_19_U0_dout,
        if_empty_n => start_for_stencil_stage_19_U0_empty_n,
        if_read => stencil_stage_19_U0_ap_ready);

    start_for_stencil_stage_20_U0_U : component top_kernel_start_for_stencil_stage_20_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_20_U0_din,
        if_full_n => start_for_stencil_stage_20_U0_full_n,
        if_write => stencil_stage_19_U0_start_write,
        if_dout => start_for_stencil_stage_20_U0_dout,
        if_empty_n => start_for_stencil_stage_20_U0_empty_n,
        if_read => stencil_stage_20_U0_ap_ready);

    start_for_stencil_stage_21_U0_U : component top_kernel_start_for_stencil_stage_21_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_21_U0_din,
        if_full_n => start_for_stencil_stage_21_U0_full_n,
        if_write => stencil_stage_20_U0_start_write,
        if_dout => start_for_stencil_stage_21_U0_dout,
        if_empty_n => start_for_stencil_stage_21_U0_empty_n,
        if_read => stencil_stage_21_U0_ap_ready);

    start_for_stencil_stage_22_U0_U : component top_kernel_start_for_stencil_stage_22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_22_U0_din,
        if_full_n => start_for_stencil_stage_22_U0_full_n,
        if_write => stencil_stage_21_U0_start_write,
        if_dout => start_for_stencil_stage_22_U0_dout,
        if_empty_n => start_for_stencil_stage_22_U0_empty_n,
        if_read => stencil_stage_22_U0_ap_ready);

    start_for_stencil_stage_23_U0_U : component top_kernel_start_for_stencil_stage_23_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_23_U0_din,
        if_full_n => start_for_stencil_stage_23_U0_full_n,
        if_write => stencil_stage_22_U0_start_write,
        if_dout => start_for_stencil_stage_23_U0_dout,
        if_empty_n => start_for_stencil_stage_23_U0_empty_n,
        if_read => stencil_stage_23_U0_ap_ready);

    start_for_stencil_stage_24_U0_U : component top_kernel_start_for_stencil_stage_24_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_24_U0_din,
        if_full_n => start_for_stencil_stage_24_U0_full_n,
        if_write => stencil_stage_23_U0_start_write,
        if_dout => start_for_stencil_stage_24_U0_dout,
        if_empty_n => start_for_stencil_stage_24_U0_empty_n,
        if_read => stencil_stage_24_U0_ap_ready);

    start_for_stencil_stage_25_U0_U : component top_kernel_start_for_stencil_stage_25_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_25_U0_din,
        if_full_n => start_for_stencil_stage_25_U0_full_n,
        if_write => stencil_stage_24_U0_start_write,
        if_dout => start_for_stencil_stage_25_U0_dout,
        if_empty_n => start_for_stencil_stage_25_U0_empty_n,
        if_read => stencil_stage_25_U0_ap_ready);

    start_for_stencil_stage_26_U0_U : component top_kernel_start_for_stencil_stage_26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_26_U0_din,
        if_full_n => start_for_stencil_stage_26_U0_full_n,
        if_write => stencil_stage_25_U0_start_write,
        if_dout => start_for_stencil_stage_26_U0_dout,
        if_empty_n => start_for_stencil_stage_26_U0_empty_n,
        if_read => stencil_stage_26_U0_ap_ready);

    start_for_stencil_stage_27_U0_U : component top_kernel_start_for_stencil_stage_27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_27_U0_din,
        if_full_n => start_for_stencil_stage_27_U0_full_n,
        if_write => stencil_stage_26_U0_start_write,
        if_dout => start_for_stencil_stage_27_U0_dout,
        if_empty_n => start_for_stencil_stage_27_U0_empty_n,
        if_read => stencil_stage_27_U0_ap_ready);

    start_for_stencil_stage_28_U0_U : component top_kernel_start_for_stencil_stage_28_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_28_U0_din,
        if_full_n => start_for_stencil_stage_28_U0_full_n,
        if_write => stencil_stage_27_U0_start_write,
        if_dout => start_for_stencil_stage_28_U0_dout,
        if_empty_n => start_for_stencil_stage_28_U0_empty_n,
        if_read => stencil_stage_28_U0_ap_ready);

    start_for_stencil_stage_29_U0_U : component top_kernel_start_for_stencil_stage_29_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_29_U0_din,
        if_full_n => start_for_stencil_stage_29_U0_full_n,
        if_write => stencil_stage_28_U0_start_write,
        if_dout => start_for_stencil_stage_29_U0_dout,
        if_empty_n => start_for_stencil_stage_29_U0_empty_n,
        if_read => stencil_stage_29_U0_ap_ready);

    start_for_stencil_stage_U0_U : component top_kernel_start_for_stencil_stage_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stencil_stage_U0_din,
        if_full_n => start_for_stencil_stage_U0_full_n,
        if_write => stencil_stage_29_U0_start_write,
        if_dout => start_for_stencil_stage_U0_dout,
        if_empty_n => start_for_stencil_stage_U0_empty_n,
        if_read => stencil_stage_U0_ap_ready);





    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_input_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_input_U0_ap_ready <= ap_sync_read_input_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= write_output_U0_ap_done;
    ap_idle <= (write_output_U0_ap_idle and stencil_stage_U0_ap_idle and stencil_stage_9_U0_ap_idle and stencil_stage_8_U0_ap_idle and stencil_stage_7_U0_ap_idle and stencil_stage_6_U0_ap_idle and stencil_stage_5_U0_ap_idle and stencil_stage_4_U0_ap_idle and stencil_stage_3_U0_ap_idle and stencil_stage_2_U0_ap_idle and stencil_stage_29_U0_ap_idle and stencil_stage_28_U0_ap_idle and stencil_stage_27_U0_ap_idle and stencil_stage_26_U0_ap_idle and stencil_stage_25_U0_ap_idle and stencil_stage_24_U0_ap_idle and stencil_stage_23_U0_ap_idle and stencil_stage_22_U0_ap_idle and stencil_stage_21_U0_ap_idle and stencil_stage_20_U0_ap_idle and stencil_stage_1_U0_ap_idle and stencil_stage_19_U0_ap_idle and stencil_stage_18_U0_ap_idle and stencil_stage_17_U0_ap_idle and stencil_stage_16_U0_ap_idle and stencil_stage_15_U0_ap_idle and stencil_stage_14_U0_ap_idle and stencil_stage_13_U0_ap_idle and stencil_stage_12_U0_ap_idle and stencil_stage_11_U0_ap_idle and stencil_stage_10_U0_ap_idle and read_input_U0_ap_idle and entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_read_input_U0_ap_ready <= (read_input_U0_ap_ready or ap_sync_reg_read_input_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_input_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    gmem0_0_RID <= ap_const_lv1_0;
    gmem0_0_RLAST <= ap_const_logic_0;
    gmem0_0_RRESP <= ap_const_lv2_0;
    gmem0_0_RUSER <= ap_const_lv1_0;
    gmem1_0_BID <= ap_const_lv1_0;
    gmem1_0_BRESP <= ap_const_lv2_0;
    gmem1_0_BUSER <= ap_const_lv1_0;
    read_input_U0_ap_continue <= ap_const_logic_1;
    read_input_U0_ap_start <= ((ap_sync_reg_read_input_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    start_for_stencil_stage_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_17_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_19_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_20_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_23_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_24_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_25_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_28_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_29_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stencil_stage_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_write_output_U0_din <= (0=>ap_const_logic_1, others=>'-');
    stencil_stage_10_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_10_U0_ap_start <= start_for_stencil_stage_10_U0_empty_n;
    stencil_stage_10_U0_inter_strm_10_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_10_fifo_cap),10))),32));
    stencil_stage_10_U0_inter_strm_10_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_10_num_data_valid),10))),32));
    stencil_stage_11_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_11_U0_ap_start <= start_for_stencil_stage_11_U0_empty_n;
    stencil_stage_11_U0_inter_strm_11_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_11_fifo_cap),10))),32));
    stencil_stage_11_U0_inter_strm_11_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_11_num_data_valid),10))),32));
    stencil_stage_12_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_12_U0_ap_start <= start_for_stencil_stage_12_U0_empty_n;
    stencil_stage_12_U0_inter_strm_12_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_12_fifo_cap),10))),32));
    stencil_stage_12_U0_inter_strm_12_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_12_num_data_valid),10))),32));
    stencil_stage_13_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_13_U0_ap_start <= start_for_stencil_stage_13_U0_empty_n;
    stencil_stage_13_U0_inter_strm_13_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_13_fifo_cap),10))),32));
    stencil_stage_13_U0_inter_strm_13_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_13_num_data_valid),10))),32));
    stencil_stage_14_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_14_U0_ap_start <= start_for_stencil_stage_14_U0_empty_n;
    stencil_stage_14_U0_inter_strm_14_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_14_fifo_cap),10))),32));
    stencil_stage_14_U0_inter_strm_14_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_14_num_data_valid),10))),32));
    stencil_stage_15_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_15_U0_ap_start <= start_for_stencil_stage_15_U0_empty_n;
    stencil_stage_15_U0_inter_strm_15_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_15_fifo_cap),10))),32));
    stencil_stage_15_U0_inter_strm_15_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_15_num_data_valid),10))),32));
    stencil_stage_16_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_16_U0_ap_start <= start_for_stencil_stage_16_U0_empty_n;
    stencil_stage_16_U0_inter_strm_16_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_16_fifo_cap),10))),32));
    stencil_stage_16_U0_inter_strm_16_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_16_num_data_valid),10))),32));
    stencil_stage_17_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_17_U0_ap_start <= start_for_stencil_stage_17_U0_empty_n;
    stencil_stage_17_U0_inter_strm_17_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_17_fifo_cap),10))),32));
    stencil_stage_17_U0_inter_strm_17_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_17_num_data_valid),10))),32));
    stencil_stage_18_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_18_U0_ap_start <= start_for_stencil_stage_18_U0_empty_n;
    stencil_stage_18_U0_inter_strm_18_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_18_fifo_cap),10))),32));
    stencil_stage_18_U0_inter_strm_18_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_18_num_data_valid),10))),32));
    stencil_stage_19_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_19_U0_ap_start <= start_for_stencil_stage_19_U0_empty_n;
    stencil_stage_19_U0_inter_strm_19_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_19_fifo_cap),10))),32));
    stencil_stage_19_U0_inter_strm_19_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_19_num_data_valid),10))),32));
    stencil_stage_1_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_1_U0_ap_start <= start_for_stencil_stage_1_U0_empty_n;
    stencil_stage_1_U0_inter_strm_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_1_fifo_cap),10))),32));
    stencil_stage_1_U0_inter_strm_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_1_num_data_valid),10))),32));
    stencil_stage_20_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_20_U0_ap_start <= start_for_stencil_stage_20_U0_empty_n;
    stencil_stage_20_U0_inter_strm_20_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_20_fifo_cap),10))),32));
    stencil_stage_20_U0_inter_strm_20_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_20_num_data_valid),10))),32));
    stencil_stage_21_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_21_U0_ap_start <= start_for_stencil_stage_21_U0_empty_n;
    stencil_stage_21_U0_inter_strm_21_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_21_fifo_cap),10))),32));
    stencil_stage_21_U0_inter_strm_21_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_21_num_data_valid),10))),32));
    stencil_stage_22_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_22_U0_ap_start <= start_for_stencil_stage_22_U0_empty_n;
    stencil_stage_22_U0_inter_strm_22_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_22_fifo_cap),10))),32));
    stencil_stage_22_U0_inter_strm_22_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_22_num_data_valid),10))),32));
    stencil_stage_23_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_23_U0_ap_start <= start_for_stencil_stage_23_U0_empty_n;
    stencil_stage_23_U0_inter_strm_23_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_23_fifo_cap),10))),32));
    stencil_stage_23_U0_inter_strm_23_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_23_num_data_valid),10))),32));
    stencil_stage_24_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_24_U0_ap_start <= start_for_stencil_stage_24_U0_empty_n;
    stencil_stage_24_U0_inter_strm_24_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_24_fifo_cap),10))),32));
    stencil_stage_24_U0_inter_strm_24_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_24_num_data_valid),10))),32));
    stencil_stage_25_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_25_U0_ap_start <= start_for_stencil_stage_25_U0_empty_n;
    stencil_stage_25_U0_inter_strm_25_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_25_fifo_cap),10))),32));
    stencil_stage_25_U0_inter_strm_25_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_25_num_data_valid),10))),32));
    stencil_stage_26_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_26_U0_ap_start <= start_for_stencil_stage_26_U0_empty_n;
    stencil_stage_26_U0_inter_strm_26_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_26_fifo_cap),10))),32));
    stencil_stage_26_U0_inter_strm_26_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_26_num_data_valid),10))),32));
    stencil_stage_27_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_27_U0_ap_start <= start_for_stencil_stage_27_U0_empty_n;
    stencil_stage_27_U0_inter_strm_27_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_27_fifo_cap),10))),32));
    stencil_stage_27_U0_inter_strm_27_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_27_num_data_valid),10))),32));
    stencil_stage_28_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_28_U0_ap_start <= start_for_stencil_stage_28_U0_empty_n;
    stencil_stage_28_U0_inter_strm_28_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_28_fifo_cap),10))),32));
    stencil_stage_28_U0_inter_strm_28_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_28_num_data_valid),10))),32));
    stencil_stage_29_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_29_U0_ap_start <= start_for_stencil_stage_29_U0_empty_n;
    stencil_stage_29_U0_inter_strm_29_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_29_fifo_cap),10))),32));
    stencil_stage_29_U0_inter_strm_29_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_29_num_data_valid),10))),32));
    stencil_stage_2_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_2_U0_ap_start <= start_for_stencil_stage_2_U0_empty_n;
    stencil_stage_2_U0_inter_strm_2_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_2_fifo_cap),10))),32));
    stencil_stage_2_U0_inter_strm_2_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_2_num_data_valid),10))),32));
    stencil_stage_3_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_3_U0_ap_start <= start_for_stencil_stage_3_U0_empty_n;
    stencil_stage_3_U0_inter_strm_3_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_3_fifo_cap),10))),32));
    stencil_stage_3_U0_inter_strm_3_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_3_num_data_valid),10))),32));
    stencil_stage_4_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_4_U0_ap_start <= start_for_stencil_stage_4_U0_empty_n;
    stencil_stage_4_U0_inter_strm_4_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_4_fifo_cap),10))),32));
    stencil_stage_4_U0_inter_strm_4_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_4_num_data_valid),10))),32));
    stencil_stage_5_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_5_U0_ap_start <= start_for_stencil_stage_5_U0_empty_n;
    stencil_stage_5_U0_inter_strm_5_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_5_fifo_cap),10))),32));
    stencil_stage_5_U0_inter_strm_5_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_5_num_data_valid),10))),32));
    stencil_stage_6_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_6_U0_ap_start <= start_for_stencil_stage_6_U0_empty_n;
    stencil_stage_6_U0_inter_strm_6_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_6_fifo_cap),10))),32));
    stencil_stage_6_U0_inter_strm_6_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_6_num_data_valid),10))),32));
    stencil_stage_7_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_7_U0_ap_start <= start_for_stencil_stage_7_U0_empty_n;
    stencil_stage_7_U0_inter_strm_7_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_7_fifo_cap),10))),32));
    stencil_stage_7_U0_inter_strm_7_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_7_num_data_valid),10))),32));
    stencil_stage_8_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_8_U0_ap_start <= start_for_stencil_stage_8_U0_empty_n;
    stencil_stage_8_U0_inter_strm_8_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_8_fifo_cap),10))),32));
    stencil_stage_8_U0_inter_strm_8_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_8_num_data_valid),10))),32));
    stencil_stage_9_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_9_U0_ap_start <= start_for_stencil_stage_9_U0_empty_n;
    stencil_stage_9_U0_inter_strm_9_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_9_fifo_cap),10))),32));
    stencil_stage_9_U0_inter_strm_9_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_9_num_data_valid),10))),32));
    stencil_stage_U0_ap_continue <= ap_const_logic_1;
    stencil_stage_U0_ap_start <= start_for_stencil_stage_U0_empty_n;
    stencil_stage_U0_inter_strm_30_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_30_fifo_cap),10))),32));
    stencil_stage_U0_inter_strm_30_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(inter_strm_30_num_data_valid),10))),32));
    write_output_U0_ap_continue <= ap_const_logic_1;
    write_output_U0_ap_start <= start_for_write_output_U0_empty_n;
end behav;
