INFO: [VRFC 10-163] Analyzing VHDL file "F:/Universida Latina de Panama/Diseno de Sistemas de Control Digital/Laboratorios/Laboratorio 3/Counter/Counter.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Universida Latina de Panama/Diseno de Sistemas de Control Digital/Laboratorios/Laboratorio 3/Counter/Counter.srcs/sources_1/new/Counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_TB'
WARNING: [VRFC 10-3092] actual expression for generic 'sync_reset' cannot reference a signal [F:/Universida Latina de Panama/Diseno de Sistemas de Control Digital/Laboratorios/Laboratorio 3/Counter/Counter.srcs/sources_1/new/Counter_TB.vhd:58]
