
MDPFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014f8  08012cc0  08012cc0  00013cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080141b8  080141b8  00016318  2**0
                  CONTENTS
  4 .ARM          00000008  080141b8  080141b8  000151b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080141c0  080141c0  00016318  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080141c0  080141c0  000151c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080141c4  080141c4  000151c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000318  20000000  080141c8  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00016318  2**0
                  CONTENTS
 10 .bss          000052d8  20000318  20000318  00016318  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200055f0  200055f0  00016318  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016318  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ebf6  00000000  00000000  00016348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004181  00000000  00000000  00034f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c68  00000000  00000000  000390c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000164d  00000000  00000000  0003ad28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026038  00000000  00000000  0003c375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021554  00000000  00000000  000623ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eb3e6  00000000  00000000  00083901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016ece7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008d44  00000000  00000000  0016ed2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00177a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000318 	.word	0x20000318
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012ca8 	.word	0x08012ca8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000031c 	.word	0x2000031c
 80001cc:	08012ca8 	.word	0x08012ca8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <_ICM20948_SelectUserBank>:
#define ICM20948_ENABLE_SENSORS 0x3F
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, int userBankNum) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af04      	add	r7, sp, #16
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	460b      	mov	r3, r1
 8000f82:	607a      	str	r2, [r7, #4]
 8000f84:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8000f94:	7afb      	ldrb	r3, [r7, #11]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <_ICM20948_SelectUserBank+0x26>
 8000f9a:	2368      	movs	r3, #104	@ 0x68
 8000f9c:	e000      	b.n	8000fa0 <_ICM20948_SelectUserBank+0x28>
 8000f9e:	2369      	movs	r3, #105	@ 0x69
 8000fa0:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 8000fa2:	7dbb      	ldrb	r3, [r7, #22]
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	230a      	movs	r3, #10
 8000fac:	9302      	str	r3, [sp, #8]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	9301      	str	r3, [sp, #4]
 8000fb2:	f107 0315 	add.w	r3, r7, #21
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	227f      	movs	r2, #127	@ 0x7f
 8000fbc:	68f8      	ldr	r0, [r7, #12]
 8000fbe:	f007 fa6f 	bl	80084a0 <HAL_I2C_Mem_Write>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8000fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af04      	add	r7, sp, #16
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	4608      	mov	r0, r1
 8000fda:	4611      	mov	r1, r2
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4603      	mov	r3, r0
 8000fe0:	70fb      	strb	r3, [r7, #3]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	70bb      	strb	r3, [r7, #2]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8000fea:	2300      	movs	r3, #0
 8000fec:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d101      	bne.n	8000ff8 <_ICM20948_WriteByte+0x28>
 8000ff4:	2368      	movs	r3, #104	@ 0x68
 8000ff6:	e000      	b.n	8000ffa <_ICM20948_WriteByte+0x2a>
 8000ff8:	2369      	movs	r3, #105	@ 0x69
 8000ffa:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	b299      	uxth	r1, r3
 8001004:	78bb      	ldrb	r3, [r7, #2]
 8001006:	b29a      	uxth	r2, r3
 8001008:	230a      	movs	r3, #10
 800100a:	9302      	str	r3, [sp, #8]
 800100c:	2301      	movs	r3, #1
 800100e:	9301      	str	r3, [sp, #4]
 8001010:	1c7b      	adds	r3, r7, #1
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2301      	movs	r3, #1
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f007 fa42 	bl	80084a0 <HAL_I2C_Mem_Write>
 800101c:	4603      	mov	r3, r0
 800101e:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8001020:	7bfb      	ldrb	r3, [r7, #15]
}
 8001022:	4618      	mov	r0, r3
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <ICM20948_init>:
	}

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity) {
 800102a:	b580      	push	{r7, lr}
 800102c:	b084      	sub	sp, #16
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
 8001032:	460b      	mov	r3, r1
 8001034:	70fb      	strb	r3, [r7, #3]
 8001036:	4613      	mov	r3, r2
 8001038:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800103e:	78fb      	ldrb	r3, [r7, #3]
 8001040:	2200      	movs	r2, #0
 8001042:	4619      	mov	r1, r3
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff97 	bl	8000f78 <_ICM20948_SelectUserBank>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800104e:	78f9      	ldrb	r1, [r7, #3]
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	2206      	movs	r2, #6
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ffbb 	bl	8000fd0 <_ICM20948_WriteByte>
 800105a:	4603      	mov	r3, r0
 800105c:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_RESET);

	HAL_Delay(200);
 800105e:	20c8      	movs	r0, #200	@ 0xc8
 8001060:	f006 f824 	bl	80070ac <HAL_Delay>

	status = _ICM20948_WriteByte(
 8001064:	78f9      	ldrb	r1, [r7, #3]
 8001066:	2301      	movs	r3, #1
 8001068:	2206      	movs	r2, #6
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffb0 	bl	8000fd0 <_ICM20948_WriteByte>
 8001070:	4603      	mov	r3, r0
 8001072:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
			ICM20948_DISABLE_SENSORS); */ // For some reason this needs to be tested

	// disable accelerometer
	status = _ICM20948_WriteByte(
 8001074:	78f9      	ldrb	r1, [r7, #3]
 8001076:	2338      	movs	r3, #56	@ 0x38
 8001078:	2207      	movs	r2, #7
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffa8 	bl	8000fd0 <_ICM20948_WriteByte>
 8001080:	4603      	mov	r3, r0
 8001082:	73fb      	strb	r3, [r7, #15]
				hi2c,
				selectI2cAddress,
				ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
				0x38);

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	2202      	movs	r2, #2
 8001088:	4619      	mov	r1, r3
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ff74 	bl	8000f78 <_ICM20948_SelectUserBank>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
			3 << GYRO_DLPFCFG_BIT|selectGyroSensitivity << BIT_1|EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 8001094:	78bb      	ldrb	r3, [r7, #2]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	b25b      	sxtb	r3, r3
 800109a:	f043 0319 	orr.w	r3, r3, #25
 800109e:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	78f9      	ldrb	r1, [r7, #3]
 80010a4:	2201      	movs	r2, #1
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ff92 	bl	8000fd0 <_ICM20948_WriteByte>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
//			hi2c,
//			selectI2cAddress,
//			ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
//			0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 80010b0:	78f9      	ldrb	r1, [r7, #3]
 80010b2:	2304      	movs	r3, #4
 80010b4:	2200      	movs	r2, #0
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff8a 	bl	8000fd0 <_ICM20948_WriteByte>
 80010bc:	4603      	mov	r3, r0
 80010be:	73fb      	strb	r3, [r7, #15]
//			selectI2cAddress,
//			ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
//			0x04); // Don't understand how this works


	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	2200      	movs	r2, #0
 80010c4:	4619      	mov	r1, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff56 	bl	8000f78 <_ICM20948_SelectUserBank>
 80010cc:	4603      	mov	r3, r0
 80010ce:	73fb      	strb	r3, [r7, #15]
//
	status = _ICM20948_WriteByte(
 80010d0:	78f9      	ldrb	r1, [r7, #3]
 80010d2:	2302      	movs	r3, #2
 80010d4:	220f      	movs	r2, #15
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff7a 	bl	8000fd0 <_ICM20948_WriteByte>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
			0x02); // Don't understand how this works

//	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ee:	f005 ff6b 	bl	8006fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f2:	f000 f965 	bl	80013c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f6:	f000 fd43 	bl	8001b80 <MX_GPIO_Init>
  MX_TIM8_Init();
 80010fa:	f000 fc6d 	bl	80019d8 <MX_TIM8_Init>
  MX_TIM6_Init();
 80010fe:	f000 fc35 	bl	800196c <MX_TIM6_Init>
  MX_TIM2_Init();
 8001102:	f000 fb2d 	bl	8001760 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001106:	f000 fd11 	bl	8001b2c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800110a:	f000 fa89 	bl	8001620 <MX_TIM1_Init>
  MX_TIM3_Init();
 800110e:	f000 fb7b 	bl	8001808 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001112:	f000 fa57 	bl	80015c4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001116:	f000 f9b1 	bl	800147c <MX_ADC1_Init>
  MX_TIM4_Init();
 800111a:	f000 fbc9 	bl	80018b0 <MX_TIM4_Init>
  MX_ADC2_Init();
 800111e:	f000 f9ff 	bl	8001520 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001122:	f005 fa57 	bl	80065d4 <OLED_Init>
  ICM20948_init(&hi2c1,0,GYRO_FULL_SCALE_2000DPS);
 8001126:	2203      	movs	r2, #3
 8001128:	2100      	movs	r1, #0
 800112a:	486c      	ldr	r0, [pc, #432]	@ (80012dc <main+0x1f4>)
 800112c:	f7ff ff7d 	bl	800102a <ICM20948_init>

  // initialise command queue
  curCmd.index = 100;
 8001130:	4b6b      	ldr	r3, [pc, #428]	@ (80012e0 <main+0x1f8>)
 8001132:	2264      	movs	r2, #100	@ 0x64
 8001134:	701a      	strb	r2, [r3, #0]
  curCmd.val = 0;
 8001136:	4b6a      	ldr	r3, [pc, #424]	@ (80012e0 <main+0x1f8>)
 8001138:	2200      	movs	r2, #0
 800113a:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 800113c:	4b69      	ldr	r3, [pc, #420]	@ (80012e4 <main+0x1fc>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8001142:	4b68      	ldr	r3, [pc, #416]	@ (80012e4 <main+0x1fc>)
 8001144:	2200      	movs	r2, #0
 8001146:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8001148:	4b67      	ldr	r3, [pc, #412]	@ (80012e8 <main+0x200>)
 800114a:	781a      	ldrb	r2, [r3, #0]
 800114c:	4b65      	ldr	r3, [pc, #404]	@ (80012e4 <main+0x1fc>)
 800114e:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE;i++) {
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	e00c      	b.n	8001170 <main+0x88>
	  Command cmd;
	  cmd.index = 100;
 8001156:	2364      	movs	r3, #100	@ 0x64
 8001158:	703b      	strb	r3, [r7, #0]
	  cmd.val = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	807b      	strh	r3, [r7, #2]
	  cQueue.buffer[i] = cmd;
 800115e:	4a61      	ldr	r2, [pc, #388]	@ (80012e4 <main+0x1fc>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE;i++) {
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3301      	adds	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	4b5d      	ldr	r3, [pc, #372]	@ (80012e8 <main+0x200>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	461a      	mov	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4293      	cmp	r3, r2
 800117a:	dbec      	blt.n	8001156 <main+0x6e>
  }

  PIDConfigInit(&pidTSlow, 2.5, 0.0,0.8);
 800117c:	ed9f 1a5b 	vldr	s2, [pc, #364]	@ 80012ec <main+0x204>
 8001180:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 80012f0 <main+0x208>
 8001184:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8001188:	485a      	ldr	r0, [pc, #360]	@ (80012f4 <main+0x20c>)
 800118a:	f001 f9c1 	bl	8002510 <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.5, 0.0,0);
 800118e:	ed9f 1a58 	vldr	s2, [pc, #352]	@ 80012f0 <main+0x208>
 8001192:	eddf 0a57 	vldr	s1, [pc, #348]	@ 80012f0 <main+0x208>
 8001196:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 800119a:	4857      	ldr	r0, [pc, #348]	@ (80012f8 <main+0x210>)
 800119c:	f001 f9b8 	bl	8002510 <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.5, 0.0 ,0);
 80011a0:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 80012f0 <main+0x208>
 80011a4:	eddf 0a52 	vldr	s1, [pc, #328]	@ 80012f0 <main+0x208>
 80011a8:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 80011ac:	4853      	ldr	r0, [pc, #332]	@ (80012fc <main+0x214>)
 80011ae:	f001 f9af 	bl	8002510 <PIDConfigInit>
//  PIDConfigInit(&pidFast, 0.75, 0.0,0);

  	HAL_UART_Receive_IT(&huart3, aRxBuffer,RX_BUFFER_SIZE);
 80011b2:	4b53      	ldr	r3, [pc, #332]	@ (8001300 <main+0x218>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	4952      	ldr	r1, [pc, #328]	@ (8001304 <main+0x21c>)
 80011ba:	4853      	ldr	r0, [pc, #332]	@ (8001308 <main+0x220>)
 80011bc:	f00a facb 	bl	800b756 <HAL_UART_Receive_IT>

	// servo motor turn
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80011c0:	210c      	movs	r1, #12
 80011c2:	4852      	ldr	r0, [pc, #328]	@ (800130c <main+0x224>)
 80011c4:	f008 fd10 	bl	8009be8 <HAL_TIM_PWM_Start>
	// motor backwheel move
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80011c8:	2100      	movs	r1, #0
 80011ca:	4851      	ldr	r0, [pc, #324]	@ (8001310 <main+0x228>)
 80011cc:	f008 fd0c 	bl	8009be8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80011d0:	2104      	movs	r1, #4
 80011d2:	484f      	ldr	r0, [pc, #316]	@ (8001310 <main+0x228>)
 80011d4:	f008 fd08 	bl	8009be8 <HAL_TIM_PWM_Start>
	// encoder monitor speed and distance
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80011d8:	213c      	movs	r1, #60	@ 0x3c
 80011da:	484e      	ldr	r0, [pc, #312]	@ (8001314 <main+0x22c>)
 80011dc:	f009 f898 	bl	800a310 <HAL_TIM_Encoder_Start>
//	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);

	//adjust steering
	__RESET_SERVO_TURN(&htim1);
 80011e0:	4b4a      	ldr	r3, [pc, #296]	@ (800130c <main+0x224>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2246      	movs	r2, #70	@ 0x46
 80011e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80011e8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80011ec:	f005 ff5e 	bl	80070ac <HAL_Delay>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80011f0:	f00b fa7e 	bl	800c6f0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of oledTask */
  oledTaskHandle = osThreadNew(runOledTask, NULL, &oledTask_attributes);
 80011f4:	4a48      	ldr	r2, [pc, #288]	@ (8001318 <main+0x230>)
 80011f6:	2100      	movs	r1, #0
 80011f8:	4848      	ldr	r0, [pc, #288]	@ (800131c <main+0x234>)
 80011fa:	f00b fac3 	bl	800c784 <osThreadNew>
 80011fe:	4603      	mov	r3, r0
 8001200:	4a47      	ldr	r2, [pc, #284]	@ (8001320 <main+0x238>)
 8001202:	6013      	str	r3, [r2, #0]

  /* creation of commandTask */
  commandTaskHandle = osThreadNew(runCmdTask, NULL, &commandTask_attributes);
 8001204:	4a47      	ldr	r2, [pc, #284]	@ (8001324 <main+0x23c>)
 8001206:	2100      	movs	r1, #0
 8001208:	4847      	ldr	r0, [pc, #284]	@ (8001328 <main+0x240>)
 800120a:	f00b fabb 	bl	800c784 <osThreadNew>
 800120e:	4603      	mov	r3, r0
 8001210:	4a46      	ldr	r2, [pc, #280]	@ (800132c <main+0x244>)
 8001212:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(runADCTask, NULL, &ADCTask_attributes);
 8001214:	4a46      	ldr	r2, [pc, #280]	@ (8001330 <main+0x248>)
 8001216:	2100      	movs	r1, #0
 8001218:	4846      	ldr	r0, [pc, #280]	@ (8001334 <main+0x24c>)
 800121a:	f00b fab3 	bl	800c784 <osThreadNew>
 800121e:	4603      	mov	r3, r0
 8001220:	4a45      	ldr	r2, [pc, #276]	@ (8001338 <main+0x250>)
 8001222:	6013      	str	r3, [r2, #0]

  /* creation of moveDistTask */
  moveDistTaskHandle = osThreadNew(runMoveDistTask, NULL, &moveDistTask_attributes);
 8001224:	4a45      	ldr	r2, [pc, #276]	@ (800133c <main+0x254>)
 8001226:	2100      	movs	r1, #0
 8001228:	4845      	ldr	r0, [pc, #276]	@ (8001340 <main+0x258>)
 800122a:	f00b faab 	bl	800c784 <osThreadNew>
 800122e:	4603      	mov	r3, r0
 8001230:	4a44      	ldr	r2, [pc, #272]	@ (8001344 <main+0x25c>)
 8001232:	6013      	str	r3, [r2, #0]

  /* creation of fastestPathTask */
  fastestPathTaskHandle = osThreadNew(runFastestPathTask, NULL, &fastestPathTask_attributes);
 8001234:	4a44      	ldr	r2, [pc, #272]	@ (8001348 <main+0x260>)
 8001236:	2100      	movs	r1, #0
 8001238:	4844      	ldr	r0, [pc, #272]	@ (800134c <main+0x264>)
 800123a:	f00b faa3 	bl	800c784 <osThreadNew>
 800123e:	4603      	mov	r3, r0
 8001240:	4a43      	ldr	r2, [pc, #268]	@ (8001350 <main+0x268>)
 8001242:	6013      	str	r3, [r2, #0]

  /* creation of buzzerTask */
  buzzerTaskHandle = osThreadNew(runBuzzerTask, NULL, &buzzerTask_attributes);
 8001244:	4a43      	ldr	r2, [pc, #268]	@ (8001354 <main+0x26c>)
 8001246:	2100      	movs	r1, #0
 8001248:	4843      	ldr	r0, [pc, #268]	@ (8001358 <main+0x270>)
 800124a:	f00b fa9b 	bl	800c784 <osThreadNew>
 800124e:	4603      	mov	r3, r0
 8001250:	4a42      	ldr	r2, [pc, #264]	@ (800135c <main+0x274>)
 8001252:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 8001254:	4a42      	ldr	r2, [pc, #264]	@ (8001360 <main+0x278>)
 8001256:	2100      	movs	r1, #0
 8001258:	4842      	ldr	r0, [pc, #264]	@ (8001364 <main+0x27c>)
 800125a:	f00b fa93 	bl	800c784 <osThreadNew>
 800125e:	4603      	mov	r3, r0
 8001260:	4a41      	ldr	r2, [pc, #260]	@ (8001368 <main+0x280>)
 8001262:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 8001264:	4a41      	ldr	r2, [pc, #260]	@ (800136c <main+0x284>)
 8001266:	2100      	movs	r1, #0
 8001268:	4841      	ldr	r0, [pc, #260]	@ (8001370 <main+0x288>)
 800126a:	f00b fa8b 	bl	800c784 <osThreadNew>
 800126e:	4603      	mov	r3, r0
 8001270:	4a40      	ldr	r2, [pc, #256]	@ (8001374 <main+0x28c>)
 8001272:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 8001274:	4a40      	ldr	r2, [pc, #256]	@ (8001378 <main+0x290>)
 8001276:	2100      	movs	r1, #0
 8001278:	4840      	ldr	r0, [pc, #256]	@ (800137c <main+0x294>)
 800127a:	f00b fa83 	bl	800c784 <osThreadNew>
 800127e:	4603      	mov	r3, r0
 8001280:	4a3f      	ldr	r2, [pc, #252]	@ (8001380 <main+0x298>)
 8001282:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 8001284:	4a3f      	ldr	r2, [pc, #252]	@ (8001384 <main+0x29c>)
 8001286:	2100      	movs	r1, #0
 8001288:	483f      	ldr	r0, [pc, #252]	@ (8001388 <main+0x2a0>)
 800128a:	f00b fa7b 	bl	800c784 <osThreadNew>
 800128e:	4603      	mov	r3, r0
 8001290:	4a3e      	ldr	r2, [pc, #248]	@ (800138c <main+0x2a4>)
 8001292:	6013      	str	r3, [r2, #0]

  /* creation of fastestPathV2 */
  fastestPathV2Handle = osThreadNew(runFastestPathTask_V2, NULL, &fastestPathV2_attributes);
 8001294:	4a3e      	ldr	r2, [pc, #248]	@ (8001390 <main+0x2a8>)
 8001296:	2100      	movs	r1, #0
 8001298:	483e      	ldr	r0, [pc, #248]	@ (8001394 <main+0x2ac>)
 800129a:	f00b fa73 	bl	800c784 <osThreadNew>
 800129e:	4603      	mov	r3, r0
 80012a0:	4a3d      	ldr	r2, [pc, #244]	@ (8001398 <main+0x2b0>)
 80012a2:	6013      	str	r3, [r2, #0]

  /* creation of batteryTask */
  batteryTaskHandle = osThreadNew(runBatteryTask, NULL, &batteryTask_attributes);
 80012a4:	4a3d      	ldr	r2, [pc, #244]	@ (800139c <main+0x2b4>)
 80012a6:	2100      	movs	r1, #0
 80012a8:	483d      	ldr	r0, [pc, #244]	@ (80013a0 <main+0x2b8>)
 80012aa:	f00b fa6b 	bl	800c784 <osThreadNew>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4a3c      	ldr	r2, [pc, #240]	@ (80013a4 <main+0x2bc>)
 80012b2:	6013      	str	r3, [r2, #0]

  /* creation of moveDistObsTask */
  moveDistObsTaskHandle = osThreadNew(runMoveDistObsTask, NULL, &moveDistObsTask_attributes);
 80012b4:	4a3c      	ldr	r2, [pc, #240]	@ (80013a8 <main+0x2c0>)
 80012b6:	2100      	movs	r1, #0
 80012b8:	483c      	ldr	r0, [pc, #240]	@ (80013ac <main+0x2c4>)
 80012ba:	f00b fa63 	bl	800c784 <osThreadNew>
 80012be:	4603      	mov	r3, r0
 80012c0:	4a3b      	ldr	r2, [pc, #236]	@ (80013b0 <main+0x2c8>)
 80012c2:	6013      	str	r3, [r2, #0]

  SensorTaskHandle = osThreadNew(sensorTask, NULL, &SensorTask_attributes);
 80012c4:	4a3b      	ldr	r2, [pc, #236]	@ (80013b4 <main+0x2cc>)
 80012c6:	2100      	movs	r1, #0
 80012c8:	483b      	ldr	r0, [pc, #236]	@ (80013b8 <main+0x2d0>)
 80012ca:	f00b fa5b 	bl	800c784 <osThreadNew>
 80012ce:	4603      	mov	r3, r0
 80012d0:	4a3a      	ldr	r2, [pc, #232]	@ (80013bc <main+0x2d4>)
 80012d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80012d4:	f00b fa30 	bl	800c738 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <main+0x1f0>
 80012dc:	200003c4 	.word	0x200003c4
 80012e0:	20000684 	.word	0x20000684
 80012e4:	20000650 	.word	0x20000650
 80012e8:	20000001 	.word	0x20000001
 80012ec:	3f4ccccd 	.word	0x3f4ccccd
 80012f0:	00000000 	.word	0x00000000
 80012f4:	200006d0 	.word	0x200006d0
 80012f8:	200006bc 	.word	0x200006bc
 80012fc:	200006e4 	.word	0x200006e4
 8001300:	20000000 	.word	0x20000000
 8001304:	20000644 	.word	0x20000644
 8001308:	200005c8 	.word	0x200005c8
 800130c:	20000418 	.word	0x20000418
 8001310:	20000580 	.word	0x20000580
 8001314:	20000460 	.word	0x20000460
 8001318:	08012de4 	.word	0x08012de4
 800131c:	08003d21 	.word	0x08003d21
 8001320:	2000060c 	.word	0x2000060c
 8001324:	08012e08 	.word	0x08012e08
 8001328:	08003df1 	.word	0x08003df1
 800132c:	20000610 	.word	0x20000610
 8001330:	08012e2c 	.word	0x08012e2c
 8001334:	08004331 	.word	0x08004331
 8001338:	20000614 	.word	0x20000614
 800133c:	08012e50 	.word	0x08012e50
 8001340:	08004411 	.word	0x08004411
 8001344:	20000618 	.word	0x20000618
 8001348:	08012e74 	.word	0x08012e74
 800134c:	08004689 	.word	0x08004689
 8001350:	2000061c 	.word	0x2000061c
 8001354:	08012e98 	.word	0x08012e98
 8001358:	08004bd9 	.word	0x08004bd9
 800135c:	20000620 	.word	0x20000620
 8001360:	08012ebc 	.word	0x08012ebc
 8001364:	08004cd5 	.word	0x08004cd5
 8001368:	20000624 	.word	0x20000624
 800136c:	08012ee0 	.word	0x08012ee0
 8001370:	080050d1 	.word	0x080050d1
 8001374:	20000628 	.word	0x20000628
 8001378:	08012f04 	.word	0x08012f04
 800137c:	080054cd 	.word	0x080054cd
 8001380:	2000062c 	.word	0x2000062c
 8001384:	08012f28 	.word	0x08012f28
 8001388:	080058c9 	.word	0x080058c9
 800138c:	20000630 	.word	0x20000630
 8001390:	08012f4c 	.word	0x08012f4c
 8001394:	08005cc9 	.word	0x08005cc9
 8001398:	20000634 	.word	0x20000634
 800139c:	08012f70 	.word	0x08012f70
 80013a0:	08006111 	.word	0x08006111
 80013a4:	20000638 	.word	0x20000638
 80013a8:	08012f94 	.word	0x08012f94
 80013ac:	0800618d 	.word	0x0800618d
 80013b0:	2000063c 	.word	0x2000063c
 80013b4:	08012fb8 	.word	0x08012fb8
 80013b8:	08006009 	.word	0x08006009
 80013bc:	20000640 	.word	0x20000640

080013c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b094      	sub	sp, #80	@ 0x50
 80013c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c6:	f107 0320 	add.w	r3, r7, #32
 80013ca:	2230      	movs	r2, #48	@ 0x30
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f00e fd4b 	bl	800fe6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <SystemClock_Config+0xb4>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ec:	4a21      	ldr	r2, [pc, #132]	@ (8001474 <SystemClock_Config+0xb4>)
 80013ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <SystemClock_Config+0xb4>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <SystemClock_Config+0xb8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a1b      	ldr	r2, [pc, #108]	@ (8001478 <SystemClock_Config+0xb8>)
 800140a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <SystemClock_Config+0xb8>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800141c:	2302      	movs	r3, #2
 800141e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001420:	2301      	movs	r3, #1
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001424:	2310      	movs	r3, #16
 8001426:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001428:	2300      	movs	r3, #0
 800142a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142c:	f107 0320 	add.w	r3, r7, #32
 8001430:	4618      	mov	r0, r3
 8001432:	f007 fed9 	bl	80091e8 <HAL_RCC_OscConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800143c:	f004 ff1e 	bl	800627c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001440:	230f      	movs	r3, #15
 8001442:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001444:	2300      	movs	r3, #0
 8001446:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800144c:	2300      	movs	r3, #0
 800144e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f008 f93c 	bl	80096d8 <HAL_RCC_ClockConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001466:	f004 ff09 	bl	800627c <Error_Handler>
  }
}
 800146a:	bf00      	nop
 800146c:	3750      	adds	r7, #80	@ 0x50
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40023800 	.word	0x40023800
 8001478:	40007000 	.word	0x40007000

0800147c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800148e:	4b21      	ldr	r3, [pc, #132]	@ (8001514 <MX_ADC1_Init+0x98>)
 8001490:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <MX_ADC1_Init+0x9c>)
 8001492:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001494:	4b1f      	ldr	r3, [pc, #124]	@ (8001514 <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800149a:	4b1e      	ldr	r3, [pc, #120]	@ (8001514 <MX_ADC1_Init+0x98>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ac:	4b19      	ldr	r3, [pc, #100]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014b4:	4b17      	ldr	r3, [pc, #92]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ba:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014bc:	4a17      	ldr	r2, [pc, #92]	@ (800151c <MX_ADC1_Init+0xa0>)
 80014be:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014da:	480e      	ldr	r0, [pc, #56]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014dc:	f005 fe0a 	bl	80070f4 <HAL_ADC_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014e6:	f004 fec9 	bl	800627c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014ea:	230b      	movs	r3, #11
 80014ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f6:	463b      	mov	r3, r7
 80014f8:	4619      	mov	r1, r3
 80014fa:	4806      	ldr	r0, [pc, #24]	@ (8001514 <MX_ADC1_Init+0x98>)
 80014fc:	f006 f90a 	bl	8007714 <HAL_ADC_ConfigChannel>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001506:	f004 feb9 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000334 	.word	0x20000334
 8001518:	40012000 	.word	0x40012000
 800151c:	0f000001 	.word	0x0f000001

08001520 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001526:	463b      	mov	r3, r7
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001534:	4a21      	ldr	r2, [pc, #132]	@ (80015bc <MX_ADC2_Init+0x9c>)
 8001536:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001538:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <MX_ADC2_Init+0x98>)
 800153a:	2200      	movs	r2, #0
 800153c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800153e:	4b1e      	ldr	r3, [pc, #120]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001544:	4b1c      	ldr	r3, [pc, #112]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800154a:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <MX_ADC2_Init+0x98>)
 800154c:	2200      	movs	r2, #0
 800154e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001550:	4b19      	ldr	r3, [pc, #100]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001558:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <MX_ADC2_Init+0x98>)
 800155a:	2200      	movs	r2, #0
 800155c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800155e:	4b16      	ldr	r3, [pc, #88]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001560:	4a17      	ldr	r2, [pc, #92]	@ (80015c0 <MX_ADC2_Init+0xa0>)
 8001562:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001566:	2200      	movs	r2, #0
 8001568:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800156a:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <MX_ADC2_Init+0x98>)
 800156c:	2201      	movs	r2, #1
 800156e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001570:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001578:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <MX_ADC2_Init+0x98>)
 800157a:	2201      	movs	r2, #1
 800157c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800157e:	480e      	ldr	r0, [pc, #56]	@ (80015b8 <MX_ADC2_Init+0x98>)
 8001580:	f005 fdb8 	bl	80070f4 <HAL_ADC_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800158a:	f004 fe77 	bl	800627c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800158e:	230e      	movs	r3, #14
 8001590:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001592:	2301      	movs	r3, #1
 8001594:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800159a:	463b      	mov	r3, r7
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	@ (80015b8 <MX_ADC2_Init+0x98>)
 80015a0:	f006 f8b8 	bl	8007714 <HAL_ADC_ConfigChannel>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80015aa:	f004 fe67 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	2000037c 	.word	0x2000037c
 80015bc:	40012100 	.word	0x40012100
 80015c0:	0f000001 	.word	0x0f000001

080015c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015c8:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015ca:	4a13      	ldr	r2, [pc, #76]	@ (8001618 <MX_I2C1_Init+0x54>)
 80015cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015d0:	4a12      	ldr	r2, [pc, #72]	@ (800161c <MX_I2C1_Init+0x58>)
 80015d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015da:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f4:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <MX_I2C1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001600:	4804      	ldr	r0, [pc, #16]	@ (8001614 <MX_I2C1_Init+0x50>)
 8001602:	f006 fe09 	bl	8008218 <HAL_I2C_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800160c:	f004 fe36 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200003c4 	.word	0x200003c4
 8001618:	40005400 	.word	0x40005400
 800161c:	000186a0 	.word	0x000186a0

08001620 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b096      	sub	sp, #88	@ 0x58
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
 800164e:	615a      	str	r2, [r3, #20]
 8001650:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	2220      	movs	r2, #32
 8001656:	2100      	movs	r1, #0
 8001658:	4618      	mov	r0, r3
 800165a:	f00e fc06 	bl	800fe6a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800165e:	4b3e      	ldr	r3, [pc, #248]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001660:	4a3e      	ldr	r2, [pc, #248]	@ (800175c <MX_TIM1_Init+0x13c>)
 8001662:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 320;
 8001664:	4b3c      	ldr	r3, [pc, #240]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001666:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800166a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <MX_TIM1_Init+0x138>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001672:	4b39      	ldr	r3, [pc, #228]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001674:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001678:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167a:	4b37      	ldr	r3, [pc, #220]	@ (8001758 <MX_TIM1_Init+0x138>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001680:	4b35      	ldr	r3, [pc, #212]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001686:	4b34      	ldr	r3, [pc, #208]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001688:	2280      	movs	r2, #128	@ 0x80
 800168a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800168c:	4832      	ldr	r0, [pc, #200]	@ (8001758 <MX_TIM1_Init+0x138>)
 800168e:	f008 fa03 	bl	8009a98 <HAL_TIM_Base_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001698:	f004 fdf0 	bl	800627c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016a2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016a6:	4619      	mov	r1, r3
 80016a8:	482b      	ldr	r0, [pc, #172]	@ (8001758 <MX_TIM1_Init+0x138>)
 80016aa:	f009 f925 	bl	800a8f8 <HAL_TIM_ConfigClockSource>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80016b4:	f004 fde2 	bl	800627c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016b8:	4827      	ldr	r0, [pc, #156]	@ (8001758 <MX_TIM1_Init+0x138>)
 80016ba:	f008 fa3c 	bl	8009b36 <HAL_TIM_PWM_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80016c4:	f004 fdda 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c8:	2300      	movs	r3, #0
 80016ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016d0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016d4:	4619      	mov	r1, r3
 80016d6:	4820      	ldr	r0, [pc, #128]	@ (8001758 <MX_TIM1_Init+0x138>)
 80016d8:	f009 fe7c 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80016e2:	f004 fdcb 	bl	800627c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e6:	2360      	movs	r3, #96	@ 0x60
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016f6:	2300      	movs	r3, #0
 80016f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016fa:	2300      	movs	r3, #0
 80016fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001702:	220c      	movs	r2, #12
 8001704:	4619      	mov	r1, r3
 8001706:	4814      	ldr	r0, [pc, #80]	@ (8001758 <MX_TIM1_Init+0x138>)
 8001708:	f009 f834 	bl	800a774 <HAL_TIM_PWM_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001712:	f004 fdb3 	bl	800627c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800172a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800172e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	4619      	mov	r1, r3
 8001738:	4807      	ldr	r0, [pc, #28]	@ (8001758 <MX_TIM1_Init+0x138>)
 800173a:	f009 fec7 	bl	800b4cc <HAL_TIMEx_ConfigBreakDeadTime>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001744:	f004 fd9a 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001748:	4803      	ldr	r0, [pc, #12]	@ (8001758 <MX_TIM1_Init+0x138>)
 800174a:	f005 fa55 	bl	8006bf8 <HAL_TIM_MspPostInit>

}
 800174e:	bf00      	nop
 8001750:	3758      	adds	r7, #88	@ 0x58
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000418 	.word	0x20000418
 800175c:	40010000 	.word	0x40010000

08001760 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08c      	sub	sp, #48	@ 0x30
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	2224      	movs	r2, #36	@ 0x24
 800176c:	2100      	movs	r1, #0
 800176e:	4618      	mov	r0, r3
 8001770:	f00e fb7b 	bl	800fe6a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800177c:	4b21      	ldr	r3, [pc, #132]	@ (8001804 <MX_TIM2_Init+0xa4>)
 800177e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001782:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001784:	4b1f      	ldr	r3, [pc, #124]	@ (8001804 <MX_TIM2_Init+0xa4>)
 8001786:	2200      	movs	r2, #0
 8001788:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <MX_TIM2_Init+0xa4>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001790:	4b1c      	ldr	r3, [pc, #112]	@ (8001804 <MX_TIM2_Init+0xa4>)
 8001792:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001796:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001798:	4b1a      	ldr	r3, [pc, #104]	@ (8001804 <MX_TIM2_Init+0xa4>)
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b19      	ldr	r3, [pc, #100]	@ (8001804 <MX_TIM2_Init+0xa4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017a4:	2303      	movs	r3, #3
 80017a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017ac:	2301      	movs	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80017b4:	230a      	movs	r3, #10
 80017b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017b8:	2300      	movs	r3, #0
 80017ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017bc:	2301      	movs	r3, #1
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80017c4:	230a      	movs	r3, #10
 80017c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	4619      	mov	r1, r3
 80017ce:	480d      	ldr	r0, [pc, #52]	@ (8001804 <MX_TIM2_Init+0xa4>)
 80017d0:	f008 fcf8 	bl	800a1c4 <HAL_TIM_Encoder_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80017da:	f004 fd4f 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	4806      	ldr	r0, [pc, #24]	@ (8001804 <MX_TIM2_Init+0xa4>)
 80017ec:	f009 fdf2 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80017f6:	f004 fd41 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	3730      	adds	r7, #48	@ 0x30
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000460 	.word	0x20000460

08001808 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b08c      	sub	sp, #48	@ 0x30
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	2224      	movs	r2, #36	@ 0x24
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f00e fb27 	bl	800fe6a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001824:	4b20      	ldr	r3, [pc, #128]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001826:	4a21      	ldr	r2, [pc, #132]	@ (80018ac <MX_TIM3_Init+0xa4>)
 8001828:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800182a:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 800182c:	2200      	movs	r2, #0
 800182e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001830:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001838:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800183c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800183e:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001844:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001846:	2200      	movs	r2, #0
 8001848:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800184a:	2303      	movs	r3, #3
 800184c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001852:	2301      	movs	r3, #1
 8001854:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001856:	2300      	movs	r3, #0
 8001858:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800185a:	230a      	movs	r3, #10
 800185c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001862:	2301      	movs	r3, #1
 8001864:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001866:	2300      	movs	r3, #0
 8001868:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800186a:	230a      	movs	r3, #10
 800186c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	4619      	mov	r1, r3
 8001874:	480c      	ldr	r0, [pc, #48]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001876:	f008 fca5 	bl	800a1c4 <HAL_TIM_Encoder_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001880:	f004 fcfc 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001884:	2300      	movs	r3, #0
 8001886:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	4619      	mov	r1, r3
 8001890:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <MX_TIM3_Init+0xa0>)
 8001892:	f009 fd9f 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800189c:	f004 fcee 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018a0:	bf00      	nop
 80018a2:	3730      	adds	r7, #48	@ 0x30
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200004a8 	.word	0x200004a8
 80018ac:	40000400 	.word	0x40000400

080018b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b6:	f107 0310 	add.w	r3, r7, #16
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018c0:	463b      	mov	r3, r7
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018cc:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018ce:	4a26      	ldr	r2, [pc, #152]	@ (8001968 <MX_TIM4_Init+0xb8>)
 80018d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 80018d2:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018d4:	220f      	movs	r2, #15
 80018d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d8:	4b22      	ldr	r3, [pc, #136]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018de:	4b21      	ldr	r3, [pc, #132]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018e4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80018f2:	481c      	ldr	r0, [pc, #112]	@ (8001964 <MX_TIM4_Init+0xb4>)
 80018f4:	f008 fa40 	bl	8009d78 <HAL_TIM_IC_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80018fe:	f004 fcbd 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800190a:	f107 0310 	add.w	r3, r7, #16
 800190e:	4619      	mov	r1, r3
 8001910:	4814      	ldr	r0, [pc, #80]	@ (8001964 <MX_TIM4_Init+0xb4>)
 8001912:	f009 fd5f 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800191c:	f004 fcae 	bl	800627c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001920:	2300      	movs	r3, #0
 8001922:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001924:	2301      	movs	r3, #1
 8001926:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001930:	463b      	mov	r3, r7
 8001932:	2204      	movs	r2, #4
 8001934:	4619      	mov	r1, r3
 8001936:	480b      	ldr	r0, [pc, #44]	@ (8001964 <MX_TIM4_Init+0xb4>)
 8001938:	f008 fe80 	bl	800a63c <HAL_TIM_IC_ConfigChannel>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001942:	f004 fc9b 	bl	800627c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8001946:	463b      	mov	r3, r7
 8001948:	2200      	movs	r2, #0
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	@ (8001964 <MX_TIM4_Init+0xb4>)
 800194e:	f008 fe75 	bl	800a63c <HAL_TIM_IC_ConfigChannel>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_TIM4_Init+0xac>
  		Error_Handler();
 8001958:	f004 fc90 	bl	800627c <Error_Handler>
  	}
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	200004f0 	.word	0x200004f0
 8001968:	40000800 	.word	0x40000800

0800196c <MX_TIM6_Init>:

static void MX_TIM6_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001972:	463b      	mov	r3, r7
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <MX_TIM6_Init+0x64>)
 800197c:	4a15      	ldr	r2, [pc, #84]	@ (80019d4 <MX_TIM6_Init+0x68>)
 800197e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001980:	4b13      	ldr	r3, [pc, #76]	@ (80019d0 <MX_TIM6_Init+0x64>)
 8001982:	2200      	movs	r2, #0
 8001984:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <MX_TIM6_Init+0x64>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800198c:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <MX_TIM6_Init+0x64>)
 800198e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001992:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001994:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <MX_TIM6_Init+0x64>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800199a:	480d      	ldr	r0, [pc, #52]	@ (80019d0 <MX_TIM6_Init+0x64>)
 800199c:	f008 f87c 	bl	8009a98 <HAL_TIM_Base_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80019a6:	f004 fc69 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019aa:	2300      	movs	r3, #0
 80019ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019b2:	463b      	mov	r3, r7
 80019b4:	4619      	mov	r1, r3
 80019b6:	4806      	ldr	r0, [pc, #24]	@ (80019d0 <MX_TIM6_Init+0x64>)
 80019b8:	f009 fd0c 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80019c2:	f004 fc5b 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000538 	.word	0x20000538
 80019d4:	40001000 	.word	0x40001000

080019d8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b096      	sub	sp, #88	@ 0x58
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	611a      	str	r2, [r3, #16]
 8001a06:	615a      	str	r2, [r3, #20]
 8001a08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4618      	mov	r0, r3
 8001a12:	f00e fa2a 	bl	800fe6a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001a16:	4b43      	ldr	r3, [pc, #268]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a18:	4a43      	ldr	r2, [pc, #268]	@ (8001b28 <MX_TIM8_Init+0x150>)
 8001a1a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001a1c:	4b41      	ldr	r3, [pc, #260]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a22:	4b40      	ldr	r3, [pc, #256]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001a28:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a2a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001a2e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a30:	4b3c      	ldr	r3, [pc, #240]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001a36:	4b3b      	ldr	r3, [pc, #236]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3c:	4b39      	ldr	r3, [pc, #228]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001a42:	4838      	ldr	r0, [pc, #224]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a44:	f008 f828 	bl	8009a98 <HAL_TIM_Base_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001a4e:	f004 fc15 	bl	800627c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a56:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001a58:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4831      	ldr	r0, [pc, #196]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a60:	f008 ff4a 	bl	800a8f8 <HAL_TIM_ConfigClockSource>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001a6a:	f004 fc07 	bl	800627c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001a6e:	482d      	ldr	r0, [pc, #180]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a70:	f008 f861 	bl	8009b36 <HAL_TIM_PWM_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001a7a:	f004 fbff 	bl	800627c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001a86:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4825      	ldr	r0, [pc, #148]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001a8e:	f009 fca1 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001a98:	f004 fbf0 	bl	800627c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9c:	2360      	movs	r3, #96	@ 0x60
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aac:	2300      	movs	r3, #0
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001abc:	2200      	movs	r2, #0
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4818      	ldr	r0, [pc, #96]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001ac2:	f008 fe57 	bl	800a774 <HAL_TIM_PWM_ConfigChannel>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001acc:	f004 fbd6 	bl	800627c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4812      	ldr	r0, [pc, #72]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001ada:	f008 fe4b 	bl	800a774 <HAL_TIM_PWM_ConfigChannel>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001ae4:	f004 fbca 	bl	800627c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001afc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <MX_TIM8_Init+0x14c>)
 8001b0c:	f009 fcde 	bl	800b4cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001b16:	f004 fbb1 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3758      	adds	r7, #88	@ 0x58
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000580 	.word	0x20000580
 8001b28:	40010400 	.word	0x40010400

08001b2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	@ (8001b7c <MX_USART3_UART_Init+0x50>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b36:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	@ (8001b78 <MX_USART3_UART_Init+0x4c>)
 8001b64:	f009 fd18 	bl	800b598 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b6e:	f004 fb85 	bl	800627c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200005c8 	.word	0x200005c8
 8001b7c:	40004800 	.word	0x40004800

08001b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08c      	sub	sp, #48	@ 0x30
 8001b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
 8001b94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	61bb      	str	r3, [r7, #24]
 8001b9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a5a      	ldr	r2, [pc, #360]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001ba0:	f043 0310 	orr.w	r3, r3, #16
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b58      	ldr	r3, [pc, #352]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f003 0310 	and.w	r3, r3, #16
 8001bae:	61bb      	str	r3, [r7, #24]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	4b54      	ldr	r3, [pc, #336]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a53      	ldr	r2, [pc, #332]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b51      	ldr	r3, [pc, #324]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	4b4d      	ldr	r3, [pc, #308]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	4a4c      	ldr	r2, [pc, #304]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bd8:	f043 0304 	orr.w	r3, r3, #4
 8001bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bde:	4b4a      	ldr	r3, [pc, #296]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b46      	ldr	r3, [pc, #280]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a45      	ldr	r2, [pc, #276]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b43      	ldr	r3, [pc, #268]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b3c      	ldr	r3, [pc, #240]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b38      	ldr	r3, [pc, #224]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a37      	ldr	r2, [pc, #220]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c2c:	f043 0308 	orr.w	r3, r3, #8
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b35      	ldr	r3, [pc, #212]	@ (8001d08 <MX_GPIO_Init+0x188>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 61bc 	mov.w	r1, #1504	@ 0x5e0
 8001c44:	4831      	ldr	r0, [pc, #196]	@ (8001d0c <MX_GPIO_Init+0x18c>)
 8001c46:	f006 facd 	bl	80081e4 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	213c      	movs	r1, #60	@ 0x3c
 8001c4e:	4830      	ldr	r0, [pc, #192]	@ (8001d10 <MX_GPIO_Init+0x190>)
 8001c50:	f006 fac8 	bl	80081e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin|TRI_Pin, GPIO_PIN_RESET);
 8001c54:	2200      	movs	r2, #0
 8001c56:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001c5a:	482e      	ldr	r0, [pc, #184]	@ (8001d14 <MX_GPIO_Init+0x194>)
 8001c5c:	f006 fac2 	bl	80081e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c66:	482c      	ldr	r0, [pc, #176]	@ (8001d18 <MX_GPIO_Init+0x198>)
 8001c68:	f006 fabc 	bl	80081e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001c6c:	f44f 63bc 	mov.w	r3, #1504	@ 0x5e0
 8001c70:	61fb      	str	r3, [r7, #28]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c7e:	f107 031c 	add.w	r3, r7, #28
 8001c82:	4619      	mov	r1, r3
 8001c84:	4821      	ldr	r0, [pc, #132]	@ (8001d0c <MX_GPIO_Init+0x18c>)
 8001c86:	f006 f911 	bl	8007eac <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8001c8a:	233c      	movs	r3, #60	@ 0x3c
 8001c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c96:	2302      	movs	r3, #2
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 031c 	add.w	r3, r7, #28
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	481b      	ldr	r0, [pc, #108]	@ (8001d10 <MX_GPIO_Init+0x190>)
 8001ca2:	f006 f903 	bl	8007eac <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin TRI_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|TRI_Pin;
 8001ca6:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cac:	2301      	movs	r3, #1
 8001cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4815      	ldr	r0, [pc, #84]	@ (8001d14 <MX_GPIO_Init+0x194>)
 8001cc0:	f006 f8f4 	bl	8007eac <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = USER_PB_Pin;
 8001cc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_PB_GPIO_Port, &GPIO_InitStruct);
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	4619      	mov	r1, r3
 8001cda:	480f      	ldr	r0, [pc, #60]	@ (8001d18 <MX_GPIO_Init+0x198>)
 8001cdc:	f006 f8e6 	bl	8007eac <HAL_GPIO_Init>

  /*Configure GPIO pin : Trigger_Pin */
  	GPIO_InitStruct.Pin = Trigger_Pin;
 8001ce0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce4:	61fb      	str	r3, [r7, #28]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	623b      	str	r3, [r7, #32]
  	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	627b      	str	r3, [r7, #36]	@ 0x24
  	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  	HAL_GPIO_Init(Trigger_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4807      	ldr	r0, [pc, #28]	@ (8001d18 <MX_GPIO_Init+0x198>)
 8001cfa:	f006 f8d7 	bl	8007eac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
//  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);

}
 8001cfe:	bf00      	nop
 8001d00:	3730      	adds	r7, #48	@ 0x30
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40020000 	.word	0x40020000
 8001d14:	40020400 	.word	0x40020400
 8001d18:	40020c00 	.word	0x40020c00

08001d1c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// HAL_UART_RxCpltCallback evoked when buffer is full
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	@ 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	// prevent unused argument(s) compilation warning
	HAL_UART_Transmit(&huart3, (uint8_t*) aRxBuffer, 4, 0xFFF);
 8001d24:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001d28:	2204      	movs	r2, #4
 8001d2a:	4992      	ldr	r1, [pc, #584]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d2c:	4892      	ldr	r0, [pc, #584]	@ (8001f78 <HAL_UART_RxCpltCallback+0x25c>)
 8001d2e:	f009 fc80 	bl	800b632 <HAL_UART_Transmit>
	UNUSED(huart);
	int val;

	val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 8001d32:	4b90      	ldr	r3, [pc, #576]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d34:	789b      	ldrb	r3, [r3, #2]
 8001d36:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	461a      	mov	r2, r3
 8001d44:	4b8b      	ldr	r3, [pc, #556]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d46:	78db      	ldrb	r3, [r3, #3]
 8001d48:	3b30      	subs	r3, #48	@ 0x30
 8001d4a:	4413      	add	r3, r2
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (aRxBuffer[1] >= '0' && aRxBuffer[1] <= '9') val += (aRxBuffer[1] - 48) * 100;
 8001d4e:	4b89      	ldr	r3, [pc, #548]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d50:	785b      	ldrb	r3, [r3, #1]
 8001d52:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d54:	d90c      	bls.n	8001d70 <HAL_UART_RxCpltCallback+0x54>
 8001d56:	4b87      	ldr	r3, [pc, #540]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d58:	785b      	ldrb	r3, [r3, #1]
 8001d5a:	2b39      	cmp	r3, #57	@ 0x39
 8001d5c:	d808      	bhi.n	8001d70 <HAL_UART_RxCpltCallback+0x54>
 8001d5e:	4b85      	ldr	r3, [pc, #532]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d60:	785b      	ldrb	r3, [r3, #1]
 8001d62:	3b30      	subs	r3, #48	@ 0x30
 8001d64:	2264      	movs	r2, #100	@ 0x64
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d6c:	4413      	add	r3, r2
 8001d6e:	627b      	str	r3, [r7, #36]	@ 0x24

	manualMode = 0;
 8001d70:	4b82      	ldr	r3, [pc, #520]	@ (8001f7c <HAL_UART_RxCpltCallback+0x260>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]

	if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T') { // only STOP can preempt any greedy task
 8001d76:	4b7f      	ldr	r3, [pc, #508]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b53      	cmp	r3, #83	@ 0x53
 8001d7c:	d159      	bne.n	8001e32 <HAL_UART_RxCpltCallback+0x116>
 8001d7e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001d80:	785b      	ldrb	r3, [r3, #1]
 8001d82:	2b54      	cmp	r3, #84	@ 0x54
 8001d84:	d155      	bne.n	8001e32 <HAL_UART_RxCpltCallback+0x116>
//		__ADD_COMMAND(cQueue, 0, 0); // stop
		__ON_TASK_END(&htim8, prevTask, curTask);
 8001d86:	4b7e      	ldr	r3, [pc, #504]	@ (8001f80 <HAL_UART_RxCpltCallback+0x264>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d8e:	4b7c      	ldr	r3, [pc, #496]	@ (8001f80 <HAL_UART_RxCpltCallback+0x264>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2200      	movs	r2, #0
 8001d94:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d96:	4b7b      	ldr	r3, [pc, #492]	@ (8001f84 <HAL_UART_RxCpltCallback+0x268>)
 8001d98:	781a      	ldrb	r2, [r3, #0]
 8001d9a:	4b7b      	ldr	r3, [pc, #492]	@ (8001f88 <HAL_UART_RxCpltCallback+0x26c>)
 8001d9c:	701a      	strb	r2, [r3, #0]
 8001d9e:	4b79      	ldr	r3, [pc, #484]	@ (8001f84 <HAL_UART_RxCpltCallback+0x268>)
 8001da0:	220b      	movs	r2, #11
 8001da2:	701a      	strb	r2, [r3, #0]
		  angleNow = 0; gyroZ = 0; // reset angle for PID
 8001da4:	4b79      	ldr	r3, [pc, #484]	@ (8001f8c <HAL_UART_RxCpltCallback+0x270>)
 8001da6:	f04f 0200 	mov.w	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	4b78      	ldr	r3, [pc, #480]	@ (8001f90 <HAL_UART_RxCpltCallback+0x274>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	801a      	strh	r2, [r3, #0]
		PIDConfigReset(&pidTSlow);
 8001db2:	4878      	ldr	r0, [pc, #480]	@ (8001f94 <HAL_UART_RxCpltCallback+0x278>)
 8001db4:	f000 fbcd 	bl	8002552 <PIDConfigReset>
		PIDConfigReset(&pidSlow);
 8001db8:	4877      	ldr	r0, [pc, #476]	@ (8001f98 <HAL_UART_RxCpltCallback+0x27c>)
 8001dba:	f000 fbca 	bl	8002552 <PIDConfigReset>
		PIDConfigReset(&pidFast);
 8001dbe:	4877      	ldr	r0, [pc, #476]	@ (8001f9c <HAL_UART_RxCpltCallback+0x280>)
 8001dc0:	f000 fbc7 	bl	8002552 <PIDConfigReset>
		curDistTick = 0;
 8001dc4:	4b76      	ldr	r3, [pc, #472]	@ (8001fa0 <HAL_UART_RxCpltCallback+0x284>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	801a      	strh	r2, [r3, #0]
		if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8001dca:	4b76      	ldr	r3, [pc, #472]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001dcc:	781a      	ldrb	r2, [r3, #0]
 8001dce:	4b75      	ldr	r3, [pc, #468]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001dd0:	785b      	ldrb	r3, [r3, #1]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d112      	bne.n	8001dfc <HAL_UART_RxCpltCallback+0xe0>
			__CLEAR_CURCMD(curCmd);
 8001dd6:	4b74      	ldr	r3, [pc, #464]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x28c>)
 8001dd8:	2264      	movs	r2, #100	@ 0x64
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	4b72      	ldr	r3, [pc, #456]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x28c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	805a      	strh	r2, [r3, #2]
			__ACK_TASK_DONE(&huart3, rxMsg);
 8001de2:	4a72      	ldr	r2, [pc, #456]	@ (8001fac <HAL_UART_RxCpltCallback+0x290>)
 8001de4:	210f      	movs	r1, #15
 8001de6:	4872      	ldr	r0, [pc, #456]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x294>)
 8001de8:	f00d ffa8 	bl	800fd3c <sniprintf>
 8001dec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001df0:	2206      	movs	r2, #6
 8001df2:	4970      	ldr	r1, [pc, #448]	@ (8001fb4 <HAL_UART_RxCpltCallback+0x298>)
 8001df4:	4860      	ldr	r0, [pc, #384]	@ (8001f78 <HAL_UART_RxCpltCallback+0x25c>)
 8001df6:	f009 fc1c 	bl	800b632 <HAL_UART_Transmit>
		if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8001dfa:	e308      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
		}
		else {
			__READ_COMMAND(cQueue, curCmd, rxMsg);
 8001dfc:	4b69      	ldr	r3, [pc, #420]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001dfe:	785b      	ldrb	r3, [r3, #1]
 8001e00:	4a69      	ldr	r2, [pc, #420]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x28c>)
 8001e02:	4968      	ldr	r1, [pc, #416]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	440b      	add	r3, r1
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	4b65      	ldr	r3, [pc, #404]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e0e:	785b      	ldrb	r3, [r3, #1]
 8001e10:	3301      	adds	r3, #1
 8001e12:	4a64      	ldr	r2, [pc, #400]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e14:	7892      	ldrb	r2, [r2, #2]
 8001e16:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e1a:	fb01 f202 	mul.w	r2, r1, r2
 8001e1e:	1a9b      	subs	r3, r3, r2
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4b60      	ldr	r3, [pc, #384]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e24:	705a      	strb	r2, [r3, #1]
 8001e26:	4a64      	ldr	r2, [pc, #400]	@ (8001fb8 <HAL_UART_RxCpltCallback+0x29c>)
 8001e28:	210f      	movs	r1, #15
 8001e2a:	4861      	ldr	r0, [pc, #388]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x294>)
 8001e2c:	f00d ff86 	bl	800fd3c <sniprintf>
		if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8001e30:	e2ed      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
		}
	}
	else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S')) { //FW or FS
 8001e32:	4b50      	ldr	r3, [pc, #320]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b46      	cmp	r3, #70	@ 0x46
 8001e38:	d13d      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x19a>
 8001e3a:	4b4e      	ldr	r3, [pc, #312]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e3c:	785b      	ldrb	r3, [r3, #1]
 8001e3e:	2b57      	cmp	r3, #87	@ 0x57
 8001e40:	d003      	beq.n	8001e4a <HAL_UART_RxCpltCallback+0x12e>
 8001e42:	4b4c      	ldr	r3, [pc, #304]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e44:	785b      	ldrb	r3, [r3, #1]
 8001e46:	2b53      	cmp	r3, #83	@ 0x53
 8001e48:	d135      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x19a>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e4c:	789b      	ldrb	r3, [r3, #2]
 8001e4e:	2b2d      	cmp	r3, #45	@ 0x2d
 8001e50:	d105      	bne.n	8001e5e <HAL_UART_RxCpltCallback+0x142>
 8001e52:	4b48      	ldr	r3, [pc, #288]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e54:	78db      	ldrb	r3, [r3, #3]
 8001e56:	2b2d      	cmp	r3, #45	@ 0x2d
 8001e58:	d101      	bne.n	8001e5e <HAL_UART_RxCpltCallback+0x142>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <HAL_UART_RxCpltCallback+0x144>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	4b46      	ldr	r3, [pc, #280]	@ (8001f7c <HAL_UART_RxCpltCallback+0x260>)
 8001e64:	701a      	strb	r2, [r3, #0]
		moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001e66:	4b43      	ldr	r3, [pc, #268]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001e68:	785b      	ldrb	r3, [r3, #1]
 8001e6a:	2b53      	cmp	r3, #83	@ 0x53
 8001e6c:	bf14      	ite	ne
 8001e6e:	2301      	movne	r3, #1
 8001e70:	2300      	moveq	r3, #0
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b51      	ldr	r3, [pc, #324]	@ (8001fbc <HAL_UART_RxCpltCallback+0x2a0>)
 8001e78:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 1, val);
 8001e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4a49      	ldr	r2, [pc, #292]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	2201      	movs	r2, #1
 8001e86:	711a      	strb	r2, [r3, #4]
 8001e88:	4b46      	ldr	r3, [pc, #280]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8e:	b291      	uxth	r1, r2
 8001e90:	4a44      	ldr	r2, [pc, #272]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	460a      	mov	r2, r1
 8001e98:	80da      	strh	r2, [r3, #6]
 8001e9a:	4b42      	ldr	r3, [pc, #264]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	4a40      	ldr	r2, [pc, #256]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001ea2:	7892      	ldrb	r2, [r2, #2]
 8001ea4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ea8:	fb01 f202 	mul.w	r2, r1, r2
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001eb2:	701a      	strb	r2, [r3, #0]
 8001eb4:	e2ab      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S')) { //BW or BS
 8001eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b42      	cmp	r3, #66	@ 0x42
 8001ebc:	d13d      	bne.n	8001f3a <HAL_UART_RxCpltCallback+0x21e>
 8001ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001ec0:	785b      	ldrb	r3, [r3, #1]
 8001ec2:	2b57      	cmp	r3, #87	@ 0x57
 8001ec4:	d003      	beq.n	8001ece <HAL_UART_RxCpltCallback+0x1b2>
 8001ec6:	4b2b      	ldr	r3, [pc, #172]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b53      	cmp	r3, #83	@ 0x53
 8001ecc:	d135      	bne.n	8001f3a <HAL_UART_RxCpltCallback+0x21e>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001ece:	4b29      	ldr	r3, [pc, #164]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001ed0:	789b      	ldrb	r3, [r3, #2]
 8001ed2:	2b2d      	cmp	r3, #45	@ 0x2d
 8001ed4:	d105      	bne.n	8001ee2 <HAL_UART_RxCpltCallback+0x1c6>
 8001ed6:	4b27      	ldr	r3, [pc, #156]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001ed8:	78db      	ldrb	r3, [r3, #3]
 8001eda:	2b2d      	cmp	r3, #45	@ 0x2d
 8001edc:	d101      	bne.n	8001ee2 <HAL_UART_RxCpltCallback+0x1c6>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_UART_RxCpltCallback+0x1c8>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4b25      	ldr	r3, [pc, #148]	@ (8001f7c <HAL_UART_RxCpltCallback+0x260>)
 8001ee8:	701a      	strb	r2, [r3, #0]
		moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001eea:	4b22      	ldr	r3, [pc, #136]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001eec:	785b      	ldrb	r3, [r3, #1]
 8001eee:	2b53      	cmp	r3, #83	@ 0x53
 8001ef0:	bf14      	ite	ne
 8001ef2:	2301      	movne	r3, #1
 8001ef4:	2300      	moveq	r3, #0
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b30      	ldr	r3, [pc, #192]	@ (8001fbc <HAL_UART_RxCpltCallback+0x2a0>)
 8001efc:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 2, val);
 8001efe:	4b29      	ldr	r3, [pc, #164]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	4a28      	ldr	r2, [pc, #160]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	2202      	movs	r2, #2
 8001f0a:	711a      	strb	r2, [r3, #4]
 8001f0c:	4b25      	ldr	r3, [pc, #148]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f12:	b291      	uxth	r1, r2
 8001f14:	4a23      	ldr	r2, [pc, #140]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	460a      	mov	r2, r1
 8001f1c:	80da      	strh	r2, [r3, #6]
 8001f1e:	4b21      	ldr	r3, [pc, #132]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	3301      	adds	r3, #1
 8001f24:	4a1f      	ldr	r2, [pc, #124]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f26:	7892      	ldrb	r2, [r2, #2]
 8001f28:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f2c:	fb01 f202 	mul.w	r2, r1, r2
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x288>)
 8001f36:	701a      	strb	r2, [r3, #0]
 8001f38:	e269      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L') { // FL
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b46      	cmp	r3, #70	@ 0x46
 8001f40:	d15d      	bne.n	8001ffe <HAL_UART_RxCpltCallback+0x2e2>
 8001f42:	4b0c      	ldr	r3, [pc, #48]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001f44:	785b      	ldrb	r3, [r3, #1]
 8001f46:	2b4c      	cmp	r3, #76	@ 0x4c
 8001f48:	d159      	bne.n	8001ffe <HAL_UART_RxCpltCallback+0x2e2>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001f4c:	789b      	ldrb	r3, [r3, #2]
 8001f4e:	2b2d      	cmp	r3, #45	@ 0x2d
 8001f50:	d105      	bne.n	8001f5e <HAL_UART_RxCpltCallback+0x242>
 8001f52:	4b08      	ldr	r3, [pc, #32]	@ (8001f74 <HAL_UART_RxCpltCallback+0x258>)
 8001f54:	78db      	ldrb	r3, [r3, #3]
 8001f56:	2b2d      	cmp	r3, #45	@ 0x2d
 8001f58:	d101      	bne.n	8001f5e <HAL_UART_RxCpltCallback+0x242>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_UART_RxCpltCallback+0x244>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <HAL_UART_RxCpltCallback+0x260>)
 8001f64:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001f66:	4b05      	ldr	r3, [pc, #20]	@ (8001f7c <HAL_UART_RxCpltCallback+0x260>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d028      	beq.n	8001fc0 <HAL_UART_RxCpltCallback+0x2a4>
 8001f6e:	2103      	movs	r1, #3
 8001f70:	e027      	b.n	8001fc2 <HAL_UART_RxCpltCallback+0x2a6>
 8001f72:	bf00      	nop
 8001f74:	20000644 	.word	0x20000644
 8001f78:	200005c8 	.word	0x200005c8
 8001f7c:	20000698 	.word	0x20000698
 8001f80:	20000580 	.word	0x20000580
 8001f84:	20000134 	.word	0x20000134
 8001f88:	20000135 	.word	0x20000135
 8001f8c:	200006a0 	.word	0x200006a0
 8001f90:	200006a6 	.word	0x200006a6
 8001f94:	200006d0 	.word	0x200006d0
 8001f98:	200006bc 	.word	0x200006bc
 8001f9c:	200006e4 	.word	0x200006e4
 8001fa0:	200006b4 	.word	0x200006b4
 8001fa4:	20000650 	.word	0x20000650
 8001fa8:	20000684 	.word	0x20000684
 8001fac:	08012d6c 	.word	0x08012d6c
 8001fb0:	20000688 	.word	0x20000688
 8001fb4:	08012d74 	.word	0x08012d74
 8001fb8:	08012d7c 	.word	0x08012d7c
 8001fbc:	20000136 	.word	0x20000136
 8001fc0:	2107      	movs	r1, #7
 8001fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	4a8c      	ldr	r2, [pc, #560]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	460a      	mov	r2, r1
 8001fce:	711a      	strb	r2, [r3, #4]
 8001fd0:	4b89      	ldr	r3, [pc, #548]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd6:	b291      	uxth	r1, r2
 8001fd8:	4a87      	ldr	r2, [pc, #540]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	460a      	mov	r2, r1
 8001fe0:	80da      	strh	r2, [r3, #6]
 8001fe2:	4b85      	ldr	r3, [pc, #532]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	4a83      	ldr	r2, [pc, #524]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001fea:	7892      	ldrb	r2, [r2, #2]
 8001fec:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ff0:	fb01 f202 	mul.w	r2, r1, r2
 8001ff4:	1a9b      	subs	r3, r3, r2
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	4b7f      	ldr	r3, [pc, #508]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	e207      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R') { // FR
 8001ffe:	4b7f      	ldr	r3, [pc, #508]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b46      	cmp	r3, #70	@ 0x46
 8002004:	d136      	bne.n	8002074 <HAL_UART_RxCpltCallback+0x358>
 8002006:	4b7d      	ldr	r3, [pc, #500]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002008:	785b      	ldrb	r3, [r3, #1]
 800200a:	2b52      	cmp	r3, #82	@ 0x52
 800200c:	d132      	bne.n	8002074 <HAL_UART_RxCpltCallback+0x358>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 800200e:	4b7b      	ldr	r3, [pc, #492]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002010:	789b      	ldrb	r3, [r3, #2]
 8002012:	2b2d      	cmp	r3, #45	@ 0x2d
 8002014:	d105      	bne.n	8002022 <HAL_UART_RxCpltCallback+0x306>
 8002016:	4b79      	ldr	r3, [pc, #484]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002018:	78db      	ldrb	r3, [r3, #3]
 800201a:	2b2d      	cmp	r3, #45	@ 0x2d
 800201c:	d101      	bne.n	8002022 <HAL_UART_RxCpltCallback+0x306>
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <HAL_UART_RxCpltCallback+0x308>
 8002022:	2300      	movs	r3, #0
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4b76      	ldr	r3, [pc, #472]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 8002028:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 800202a:	4b75      	ldr	r3, [pc, #468]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_UART_RxCpltCallback+0x31a>
 8002032:	2104      	movs	r1, #4
 8002034:	e000      	b.n	8002038 <HAL_UART_RxCpltCallback+0x31c>
 8002036:	2108      	movs	r1, #8
 8002038:	4b6f      	ldr	r3, [pc, #444]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4a6e      	ldr	r2, [pc, #440]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	460a      	mov	r2, r1
 8002044:	711a      	strb	r2, [r3, #4]
 8002046:	4b6c      	ldr	r3, [pc, #432]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800204c:	b291      	uxth	r1, r2
 800204e:	4a6a      	ldr	r2, [pc, #424]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4413      	add	r3, r2
 8002054:	460a      	mov	r2, r1
 8002056:	80da      	strh	r2, [r3, #6]
 8002058:	4b67      	ldr	r3, [pc, #412]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	3301      	adds	r3, #1
 800205e:	4a66      	ldr	r2, [pc, #408]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002060:	7892      	ldrb	r2, [r2, #2]
 8002062:	fb93 f1f2 	sdiv	r1, r3, r2
 8002066:	fb01 f202 	mul.w	r2, r1, r2
 800206a:	1a9b      	subs	r3, r3, r2
 800206c:	b2da      	uxtb	r2, r3
 800206e:	4b62      	ldr	r3, [pc, #392]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002070:	701a      	strb	r2, [r3, #0]
 8002072:	e1cc      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L') { // BL
 8002074:	4b61      	ldr	r3, [pc, #388]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b42      	cmp	r3, #66	@ 0x42
 800207a:	d136      	bne.n	80020ea <HAL_UART_RxCpltCallback+0x3ce>
 800207c:	4b5f      	ldr	r3, [pc, #380]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 800207e:	785b      	ldrb	r3, [r3, #1]
 8002080:	2b4c      	cmp	r3, #76	@ 0x4c
 8002082:	d132      	bne.n	80020ea <HAL_UART_RxCpltCallback+0x3ce>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8002084:	4b5d      	ldr	r3, [pc, #372]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002086:	789b      	ldrb	r3, [r3, #2]
 8002088:	2b2d      	cmp	r3, #45	@ 0x2d
 800208a:	d105      	bne.n	8002098 <HAL_UART_RxCpltCallback+0x37c>
 800208c:	4b5b      	ldr	r3, [pc, #364]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 800208e:	78db      	ldrb	r3, [r3, #3]
 8002090:	2b2d      	cmp	r3, #45	@ 0x2d
 8002092:	d101      	bne.n	8002098 <HAL_UART_RxCpltCallback+0x37c>
 8002094:	2301      	movs	r3, #1
 8002096:	e000      	b.n	800209a <HAL_UART_RxCpltCallback+0x37e>
 8002098:	2300      	movs	r3, #0
 800209a:	b2da      	uxtb	r2, r3
 800209c:	4b58      	ldr	r3, [pc, #352]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 800209e:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 80020a0:	4b57      	ldr	r3, [pc, #348]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <HAL_UART_RxCpltCallback+0x390>
 80020a8:	2105      	movs	r1, #5
 80020aa:	e000      	b.n	80020ae <HAL_UART_RxCpltCallback+0x392>
 80020ac:	2109      	movs	r1, #9
 80020ae:	4b52      	ldr	r3, [pc, #328]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	4a51      	ldr	r2, [pc, #324]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	460a      	mov	r2, r1
 80020ba:	711a      	strb	r2, [r3, #4]
 80020bc:	4b4e      	ldr	r3, [pc, #312]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c2:	b291      	uxth	r1, r2
 80020c4:	4a4c      	ldr	r2, [pc, #304]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	460a      	mov	r2, r1
 80020cc:	80da      	strh	r2, [r3, #6]
 80020ce:	4b4a      	ldr	r3, [pc, #296]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	3301      	adds	r3, #1
 80020d4:	4a48      	ldr	r2, [pc, #288]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020d6:	7892      	ldrb	r2, [r2, #2]
 80020d8:	fb93 f1f2 	sdiv	r1, r3, r2
 80020dc:	fb01 f202 	mul.w	r2, r1, r2
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	4b44      	ldr	r3, [pc, #272]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80020e6:	701a      	strb	r2, [r3, #0]
 80020e8:	e191      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R') { // BR
 80020ea:	4b44      	ldr	r3, [pc, #272]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b42      	cmp	r3, #66	@ 0x42
 80020f0:	d136      	bne.n	8002160 <HAL_UART_RxCpltCallback+0x444>
 80020f2:	4b42      	ldr	r3, [pc, #264]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 80020f4:	785b      	ldrb	r3, [r3, #1]
 80020f6:	2b52      	cmp	r3, #82	@ 0x52
 80020f8:	d132      	bne.n	8002160 <HAL_UART_RxCpltCallback+0x444>
		manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 80020fa:	4b40      	ldr	r3, [pc, #256]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 80020fc:	789b      	ldrb	r3, [r3, #2]
 80020fe:	2b2d      	cmp	r3, #45	@ 0x2d
 8002100:	d105      	bne.n	800210e <HAL_UART_RxCpltCallback+0x3f2>
 8002102:	4b3e      	ldr	r3, [pc, #248]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002104:	78db      	ldrb	r3, [r3, #3]
 8002106:	2b2d      	cmp	r3, #45	@ 0x2d
 8002108:	d101      	bne.n	800210e <HAL_UART_RxCpltCallback+0x3f2>
 800210a:	2301      	movs	r3, #1
 800210c:	e000      	b.n	8002110 <HAL_UART_RxCpltCallback+0x3f4>
 800210e:	2300      	movs	r3, #0
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 8002114:	701a      	strb	r2, [r3, #0]
		__ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 8002116:	4b3a      	ldr	r3, [pc, #232]	@ (8002200 <HAL_UART_RxCpltCallback+0x4e4>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_UART_RxCpltCallback+0x406>
 800211e:	2106      	movs	r1, #6
 8002120:	e000      	b.n	8002124 <HAL_UART_RxCpltCallback+0x408>
 8002122:	210a      	movs	r1, #10
 8002124:	4b34      	ldr	r3, [pc, #208]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	4a33      	ldr	r2, [pc, #204]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	460a      	mov	r2, r1
 8002130:	711a      	strb	r2, [r3, #4]
 8002132:	4b31      	ldr	r3, [pc, #196]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002138:	b291      	uxth	r1, r2
 800213a:	4a2f      	ldr	r2, [pc, #188]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	460a      	mov	r2, r1
 8002142:	80da      	strh	r2, [r3, #6]
 8002144:	4b2c      	ldr	r3, [pc, #176]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	3301      	adds	r3, #1
 800214a:	4a2b      	ldr	r2, [pc, #172]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800214c:	7892      	ldrb	r2, [r2, #2]
 800214e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002152:	fb01 f202 	mul.w	r2, r1, r2
 8002156:	1a9b      	subs	r3, r3, r2
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4b27      	ldr	r3, [pc, #156]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e156      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	}
	else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L') __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 8002160:	4b26      	ldr	r3, [pc, #152]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2b54      	cmp	r3, #84	@ 0x54
 8002166:	d121      	bne.n	80021ac <HAL_UART_RxCpltCallback+0x490>
 8002168:	4b24      	ldr	r3, [pc, #144]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 800216a:	785b      	ldrb	r3, [r3, #1]
 800216c:	2b4c      	cmp	r3, #76	@ 0x4c
 800216e:	d11d      	bne.n	80021ac <HAL_UART_RxCpltCallback+0x490>
 8002170:	4b21      	ldr	r3, [pc, #132]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4a20      	ldr	r2, [pc, #128]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	220b      	movs	r2, #11
 800217c:	711a      	strb	r2, [r3, #4]
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002184:	b291      	uxth	r1, r2
 8002186:	4a1c      	ldr	r2, [pc, #112]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	460a      	mov	r2, r1
 800218e:	80da      	strh	r2, [r3, #6]
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	3301      	adds	r3, #1
 8002196:	4a18      	ldr	r2, [pc, #96]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 8002198:	7892      	ldrb	r2, [r2, #2]
 800219a:	fb93 f1f2 	sdiv	r1, r3, r2
 800219e:	fb01 f202 	mul.w	r2, r1, r2
 80021a2:	1a9b      	subs	r3, r3, r2
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	4b14      	ldr	r3, [pc, #80]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e130      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R') __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b54      	cmp	r3, #84	@ 0x54
 80021b2:	d127      	bne.n	8002204 <HAL_UART_RxCpltCallback+0x4e8>
 80021b4:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <HAL_UART_RxCpltCallback+0x4e0>)
 80021b6:	785b      	ldrb	r3, [r3, #1]
 80021b8:	2b52      	cmp	r3, #82	@ 0x52
 80021ba:	d123      	bne.n	8002204 <HAL_UART_RxCpltCallback+0x4e8>
 80021bc:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	220c      	movs	r2, #12
 80021c8:	711a      	strb	r2, [r3, #4]
 80021ca:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d0:	b291      	uxth	r1, r2
 80021d2:	4a09      	ldr	r2, [pc, #36]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	460a      	mov	r2, r1
 80021da:	80da      	strh	r2, [r3, #6]
 80021dc:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	3301      	adds	r3, #1
 80021e2:	4a05      	ldr	r2, [pc, #20]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021e4:	7892      	ldrb	r2, [r2, #2]
 80021e6:	fb93 f1f2 	sdiv	r1, r3, r2
 80021ea:	fb01 f202 	mul.w	r2, r1, r2
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4b01      	ldr	r3, [pc, #4]	@ (80021f8 <HAL_UART_RxCpltCallback+0x4dc>)
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e10a      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
 80021f8:	20000650 	.word	0x20000650
 80021fc:	20000644 	.word	0x20000644
 8002200:	20000698 	.word	0x20000698
	else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R') __ADD_COMMAND(cQueue, 13, val); // test IR sensor
 8002204:	4b6f      	ldr	r3, [pc, #444]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b49      	cmp	r3, #73	@ 0x49
 800220a:	d121      	bne.n	8002250 <HAL_UART_RxCpltCallback+0x534>
 800220c:	4b6d      	ldr	r3, [pc, #436]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 800220e:	785b      	ldrb	r3, [r3, #1]
 8002210:	2b52      	cmp	r3, #82	@ 0x52
 8002212:	d11d      	bne.n	8002250 <HAL_UART_RxCpltCallback+0x534>
 8002214:	4b6c      	ldr	r3, [pc, #432]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	4a6b      	ldr	r2, [pc, #428]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	220d      	movs	r2, #13
 8002220:	711a      	strb	r2, [r3, #4]
 8002222:	4b69      	ldr	r3, [pc, #420]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002228:	b291      	uxth	r1, r2
 800222a:	4a67      	ldr	r2, [pc, #412]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	460a      	mov	r2, r1
 8002232:	80da      	strh	r2, [r3, #6]
 8002234:	4b64      	ldr	r3, [pc, #400]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	4a63      	ldr	r2, [pc, #396]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800223c:	7892      	ldrb	r2, [r2, #2]
 800223e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002242:	fb01 f202 	mul.w	r2, r1, r2
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	b2da      	uxtb	r2, r3
 800224a:	4b5f      	ldr	r3, [pc, #380]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	e0de      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T') __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 8002250:	4b5c      	ldr	r3, [pc, #368]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b44      	cmp	r3, #68	@ 0x44
 8002256:	d121      	bne.n	800229c <HAL_UART_RxCpltCallback+0x580>
 8002258:	4b5a      	ldr	r3, [pc, #360]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 800225a:	785b      	ldrb	r3, [r3, #1]
 800225c:	2b54      	cmp	r3, #84	@ 0x54
 800225e:	d11d      	bne.n	800229c <HAL_UART_RxCpltCallback+0x580>
 8002260:	4b59      	ldr	r3, [pc, #356]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	4a58      	ldr	r2, [pc, #352]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	220e      	movs	r2, #14
 800226c:	711a      	strb	r2, [r3, #4]
 800226e:	4b56      	ldr	r3, [pc, #344]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002274:	b291      	uxth	r1, r2
 8002276:	4a54      	ldr	r2, [pc, #336]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	460a      	mov	r2, r1
 800227e:	80da      	strh	r2, [r3, #6]
 8002280:	4b51      	ldr	r3, [pc, #324]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	3301      	adds	r3, #1
 8002286:	4a50      	ldr	r2, [pc, #320]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002288:	7892      	ldrb	r2, [r2, #2]
 800228a:	fb93 f1f2 	sdiv	r1, r3, r2
 800228e:	fb01 f202 	mul.w	r2, r1, r2
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4b4c      	ldr	r3, [pc, #304]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002298:	701a      	strb	r2, [r3, #0]
 800229a:	e0b8      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'Z' && aRxBuffer[1] == 'Z') __ADD_COMMAND(cQueue, 15, val); // ZZ buzzer
 800229c:	4b49      	ldr	r3, [pc, #292]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b5a      	cmp	r3, #90	@ 0x5a
 80022a2:	d121      	bne.n	80022e8 <HAL_UART_RxCpltCallback+0x5cc>
 80022a4:	4b47      	ldr	r3, [pc, #284]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 80022a6:	785b      	ldrb	r3, [r3, #1]
 80022a8:	2b5a      	cmp	r3, #90	@ 0x5a
 80022aa:	d11d      	bne.n	80022e8 <HAL_UART_RxCpltCallback+0x5cc>
 80022ac:	4b46      	ldr	r3, [pc, #280]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	4a45      	ldr	r2, [pc, #276]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	220f      	movs	r2, #15
 80022b8:	711a      	strb	r2, [r3, #4]
 80022ba:	4b43      	ldr	r3, [pc, #268]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022c0:	b291      	uxth	r1, r2
 80022c2:	4a41      	ldr	r2, [pc, #260]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	460a      	mov	r2, r1
 80022ca:	80da      	strh	r2, [r3, #6]
 80022cc:	4b3e      	ldr	r3, [pc, #248]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	3301      	adds	r3, #1
 80022d2:	4a3d      	ldr	r2, [pc, #244]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022d4:	7892      	ldrb	r2, [r2, #2]
 80022d6:	fb93 f1f2 	sdiv	r1, r3, r2
 80022da:	fb01 f202 	mul.w	r2, r1, r2
 80022de:	1a9b      	subs	r3, r3, r2
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	4b39      	ldr	r3, [pc, #228]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	e092      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'X') __ADD_COMMAND(cQueue, 16, val); // WN fastest path
 80022e8:	4b36      	ldr	r3, [pc, #216]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b57      	cmp	r3, #87	@ 0x57
 80022ee:	d121      	bne.n	8002334 <HAL_UART_RxCpltCallback+0x618>
 80022f0:	4b34      	ldr	r3, [pc, #208]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 80022f2:	785b      	ldrb	r3, [r3, #1]
 80022f4:	2b58      	cmp	r3, #88	@ 0x58
 80022f6:	d11d      	bne.n	8002334 <HAL_UART_RxCpltCallback+0x618>
 80022f8:	4b33      	ldr	r3, [pc, #204]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4a32      	ldr	r2, [pc, #200]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	2210      	movs	r2, #16
 8002304:	711a      	strb	r2, [r3, #4]
 8002306:	4b30      	ldr	r3, [pc, #192]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800230c:	b291      	uxth	r1, r2
 800230e:	4a2e      	ldr	r2, [pc, #184]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4413      	add	r3, r2
 8002314:	460a      	mov	r2, r1
 8002316:	80da      	strh	r2, [r3, #6]
 8002318:	4b2b      	ldr	r3, [pc, #172]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	4a2a      	ldr	r2, [pc, #168]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002320:	7892      	ldrb	r2, [r2, #2]
 8002322:	fb93 f1f2 	sdiv	r1, r3, r2
 8002326:	fb01 f202 	mul.w	r2, r1, r2
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4b26      	ldr	r3, [pc, #152]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	e06c      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'N') __ADD_COMMAND(cQueue, 17, val); // WN fastest path v2
 8002334:	4b23      	ldr	r3, [pc, #140]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b57      	cmp	r3, #87	@ 0x57
 800233a:	d121      	bne.n	8002380 <HAL_UART_RxCpltCallback+0x664>
 800233c:	4b21      	ldr	r3, [pc, #132]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 800233e:	785b      	ldrb	r3, [r3, #1]
 8002340:	2b4e      	cmp	r3, #78	@ 0x4e
 8002342:	d11d      	bne.n	8002380 <HAL_UART_RxCpltCallback+0x664>
 8002344:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	4a1f      	ldr	r2, [pc, #124]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	2211      	movs	r2, #17
 8002350:	711a      	strb	r2, [r3, #4]
 8002352:	4b1d      	ldr	r3, [pc, #116]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002358:	b291      	uxth	r1, r2
 800235a:	4a1b      	ldr	r2, [pc, #108]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	460a      	mov	r2, r1
 8002362:	80da      	strh	r2, [r3, #6]
 8002364:	4b18      	ldr	r3, [pc, #96]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	3301      	adds	r3, #1
 800236a:	4a17      	ldr	r2, [pc, #92]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800236c:	7892      	ldrb	r2, [r2, #2]
 800236e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002372:	fb01 f202 	mul.w	r2, r1, r2
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4b13      	ldr	r3, [pc, #76]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e046      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
	else if (aRxBuffer[0] == 'A') __ADD_COMMAND(cQueue, 88, val); // anti-clockwise rotation with variable
 8002380:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <HAL_UART_RxCpltCallback+0x6a8>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b41      	cmp	r3, #65	@ 0x41
 8002386:	d121      	bne.n	80023cc <HAL_UART_RxCpltCallback+0x6b0>
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4a0e      	ldr	r2, [pc, #56]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4413      	add	r3, r2
 8002392:	2258      	movs	r2, #88	@ 0x58
 8002394:	711a      	strb	r2, [r3, #4]
 8002396:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800239c:	b291      	uxth	r1, r2
 800239e:	4a0a      	ldr	r2, [pc, #40]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	460a      	mov	r2, r1
 80023a6:	80da      	strh	r2, [r3, #6]
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	4a06      	ldr	r2, [pc, #24]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80023b0:	7892      	ldrb	r2, [r2, #2]
 80023b2:	fb93 f1f2 	sdiv	r1, r3, r2
 80023b6:	fb01 f202 	mul.w	r2, r1, r2
 80023ba:	1a9b      	subs	r3, r3, r2
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4b02      	ldr	r3, [pc, #8]	@ (80023c8 <HAL_UART_RxCpltCallback+0x6ac>)
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	e024      	b.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
 80023c4:	20000644 	.word	0x20000644
 80023c8:	20000650 	.word	0x20000650
	else if (aRxBuffer[0] == 'C') __ADD_COMMAND(cQueue, 89, val); // clockwise rotation with variable
 80023cc:	4b45      	ldr	r3, [pc, #276]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2b43      	cmp	r3, #67	@ 0x43
 80023d2:	d11c      	bne.n	800240e <HAL_UART_RxCpltCallback+0x6f2>
 80023d4:	4b44      	ldr	r3, [pc, #272]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4a43      	ldr	r2, [pc, #268]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	2259      	movs	r2, #89	@ 0x59
 80023e0:	711a      	strb	r2, [r3, #4]
 80023e2:	4b41      	ldr	r3, [pc, #260]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e8:	b291      	uxth	r1, r2
 80023ea:	4a3f      	ldr	r2, [pc, #252]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	460a      	mov	r2, r1
 80023f2:	80da      	strh	r2, [r3, #6]
 80023f4:	4b3c      	ldr	r3, [pc, #240]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	3301      	adds	r3, #1
 80023fa:	4a3b      	ldr	r2, [pc, #236]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 80023fc:	7892      	ldrb	r2, [r2, #2]
 80023fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8002402:	fb01 f202 	mul.w	r2, r1, r2
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4b37      	ldr	r3, [pc, #220]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 800240c:	701a      	strb	r2, [r3, #0]

	if (!__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 800240e:	4b36      	ldr	r3, [pc, #216]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 8002414:	785b      	ldrb	r3, [r3, #1]
 8002416:	429a      	cmp	r2, r3
 8002418:	d019      	beq.n	800244e <HAL_UART_RxCpltCallback+0x732>
		__READ_COMMAND(cQueue, curCmd, rxMsg);
 800241a:	4b33      	ldr	r3, [pc, #204]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 800241c:	785b      	ldrb	r3, [r3, #1]
 800241e:	4a33      	ldr	r2, [pc, #204]	@ (80024ec <HAL_UART_RxCpltCallback+0x7d0>)
 8002420:	4931      	ldr	r1, [pc, #196]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	4b2f      	ldr	r3, [pc, #188]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 800242c:	785b      	ldrb	r3, [r3, #1]
 800242e:	3301      	adds	r3, #1
 8002430:	4a2d      	ldr	r2, [pc, #180]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 8002432:	7892      	ldrb	r2, [r2, #2]
 8002434:	fb93 f1f2 	sdiv	r1, r3, r2
 8002438:	fb01 f202 	mul.w	r2, r1, r2
 800243c:	1a9b      	subs	r3, r3, r2
 800243e:	b2da      	uxtb	r2, r3
 8002440:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <HAL_UART_RxCpltCallback+0x7cc>)
 8002442:	705a      	strb	r2, [r3, #1]
 8002444:	4a2a      	ldr	r2, [pc, #168]	@ (80024f0 <HAL_UART_RxCpltCallback+0x7d4>)
 8002446:	210f      	movs	r1, #15
 8002448:	482a      	ldr	r0, [pc, #168]	@ (80024f4 <HAL_UART_RxCpltCallback+0x7d8>)
 800244a:	f00d fc77 	bl	800fd3c <sniprintf>
	}

	// clear aRx buffer
	  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 800244e:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <HAL_UART_RxCpltCallback+0x7dc>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
	  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8002454:	4b29      	ldr	r3, [pc, #164]	@ (80024fc <HAL_UART_RxCpltCallback+0x7e0>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4922      	ldr	r1, [pc, #136]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 800245c:	4826      	ldr	r0, [pc, #152]	@ (80024f8 <HAL_UART_RxCpltCallback+0x7dc>)
 800245e:	f009 f97a 	bl	800b756 <HAL_UART_Receive_IT>
	    char c1 = aRxBuffer[0];
 8002462:	4b20      	ldr	r3, [pc, #128]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		char c2 = aRxBuffer[1];
 800246a:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 800246c:	785b      	ldrb	r3, [r3, #1]
 800246e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		char d[4];

		//d[0] = '0';
		//d[1] = '0';
		//d[2] = '3';
		if(aRxBuffer[2] == '-' && aRxBuffer[3] == '1')
 8002472:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 8002474:	789b      	ldrb	r3, [r3, #2]
 8002476:	2b2d      	cmp	r3, #45	@ 0x2d
 8002478:	d108      	bne.n	800248c <HAL_UART_RxCpltCallback+0x770>
 800247a:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 800247c:	78db      	ldrb	r3, [r3, #3]
 800247e:	2b31      	cmp	r3, #49	@ 0x31
 8002480:	d104      	bne.n	800248c <HAL_UART_RxCpltCallback+0x770>
			data = -1;
 8002482:	4b1f      	ldr	r3, [pc, #124]	@ (8002500 <HAL_UART_RxCpltCallback+0x7e4>)
 8002484:	f04f 32ff 	mov.w	r2, #4294967295
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	e00d      	b.n	80024a8 <HAL_UART_RxCpltCallback+0x78c>
		else {
			memcpy(d, (void*) &aRxBuffer[2], 2);
 800248c:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <HAL_UART_RxCpltCallback+0x7c8>)
 800248e:	885b      	ldrh	r3, [r3, #2]
 8002490:	83bb      	strh	r3, [r7, #28]
			d[2] = '\0';
 8002492:	2300      	movs	r3, #0
 8002494:	77bb      	strb	r3, [r7, #30]

			data = (uint32_t) atoi(d);
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	4618      	mov	r0, r3
 800249c:	f00c feac 	bl	800f1f8 <atoi>
 80024a0:	4603      	mov	r3, r0
 80024a2:	461a      	mov	r2, r3
 80024a4:	4b16      	ldr	r3, [pc, #88]	@ (8002500 <HAL_UART_RxCpltCallback+0x7e4>)
 80024a6:	601a      	str	r2, [r3, #0]

		//if (c1 == 'n') {
		//	newCmdReceived = 1;

		//}
		moveCmd = c1;
 80024a8:	4a16      	ldr	r2, [pc, #88]	@ (8002504 <HAL_UART_RxCpltCallback+0x7e8>)
 80024aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80024ae:	7013      	strb	r3, [r2, #0]
		directionCmd = c2;
 80024b0:	4a15      	ldr	r2, [pc, #84]	@ (8002508 <HAL_UART_RxCpltCallback+0x7ec>)
 80024b2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80024b6:	7013      	strb	r3, [r2, #0]
		// steeringCmd = c3;
		uint8_t message1[20];

		sprintf(message1, "cmd:%c,%d", directionCmd, data);
 80024b8:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <HAL_UART_RxCpltCallback+0x7ec>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	4b10      	ldr	r3, [pc, #64]	@ (8002500 <HAL_UART_RxCpltCallback+0x7e4>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f107 0008 	add.w	r0, r7, #8
 80024c6:	4911      	ldr	r1, [pc, #68]	@ (800250c <HAL_UART_RxCpltCallback+0x7f0>)
 80024c8:	f00d fc6c 	bl	800fda4 <siprintf>
		OLED_ShowString(0, 10, message1);
 80024cc:	f107 0308 	add.w	r3, r7, #8
 80024d0:	461a      	mov	r2, r3
 80024d2:	210a      	movs	r1, #10
 80024d4:	2000      	movs	r0, #0
 80024d6:	f004 f84b 	bl	8006570 <OLED_ShowString>
//		if (aRxBuffer == "LEFT"){
//
//		} else if (aRxBuffer == "RIGHT"){
//
//		}
}
 80024da:	bf00      	nop
 80024dc:	3728      	adds	r7, #40	@ 0x28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000644 	.word	0x20000644
 80024e8:	20000650 	.word	0x20000650
 80024ec:	20000684 	.word	0x20000684
 80024f0:	08012d7c 	.word	0x08012d7c
 80024f4:	20000688 	.word	0x20000688
 80024f8:	200005c8 	.word	0x200005c8
 80024fc:	20000000 	.word	0x20000000
 8002500:	20000738 	.word	0x20000738
 8002504:	2000073d 	.word	0x2000073d
 8002508:	2000073c 	.word	0x2000073c
 800250c:	08012d84 	.word	0x08012d84

08002510 <PIDConfigInit>:
		osDelay(50);
	}
	/* USER CODE END StartIRTask */
}

void PIDConfigInit(PIDConfig * cfg, const float Kp, const float Ki, const float Kd) {
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	ed87 0a02 	vstr	s0, [r7, #8]
 800251c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002520:	ed87 1a00 	vstr	s2, [r7]
	cfg->Kp = Kp;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	601a      	str	r2, [r3, #0]
	cfg->Ki = Ki;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	605a      	str	r2, [r3, #4]
	cfg->Kd = Kd;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	609a      	str	r2, [r3, #8]
	cfg->ek1 = 0;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f04f 0200 	mov.w	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
	cfg->ekSum = 0;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	611a      	str	r2, [r3, #16]
}
 8002546:	bf00      	nop
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <PIDConfigReset>:

void PIDConfigReset(PIDConfig * cfg) {
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
	cfg->ek1 = 0;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
	cfg->ekSum = 0;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f04f 0200 	mov.w	r2, #0
 8002568:	611a      	str	r2, [r3, #16]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
	...

08002578 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;
//PIDConfig curPIDConfig;

void StraightLineMove(const uint8_t speedMode) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af04      	add	r7, sp, #16
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
	__Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 8002582:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002586:	9302      	str	r3, [sp, #8]
 8002588:	2302      	movs	r3, #2
 800258a:	9301      	str	r3, [sp, #4]
 800258c:	4ba9      	ldr	r3, [pc, #676]	@ (8002834 <StraightLineMove+0x2bc>)
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	2301      	movs	r3, #1
 8002592:	2237      	movs	r2, #55	@ 0x37
 8002594:	21d0      	movs	r1, #208	@ 0xd0
 8002596:	48a8      	ldr	r0, [pc, #672]	@ (8002838 <StraightLineMove+0x2c0>)
 8002598:	f006 f87c 	bl	8008694 <HAL_I2C_Mem_Read>
 800259c:	4ba5      	ldr	r3, [pc, #660]	@ (8002834 <StraightLineMove+0x2bc>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	021b      	lsls	r3, r3, #8
 80025a2:	b21a      	sxth	r2, r3
 80025a4:	4ba3      	ldr	r3, [pc, #652]	@ (8002834 <StraightLineMove+0x2bc>)
 80025a6:	785b      	ldrb	r3, [r3, #1]
 80025a8:	b21b      	sxth	r3, r3
 80025aa:	4313      	orrs	r3, r2
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	4ba3      	ldr	r3, [pc, #652]	@ (800283c <StraightLineMove+0x2c4>)
 80025b0:	801a      	strh	r2, [r3, #0]
	dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1; // use only one of the wheel to determine car direction
 80025b2:	4ba3      	ldr	r3, [pc, #652]	@ (8002840 <StraightLineMove+0x2c8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	2b10      	cmp	r3, #16
 80025be:	d101      	bne.n	80025c4 <StraightLineMove+0x4c>
 80025c0:	2201      	movs	r2, #1
 80025c2:	e001      	b.n	80025c8 <StraightLineMove+0x50>
 80025c4:	f04f 32ff 	mov.w	r2, #4294967295
 80025c8:	4b9e      	ldr	r3, [pc, #632]	@ (8002844 <StraightLineMove+0x2cc>)
 80025ca:	701a      	strb	r2, [r3, #0]
	angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 80025cc:	4b9b      	ldr	r3, [pc, #620]	@ (800283c <StraightLineMove+0x2c4>)
 80025ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d2:	f113 0f04 	cmn.w	r3, #4
 80025d6:	db04      	blt.n	80025e2 <StraightLineMove+0x6a>
 80025d8:	4b98      	ldr	r3, [pc, #608]	@ (800283c <StraightLineMove+0x2c4>)
 80025da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025de:	2b0b      	cmp	r3, #11
 80025e0:	dd07      	ble.n	80025f2 <StraightLineMove+0x7a>
 80025e2:	4b96      	ldr	r3, [pc, #600]	@ (800283c <StraightLineMove+0x2c4>)
 80025e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025e8:	ee07 3a90 	vmov	s15, r3
 80025ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025f0:	e001      	b.n	80025f6 <StraightLineMove+0x7e>
 80025f2:	eddf 7a95 	vldr	s15, [pc, #596]	@ 8002848 <StraightLineMove+0x2d0>
 80025f6:	4b95      	ldr	r3, [pc, #596]	@ (800284c <StraightLineMove+0x2d4>)
 80025f8:	ed93 7a00 	vldr	s14, [r3]
 80025fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002600:	4b92      	ldr	r3, [pc, #584]	@ (800284c <StraightLineMove+0x2d4>)
 8002602:	edc3 7a00 	vstr	s15, [r3]

	if (speedMode == SPEED_MODE_T) __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d164      	bne.n	80026d6 <StraightLineMove+0x15e>
 800260c:	4b90      	ldr	r3, [pc, #576]	@ (8002850 <StraightLineMove+0x2d8>)
 800260e:	ed93 7a00 	vldr	s14, [r3]
 8002612:	4b8e      	ldr	r3, [pc, #568]	@ (800284c <StraightLineMove+0x2d4>)
 8002614:	edd3 7a00 	vldr	s15, [r3]
 8002618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800261c:	4b8c      	ldr	r3, [pc, #560]	@ (8002850 <StraightLineMove+0x2d8>)
 800261e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002622:	4b8b      	ldr	r3, [pc, #556]	@ (8002850 <StraightLineMove+0x2d8>)
 8002624:	edd3 7a04 	vldr	s15, [r3, #16]
 8002628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002630:	4b87      	ldr	r3, [pc, #540]	@ (8002850 <StraightLineMove+0x2d8>)
 8002632:	edd3 6a02 	vldr	s13, [r3, #8]
 8002636:	4b86      	ldr	r3, [pc, #536]	@ (8002850 <StraightLineMove+0x2d8>)
 8002638:	ed93 6a03 	vldr	s12, [r3, #12]
 800263c:	4b83      	ldr	r3, [pc, #524]	@ (800284c <StraightLineMove+0x2d4>)
 800263e:	edd3 7a00 	vldr	s15, [r3]
 8002642:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002652:	ee17 2a90 	vmov	r2, s15
 8002656:	4b7f      	ldr	r3, [pc, #508]	@ (8002854 <StraightLineMove+0x2dc>)
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	4b7c      	ldr	r3, [pc, #496]	@ (800284c <StraightLineMove+0x2d4>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a7c      	ldr	r2, [pc, #496]	@ (8002850 <StraightLineMove+0x2d8>)
 8002660:	60d3      	str	r3, [r2, #12]
 8002662:	4b7b      	ldr	r3, [pc, #492]	@ (8002850 <StraightLineMove+0x2d8>)
 8002664:	ed93 7a04 	vldr	s14, [r3, #16]
 8002668:	4b78      	ldr	r3, [pc, #480]	@ (800284c <StraightLineMove+0x2d4>)
 800266a:	edd3 7a00 	vldr	s15, [r3]
 800266e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002672:	4b77      	ldr	r3, [pc, #476]	@ (8002850 <StraightLineMove+0x2d8>)
 8002674:	edc3 7a04 	vstr	s15, [r3, #16]
 8002678:	4b76      	ldr	r3, [pc, #472]	@ (8002854 <StraightLineMove+0x2dc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002680:	dc06      	bgt.n	8002690 <StraightLineMove+0x118>
 8002682:	4b74      	ldr	r3, [pc, #464]	@ (8002854 <StraightLineMove+0x2dc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a74      	ldr	r2, [pc, #464]	@ (8002858 <StraightLineMove+0x2e0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	bfb8      	it	lt
 800268c:	4613      	movlt	r3, r2
 800268e:	e001      	b.n	8002694 <StraightLineMove+0x11c>
 8002690:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8002694:	4a6f      	ldr	r2, [pc, #444]	@ (8002854 <StraightLineMove+0x2dc>)
 8002696:	6013      	str	r3, [r2, #0]
 8002698:	4b6a      	ldr	r3, [pc, #424]	@ (8002844 <StraightLineMove+0x2cc>)
 800269a:	f993 3000 	ldrsb.w	r3, [r3]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002854 <StraightLineMove+0x2dc>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	fb12 f303 	smulbb	r3, r2, r3
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	4b6a      	ldr	r3, [pc, #424]	@ (800285c <StraightLineMove+0x2e4>)
 80026b4:	801a      	strh	r2, [r3, #0]
 80026b6:	4b63      	ldr	r3, [pc, #396]	@ (8002844 <StraightLineMove+0x2cc>)
 80026b8:	f993 3000 	ldrsb.w	r3, [r3]
 80026bc:	b29a      	uxth	r2, r3
 80026be:	4b65      	ldr	r3, [pc, #404]	@ (8002854 <StraightLineMove+0x2dc>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	fb12 f303 	smulbb	r3, r2, r3
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	f5c3 6396 	rsb	r3, r3, #1200	@ 0x4b0
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b63      	ldr	r3, [pc, #396]	@ (8002860 <StraightLineMove+0x2e8>)
 80026d2:	801a      	strh	r2, [r3, #0]
 80026d4:	e0ef      	b.n	80028b6 <StraightLineMove+0x33e>
	else if (speedMode == SPEED_MODE_2) __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d165      	bne.n	80027a8 <StraightLineMove+0x230>
 80026dc:	4b61      	ldr	r3, [pc, #388]	@ (8002864 <StraightLineMove+0x2ec>)
 80026de:	ed93 7a00 	vldr	s14, [r3]
 80026e2:	4b5a      	ldr	r3, [pc, #360]	@ (800284c <StraightLineMove+0x2d4>)
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ec:	4b5d      	ldr	r3, [pc, #372]	@ (8002864 <StraightLineMove+0x2ec>)
 80026ee:	edd3 6a01 	vldr	s13, [r3, #4]
 80026f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002864 <StraightLineMove+0x2ec>)
 80026f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80026f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002700:	4b58      	ldr	r3, [pc, #352]	@ (8002864 <StraightLineMove+0x2ec>)
 8002702:	edd3 6a02 	vldr	s13, [r3, #8]
 8002706:	4b57      	ldr	r3, [pc, #348]	@ (8002864 <StraightLineMove+0x2ec>)
 8002708:	ed93 6a03 	vldr	s12, [r3, #12]
 800270c:	4b4f      	ldr	r3, [pc, #316]	@ (800284c <StraightLineMove+0x2d4>)
 800270e:	edd3 7a00 	vldr	s15, [r3]
 8002712:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800271a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800271e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002722:	ee17 2a90 	vmov	r2, s15
 8002726:	4b4b      	ldr	r3, [pc, #300]	@ (8002854 <StraightLineMove+0x2dc>)
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	4b48      	ldr	r3, [pc, #288]	@ (800284c <StraightLineMove+0x2d4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a4d      	ldr	r2, [pc, #308]	@ (8002864 <StraightLineMove+0x2ec>)
 8002730:	60d3      	str	r3, [r2, #12]
 8002732:	4b4c      	ldr	r3, [pc, #304]	@ (8002864 <StraightLineMove+0x2ec>)
 8002734:	ed93 7a04 	vldr	s14, [r3, #16]
 8002738:	4b44      	ldr	r3, [pc, #272]	@ (800284c <StraightLineMove+0x2d4>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	4b48      	ldr	r3, [pc, #288]	@ (8002864 <StraightLineMove+0x2ec>)
 8002744:	edc3 7a04 	vstr	s15, [r3, #16]
 8002748:	4b42      	ldr	r3, [pc, #264]	@ (8002854 <StraightLineMove+0x2dc>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002750:	dc06      	bgt.n	8002760 <StraightLineMove+0x1e8>
 8002752:	4b40      	ldr	r3, [pc, #256]	@ (8002854 <StraightLineMove+0x2dc>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a44      	ldr	r2, [pc, #272]	@ (8002868 <StraightLineMove+0x2f0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	bfb8      	it	lt
 800275c:	4613      	movlt	r3, r2
 800275e:	e001      	b.n	8002764 <StraightLineMove+0x1ec>
 8002760:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8002764:	4a3b      	ldr	r2, [pc, #236]	@ (8002854 <StraightLineMove+0x2dc>)
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	4b36      	ldr	r3, [pc, #216]	@ (8002844 <StraightLineMove+0x2cc>)
 800276a:	f993 3000 	ldrsb.w	r3, [r3]
 800276e:	b29a      	uxth	r2, r3
 8002770:	4b38      	ldr	r3, [pc, #224]	@ (8002854 <StraightLineMove+0x2dc>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	b29b      	uxth	r3, r3
 8002776:	fb12 f303 	smulbb	r3, r2, r3
 800277a:	b29b      	uxth	r3, r3
 800277c:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8002780:	b29a      	uxth	r2, r3
 8002782:	4b36      	ldr	r3, [pc, #216]	@ (800285c <StraightLineMove+0x2e4>)
 8002784:	801a      	strh	r2, [r3, #0]
 8002786:	4b2f      	ldr	r3, [pc, #188]	@ (8002844 <StraightLineMove+0x2cc>)
 8002788:	f993 3000 	ldrsb.w	r3, [r3]
 800278c:	b29a      	uxth	r2, r3
 800278e:	4b31      	ldr	r3, [pc, #196]	@ (8002854 <StraightLineMove+0x2dc>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	b29b      	uxth	r3, r3
 8002794:	fb12 f303 	smulbb	r3, r2, r3
 8002798:	b29b      	uxth	r3, r3
 800279a:	f5c3 633b 	rsb	r3, r3, #2992	@ 0xbb0
 800279e:	3308      	adds	r3, #8
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	4b2f      	ldr	r3, [pc, #188]	@ (8002860 <StraightLineMove+0x2e8>)
 80027a4:	801a      	strh	r2, [r3, #0]
 80027a6:	e086      	b.n	80028b6 <StraightLineMove+0x33e>
	else if (speedMode == SPEED_MODE_1) __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	f040 8083 	bne.w	80028b6 <StraightLineMove+0x33e>
 80027b0:	4b2e      	ldr	r3, [pc, #184]	@ (800286c <StraightLineMove+0x2f4>)
 80027b2:	ed93 7a00 	vldr	s14, [r3]
 80027b6:	4b25      	ldr	r3, [pc, #148]	@ (800284c <StraightLineMove+0x2d4>)
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027c0:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <StraightLineMove+0x2f4>)
 80027c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80027c6:	4b29      	ldr	r3, [pc, #164]	@ (800286c <StraightLineMove+0x2f4>)
 80027c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80027cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d4:	4b25      	ldr	r3, [pc, #148]	@ (800286c <StraightLineMove+0x2f4>)
 80027d6:	edd3 6a02 	vldr	s13, [r3, #8]
 80027da:	4b24      	ldr	r3, [pc, #144]	@ (800286c <StraightLineMove+0x2f4>)
 80027dc:	ed93 6a03 	vldr	s12, [r3, #12]
 80027e0:	4b1a      	ldr	r3, [pc, #104]	@ (800284c <StraightLineMove+0x2d4>)
 80027e2:	edd3 7a00 	vldr	s15, [r3]
 80027e6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f6:	ee17 2a90 	vmov	r2, s15
 80027fa:	4b16      	ldr	r3, [pc, #88]	@ (8002854 <StraightLineMove+0x2dc>)
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	4b13      	ldr	r3, [pc, #76]	@ (800284c <StraightLineMove+0x2d4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a1a      	ldr	r2, [pc, #104]	@ (800286c <StraightLineMove+0x2f4>)
 8002804:	60d3      	str	r3, [r2, #12]
 8002806:	4b19      	ldr	r3, [pc, #100]	@ (800286c <StraightLineMove+0x2f4>)
 8002808:	ed93 7a04 	vldr	s14, [r3, #16]
 800280c:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <StraightLineMove+0x2d4>)
 800280e:	edd3 7a00 	vldr	s15, [r3]
 8002812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002816:	4b15      	ldr	r3, [pc, #84]	@ (800286c <StraightLineMove+0x2f4>)
 8002818:	edc3 7a04 	vstr	s15, [r3, #16]
 800281c:	4b0d      	ldr	r3, [pc, #52]	@ (8002854 <StraightLineMove+0x2dc>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002824:	dc24      	bgt.n	8002870 <StraightLineMove+0x2f8>
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <StraightLineMove+0x2dc>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a0f      	ldr	r2, [pc, #60]	@ (8002868 <StraightLineMove+0x2f0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	bfb8      	it	lt
 8002830:	4613      	movlt	r3, r2
 8002832:	e01f      	b.n	8002874 <StraightLineMove+0x2fc>
 8002834:	200006a4 	.word	0x200006a4
 8002838:	200003c4 	.word	0x200003c4
 800283c:	200006a6 	.word	0x200006a6
 8002840:	20000460 	.word	0x20000460
 8002844:	2000013e 	.word	0x2000013e
 8002848:	00000000 	.word	0x00000000
 800284c:	200006a0 	.word	0x200006a0
 8002850:	200006d0 	.word	0x200006d0
 8002854:	20000748 	.word	0x20000748
 8002858:	fffffda8 	.word	0xfffffda8
 800285c:	200006a8 	.word	0x200006a8
 8002860:	200006aa 	.word	0x200006aa
 8002864:	200006e4 	.word	0x200006e4
 8002868:	fffffd44 	.word	0xfffffd44
 800286c:	200006bc 	.word	0x200006bc
 8002870:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8002874:	4a17      	ldr	r2, [pc, #92]	@ (80028d4 <StraightLineMove+0x35c>)
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <StraightLineMove+0x360>)
 800287a:	f993 3000 	ldrsb.w	r3, [r3]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b14      	ldr	r3, [pc, #80]	@ (80028d4 <StraightLineMove+0x35c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	b29b      	uxth	r3, r3
 8002886:	fb12 f303 	smulbb	r3, r2, r3
 800288a:	b29b      	uxth	r3, r3
 800288c:	f603 03fc 	addw	r3, r3, #2300	@ 0x8fc
 8002890:	b29a      	uxth	r2, r3
 8002892:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <StraightLineMove+0x364>)
 8002894:	801a      	strh	r2, [r3, #0]
 8002896:	4b10      	ldr	r3, [pc, #64]	@ (80028d8 <StraightLineMove+0x360>)
 8002898:	f993 3000 	ldrsb.w	r3, [r3]
 800289c:	b29a      	uxth	r2, r3
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <StraightLineMove+0x35c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	fb12 f303 	smulbb	r3, r2, r3
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	f5c3 630f 	rsb	r3, r3, #2288	@ 0x8f0
 80028ae:	330c      	adds	r3, #12
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <StraightLineMove+0x368>)
 80028b4:	801a      	strh	r2, [r3, #0]

	__SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 80028b6:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <StraightLineMove+0x364>)
 80028b8:	881a      	ldrh	r2, [r3, #0]
 80028ba:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <StraightLineMove+0x36c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	635a      	str	r2, [r3, #52]	@ 0x34
 80028c0:	4b07      	ldr	r3, [pc, #28]	@ (80028e0 <StraightLineMove+0x368>)
 80028c2:	881a      	ldrh	r2, [r3, #0]
 80028c4:	4b07      	ldr	r3, [pc, #28]	@ (80028e4 <StraightLineMove+0x36c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000748 	.word	0x20000748
 80028d8:	2000013e 	.word	0x2000013e
 80028dc:	200006a8 	.word	0x200006a8
 80028e0:	200006aa 	.word	0x200006aa
 80028e4:	20000580 	.word	0x20000580

080028e8 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float * speedScale) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af04      	add	r7, sp, #16
 80028ee:	4603      	mov	r3, r0
 80028f0:	6039      	str	r1, [r7, #0]
 80028f2:	71fb      	strb	r3, [r7, #7]
	__Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 80028f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028f8:	9302      	str	r3, [sp, #8]
 80028fa:	2302      	movs	r3, #2
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	4b9b      	ldr	r3, [pc, #620]	@ (8002b6c <StraightLineMoveSpeedScale+0x284>)
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2301      	movs	r3, #1
 8002904:	2237      	movs	r2, #55	@ 0x37
 8002906:	21d0      	movs	r1, #208	@ 0xd0
 8002908:	4899      	ldr	r0, [pc, #612]	@ (8002b70 <StraightLineMoveSpeedScale+0x288>)
 800290a:	f005 fec3 	bl	8008694 <HAL_I2C_Mem_Read>
 800290e:	4b97      	ldr	r3, [pc, #604]	@ (8002b6c <StraightLineMoveSpeedScale+0x284>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	021b      	lsls	r3, r3, #8
 8002914:	b21a      	sxth	r2, r3
 8002916:	4b95      	ldr	r3, [pc, #596]	@ (8002b6c <StraightLineMoveSpeedScale+0x284>)
 8002918:	785b      	ldrb	r3, [r3, #1]
 800291a:	b21b      	sxth	r3, r3
 800291c:	4313      	orrs	r3, r2
 800291e:	b21a      	sxth	r2, r3
 8002920:	4b94      	ldr	r3, [pc, #592]	@ (8002b74 <StraightLineMoveSpeedScale+0x28c>)
 8002922:	801a      	strh	r2, [r3, #0]
	dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1; // use only one of the wheel to determine car direction
 8002924:	4b94      	ldr	r3, [pc, #592]	@ (8002b78 <StraightLineMoveSpeedScale+0x290>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0310 	and.w	r3, r3, #16
 800292e:	2b10      	cmp	r3, #16
 8002930:	d101      	bne.n	8002936 <StraightLineMoveSpeedScale+0x4e>
 8002932:	2201      	movs	r2, #1
 8002934:	e001      	b.n	800293a <StraightLineMoveSpeedScale+0x52>
 8002936:	f04f 32ff 	mov.w	r2, #4294967295
 800293a:	4b90      	ldr	r3, [pc, #576]	@ (8002b7c <StraightLineMoveSpeedScale+0x294>)
 800293c:	701a      	strb	r2, [r3, #0]
	angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 800293e:	4b8d      	ldr	r3, [pc, #564]	@ (8002b74 <StraightLineMoveSpeedScale+0x28c>)
 8002940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002944:	f113 0f04 	cmn.w	r3, #4
 8002948:	db04      	blt.n	8002954 <StraightLineMoveSpeedScale+0x6c>
 800294a:	4b8a      	ldr	r3, [pc, #552]	@ (8002b74 <StraightLineMoveSpeedScale+0x28c>)
 800294c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002950:	2b0b      	cmp	r3, #11
 8002952:	dd07      	ble.n	8002964 <StraightLineMoveSpeedScale+0x7c>
 8002954:	4b87      	ldr	r3, [pc, #540]	@ (8002b74 <StraightLineMoveSpeedScale+0x28c>)
 8002956:	f9b3 3000 	ldrsh.w	r3, [r3]
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002962:	e001      	b.n	8002968 <StraightLineMoveSpeedScale+0x80>
 8002964:	eddf 7a86 	vldr	s15, [pc, #536]	@ 8002b80 <StraightLineMoveSpeedScale+0x298>
 8002968:	4b86      	ldr	r3, [pc, #536]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 800296a:	ed93 7a00 	vldr	s14, [r3]
 800296e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002972:	4b84      	ldr	r3, [pc, #528]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002974:	edc3 7a00 	vstr	s15, [r3]
	if (speedMode == SPEED_MODE_1) __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d165      	bne.n	8002a4a <StraightLineMoveSpeedScale+0x162>
 800297e:	4b82      	ldr	r3, [pc, #520]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 8002980:	ed93 7a00 	vldr	s14, [r3]
 8002984:	4b7f      	ldr	r3, [pc, #508]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002986:	edd3 7a00 	vldr	s15, [r3]
 800298a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800298e:	4b7e      	ldr	r3, [pc, #504]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 8002990:	edd3 6a01 	vldr	s13, [r3, #4]
 8002994:	4b7c      	ldr	r3, [pc, #496]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 8002996:	edd3 7a04 	vldr	s15, [r3, #16]
 800299a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029a2:	4b79      	ldr	r3, [pc, #484]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 80029a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80029a8:	4b77      	ldr	r3, [pc, #476]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 80029aa:	ed93 6a03 	vldr	s12, [r3, #12]
 80029ae:	4b75      	ldr	r3, [pc, #468]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 80029b0:	edd3 7a00 	vldr	s15, [r3]
 80029b4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80029b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029c4:	ee17 2a90 	vmov	r2, s15
 80029c8:	4b70      	ldr	r3, [pc, #448]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	4b6d      	ldr	r3, [pc, #436]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a6d      	ldr	r2, [pc, #436]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 80029d2:	60d3      	str	r3, [r2, #12]
 80029d4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 80029d6:	ed93 7a04 	vldr	s14, [r3, #16]
 80029da:	4b6a      	ldr	r3, [pc, #424]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e4:	4b68      	ldr	r3, [pc, #416]	@ (8002b88 <StraightLineMoveSpeedScale+0x2a0>)
 80029e6:	edc3 7a04 	vstr	s15, [r3, #16]
 80029ea:	4b68      	ldr	r3, [pc, #416]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80029f2:	dc06      	bgt.n	8002a02 <StraightLineMoveSpeedScale+0x11a>
 80029f4:	4b65      	ldr	r3, [pc, #404]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a65      	ldr	r2, [pc, #404]	@ (8002b90 <StraightLineMoveSpeedScale+0x2a8>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	bfb8      	it	lt
 80029fe:	4613      	movlt	r3, r2
 8002a00:	e001      	b.n	8002a06 <StraightLineMoveSpeedScale+0x11e>
 8002a02:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8002a06:	4a61      	ldr	r2, [pc, #388]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b7c <StraightLineMoveSpeedScale+0x294>)
 8002a0c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	4b5e      	ldr	r3, [pc, #376]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	fb12 f303 	smulbb	r3, r2, r3
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	f603 03fc 	addw	r3, r3, #2300	@ 0x8fc
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	4b5b      	ldr	r3, [pc, #364]	@ (8002b94 <StraightLineMoveSpeedScale+0x2ac>)
 8002a26:	801a      	strh	r2, [r3, #0]
 8002a28:	4b54      	ldr	r3, [pc, #336]	@ (8002b7c <StraightLineMoveSpeedScale+0x294>)
 8002a2a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	4b56      	ldr	r3, [pc, #344]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	fb12 f303 	smulbb	r3, r2, r3
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	f5c3 630f 	rsb	r3, r3, #2288	@ 0x8f0
 8002a40:	330c      	adds	r3, #12
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	4b54      	ldr	r3, [pc, #336]	@ (8002b98 <StraightLineMoveSpeedScale+0x2b0>)
 8002a46:	801a      	strh	r2, [r3, #0]
 8002a48:	e067      	b.n	8002b1a <StraightLineMoveSpeedScale+0x232>
	else if (speedMode == SPEED_MODE_2) __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d164      	bne.n	8002b1a <StraightLineMoveSpeedScale+0x232>
 8002a50:	4b52      	ldr	r3, [pc, #328]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002a52:	ed93 7a00 	vldr	s14, [r3]
 8002a56:	4b4b      	ldr	r3, [pc, #300]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002a58:	edd3 7a00 	vldr	s15, [r3]
 8002a5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a60:	4b4e      	ldr	r3, [pc, #312]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002a62:	edd3 6a01 	vldr	s13, [r3, #4]
 8002a66:	4b4d      	ldr	r3, [pc, #308]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002a68:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a74:	4b49      	ldr	r3, [pc, #292]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002a76:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a7a:	4b48      	ldr	r3, [pc, #288]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002a7c:	ed93 6a03 	vldr	s12, [r3, #12]
 8002a80:	4b40      	ldr	r3, [pc, #256]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002a82:	edd3 7a00 	vldr	s15, [r3]
 8002a86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a96:	ee17 2a90 	vmov	r2, s15
 8002a9a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	4b39      	ldr	r3, [pc, #228]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a3e      	ldr	r2, [pc, #248]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002aa4:	60d3      	str	r3, [r2, #12]
 8002aa6:	4b3d      	ldr	r3, [pc, #244]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002aa8:	ed93 7a04 	vldr	s14, [r3, #16]
 8002aac:	4b35      	ldr	r3, [pc, #212]	@ (8002b84 <StraightLineMoveSpeedScale+0x29c>)
 8002aae:	edd3 7a00 	vldr	s15, [r3]
 8002ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab6:	4b39      	ldr	r3, [pc, #228]	@ (8002b9c <StraightLineMoveSpeedScale+0x2b4>)
 8002ab8:	edc3 7a04 	vstr	s15, [r3, #16]
 8002abc:	4b33      	ldr	r3, [pc, #204]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002ac4:	dc06      	bgt.n	8002ad4 <StraightLineMoveSpeedScale+0x1ec>
 8002ac6:	4b31      	ldr	r3, [pc, #196]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a31      	ldr	r2, [pc, #196]	@ (8002b90 <StraightLineMoveSpeedScale+0x2a8>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bfb8      	it	lt
 8002ad0:	4613      	movlt	r3, r2
 8002ad2:	e001      	b.n	8002ad8 <StraightLineMoveSpeedScale+0x1f0>
 8002ad4:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8002ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4b27      	ldr	r3, [pc, #156]	@ (8002b7c <StraightLineMoveSpeedScale+0x294>)
 8002ade:	f993 3000 	ldrsb.w	r3, [r3]
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	4b29      	ldr	r3, [pc, #164]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	fb12 f303 	smulbb	r3, r2, r3
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	4b27      	ldr	r3, [pc, #156]	@ (8002b94 <StraightLineMoveSpeedScale+0x2ac>)
 8002af8:	801a      	strh	r2, [r3, #0]
 8002afa:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <StraightLineMoveSpeedScale+0x294>)
 8002afc:	f993 3000 	ldrsb.w	r3, [r3]
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	4b22      	ldr	r3, [pc, #136]	@ (8002b8c <StraightLineMoveSpeedScale+0x2a4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	fb12 f303 	smulbb	r3, r2, r3
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	f5c3 633b 	rsb	r3, r3, #2992	@ 0xbb0
 8002b12:	3308      	adds	r3, #8
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	4b20      	ldr	r3, [pc, #128]	@ (8002b98 <StraightLineMoveSpeedScale+0x2b0>)
 8002b18:	801a      	strh	r2, [r3, #0]

	__SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <StraightLineMoveSpeedScale+0x2ac>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	edd3 7a00 	vldr	s15, [r3]
 8002b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b30:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba0 <StraightLineMoveSpeedScale+0x2b8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b38:	ee17 2a90 	vmov	r2, s15
 8002b3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b3e:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <StraightLineMoveSpeedScale+0x2b0>)
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	ee07 3a90 	vmov	s15, r3
 8002b46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	edd3 7a00 	vldr	s15, [r3]
 8002b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b54:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <StraightLineMoveSpeedScale+0x2b8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b5c:	ee17 2a90 	vmov	r2, s15
 8002b60:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002b62:	bf00      	nop
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	200006a4 	.word	0x200006a4
 8002b70:	200003c4 	.word	0x200003c4
 8002b74:	200006a6 	.word	0x200006a6
 8002b78:	20000460 	.word	0x20000460
 8002b7c:	2000013e 	.word	0x2000013e
 8002b80:	00000000 	.word	0x00000000
 8002b84:	200006a0 	.word	0x200006a0
 8002b88:	200006bc 	.word	0x200006bc
 8002b8c:	20000748 	.word	0x20000748
 8002b90:	fffffd44 	.word	0xfffffd44
 8002b94:	200006a8 	.word	0x200006a8
 8002b98:	200006aa 	.word	0x200006aa
 8002b9c:	200006e4 	.word	0x200006e4
 8002ba0:	20000580 	.word	0x20000580
 8002ba4:	00000000 	.word	0x00000000

08002ba8 <RobotMoveDist>:

void RobotMoveDist(float * targetDist, const uint8_t dir, const uint8_t speedMode) {
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	70fb      	strb	r3, [r7, #3]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	70bb      	strb	r3, [r7, #2]
	angleNow = 0; gyroZ = 0; // reset angle for PID
 8002bb8:	4ba1      	ldr	r3, [pc, #644]	@ (8002e40 <RobotMoveDist+0x298>)
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	4ba0      	ldr	r3, [pc, #640]	@ (8002e44 <RobotMoveDist+0x29c>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	801a      	strh	r2, [r3, #0]
	PIDConfigReset(&pidTSlow);
 8002bc6:	48a0      	ldr	r0, [pc, #640]	@ (8002e48 <RobotMoveDist+0x2a0>)
 8002bc8:	f7ff fcc3 	bl	8002552 <PIDConfigReset>
	PIDConfigReset(&pidSlow);
 8002bcc:	489f      	ldr	r0, [pc, #636]	@ (8002e4c <RobotMoveDist+0x2a4>)
 8002bce:	f7ff fcc0 	bl	8002552 <PIDConfigReset>
	PIDConfigReset(&pidFast);
 8002bd2:	489f      	ldr	r0, [pc, #636]	@ (8002e50 <RobotMoveDist+0x2a8>)
 8002bd4:	f7ff fcbd 	bl	8002552 <PIDConfigReset>
	curDistTick = 0;
 8002bd8:	4b9e      	ldr	r3, [pc, #632]	@ (8002e54 <RobotMoveDist+0x2ac>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	801a      	strh	r2, [r3, #0]

	__GET_TARGETTICK(*targetDist, targetDistTick);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fd fcb0 	bl	8000548 <__aeabi_f2d>
 8002be8:	a38f      	add	r3, pc, #572	@ (adr r3, 8002e28 <RobotMoveDist+0x280>)
 8002bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bee:	f7fd fd03 	bl	80005f8 <__aeabi_dmul>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	4610      	mov	r0, r2
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	a38d      	add	r3, pc, #564	@ (adr r3, 8002e30 <RobotMoveDist+0x288>)
 8002bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c00:	f7fd fb42 	bl	8000288 <__aeabi_dsub>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	4610      	mov	r0, r2
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	f04f 0200 	mov.w	r2, #0
 8002c10:	4b91      	ldr	r3, [pc, #580]	@ (8002e58 <RobotMoveDist+0x2b0>)
 8002c12:	f7fd fe1b 	bl	800084c <__aeabi_ddiv>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	4b8e      	ldr	r3, [pc, #568]	@ (8002e5c <RobotMoveDist+0x2b4>)
 8002c24:	f7fd fce8 	bl	80005f8 <__aeabi_dmul>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4610      	mov	r0, r2
 8002c2e:	4619      	mov	r1, r3
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	4b8a      	ldr	r3, [pc, #552]	@ (8002e60 <RobotMoveDist+0x2b8>)
 8002c36:	f7fd fb27 	bl	8000288 <__aeabi_dsub>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4610      	mov	r0, r2
 8002c40:	4619      	mov	r1, r3
 8002c42:	f7fd ffb1 	bl	8000ba8 <__aeabi_d2uiz>
 8002c46:	4603      	mov	r3, r0
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	4b86      	ldr	r3, [pc, #536]	@ (8002e64 <RobotMoveDist+0x2bc>)
 8002c4c:	801a      	strh	r2, [r3, #0]

	last_curTask_tick = HAL_GetTick();
 8002c4e:	f004 fa21 	bl	8007094 <HAL_GetTick>
 8002c52:	4603      	mov	r3, r0
 8002c54:	4a84      	ldr	r2, [pc, #528]	@ (8002e68 <RobotMoveDist+0x2c0>)
 8002c56:	6013      	str	r3, [r2, #0]
	__SET_MOTOR_DIRECTION(dir);
 8002c58:	78fb      	ldrb	r3, [r7, #3]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bf0c      	ite	eq
 8002c5e:	2301      	moveq	r3, #1
 8002c60:	2300      	movne	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	461a      	mov	r2, r3
 8002c66:	2104      	movs	r1, #4
 8002c68:	4880      	ldr	r0, [pc, #512]	@ (8002e6c <RobotMoveDist+0x2c4>)
 8002c6a:	f005 fabb 	bl	80081e4 <HAL_GPIO_WritePin>
 8002c6e:	78fb      	ldrb	r3, [r7, #3]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	bf14      	ite	ne
 8002c74:	2301      	movne	r3, #1
 8002c76:	2300      	moveq	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	2108      	movs	r1, #8
 8002c7e:	487b      	ldr	r0, [pc, #492]	@ (8002e6c <RobotMoveDist+0x2c4>)
 8002c80:	f005 fab0 	bl	80081e4 <HAL_GPIO_WritePin>
 8002c84:	78fb      	ldrb	r3, [r7, #3]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	461a      	mov	r2, r3
 8002c92:	2120      	movs	r1, #32
 8002c94:	4875      	ldr	r0, [pc, #468]	@ (8002e6c <RobotMoveDist+0x2c4>)
 8002c96:	f005 faa5 	bl	80081e4 <HAL_GPIO_WritePin>
 8002c9a:	78fb      	ldrb	r3, [r7, #3]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	bf14      	ite	ne
 8002ca0:	2301      	movne	r3, #1
 8002ca2:	2300      	moveq	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	2110      	movs	r1, #16
 8002caa:	4870      	ldr	r0, [pc, #448]	@ (8002e6c <RobotMoveDist+0x2c4>)
 8002cac:	f005 fa9a 	bl	80081e4 <HAL_GPIO_WritePin>
	__SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 8002cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8002e70 <RobotMoveDist+0x2c8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	4b6e      	ldr	r3, [pc, #440]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002cba:	801a      	strh	r2, [r3, #0]
	do {
		__GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8002e70 <RobotMoveDist+0x2c8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002e70 <RobotMoveDist+0x2c8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	2b10      	cmp	r3, #16
 8002cd0:	d117      	bne.n	8002d02 <RobotMoveDist+0x15a>
 8002cd2:	4b68      	ldr	r3, [pc, #416]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d806      	bhi.n	8002cec <RobotMoveDist+0x144>
 8002cde:	4b65      	ldr	r3, [pc, #404]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002ce0:	881a      	ldrh	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	e007      	b.n	8002cfc <RobotMoveDist+0x154>
 8002cec:	4b61      	ldr	r3, [pc, #388]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002cee:	881a      	ldrh	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4a5e      	ldr	r2, [pc, #376]	@ (8002e78 <RobotMoveDist+0x2d0>)
 8002cfe:	8013      	strh	r3, [r2, #0]
 8002d00:	e016      	b.n	8002d30 <RobotMoveDist+0x188>
 8002d02:	4b5c      	ldr	r3, [pc, #368]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d306      	bcc.n	8002d1c <RobotMoveDist+0x174>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	4b58      	ldr	r3, [pc, #352]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	e007      	b.n	8002d2c <RobotMoveDist+0x184>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	4b54      	ldr	r3, [pc, #336]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	4a52      	ldr	r2, [pc, #328]	@ (8002e78 <RobotMoveDist+0x2d0>)
 8002d2e:	8013      	strh	r3, [r2, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	4b4f      	ldr	r3, [pc, #316]	@ (8002e74 <RobotMoveDist+0x2cc>)
 8002d36:	801a      	strh	r2, [r3, #0]
		curDistTick += dist_dL;
 8002d38:	4b46      	ldr	r3, [pc, #280]	@ (8002e54 <RobotMoveDist+0x2ac>)
 8002d3a:	881a      	ldrh	r2, [r3, #0]
 8002d3c:	4b4e      	ldr	r3, [pc, #312]	@ (8002e78 <RobotMoveDist+0x2d0>)
 8002d3e:	881b      	ldrh	r3, [r3, #0]
 8002d40:	4413      	add	r3, r2
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	4b43      	ldr	r3, [pc, #268]	@ (8002e54 <RobotMoveDist+0x2ac>)
 8002d46:	801a      	strh	r2, [r3, #0]

		if (curDistTick >= targetDistTick) break;
 8002d48:	4b42      	ldr	r3, [pc, #264]	@ (8002e54 <RobotMoveDist+0x2ac>)
 8002d4a:	881a      	ldrh	r2, [r3, #0]
 8002d4c:	4b45      	ldr	r3, [pc, #276]	@ (8002e64 <RobotMoveDist+0x2bc>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	f080 80a8 	bcs.w	8002ea6 <RobotMoveDist+0x2fe>

		if (HAL_GetTick() - last_curTask_tick >= 10) {
 8002d56:	f004 f99d 	bl	8007094 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	4b42      	ldr	r3, [pc, #264]	@ (8002e68 <RobotMoveDist+0x2c0>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b09      	cmp	r3, #9
 8002d64:	d9aa      	bls.n	8002cbc <RobotMoveDist+0x114>
			if (speedMode == SPEED_MODE_T) {
 8002d66:	78bb      	ldrb	r3, [r7, #2]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d103      	bne.n	8002d74 <RobotMoveDist+0x1cc>
				StraightLineMove(SPEED_MODE_T);
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f7ff fc03 	bl	8002578 <StraightLineMove>
 8002d72:	e092      	b.n	8002e9a <RobotMoveDist+0x2f2>
			} else {
				speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002d74:	4b37      	ldr	r3, [pc, #220]	@ (8002e54 <RobotMoveDist+0x2ac>)
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e64 <RobotMoveDist+0x2bc>)
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	bfb8      	it	lt
 8002d84:	425b      	neglt	r3, r3
 8002d86:	4a3d      	ldr	r2, [pc, #244]	@ (8002e7c <RobotMoveDist+0x2d4>)
 8002d88:	fb82 1203 	smull	r1, r2, r2, r3
 8002d8c:	11d2      	asrs	r2, r2, #7
 8002d8e:	17db      	asrs	r3, r3, #31
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	ee07 3a90 	vmov	s15, r3
 8002d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d9a:	4b39      	ldr	r3, [pc, #228]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002d9c:	edc3 7a00 	vstr	s15, [r3]
				if (speedMode == SPEED_MODE_1) speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002da0:	78bb      	ldrb	r3, [r7, #2]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d11e      	bne.n	8002de4 <RobotMoveDist+0x23c>
 8002da6:	4b36      	ldr	r3, [pc, #216]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db8:	dd02      	ble.n	8002dc0 <RobotMoveDist+0x218>
 8002dba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002dbe:	e00e      	b.n	8002dde <RobotMoveDist+0x236>
 8002dc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002dc2:	edd3 7a00 	vldr	s15, [r3]
 8002dc6:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8002dca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd2:	d502      	bpl.n	8002dda <RobotMoveDist+0x232>
 8002dd4:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8002dd8:	e001      	b.n	8002dde <RobotMoveDist+0x236>
 8002dda:	4b29      	ldr	r3, [pc, #164]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a28      	ldr	r2, [pc, #160]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002de0:	6013      	str	r3, [r2, #0]
 8002de2:	e055      	b.n	8002e90 <RobotMoveDist+0x2e8>
				else if (speedMode == SPEED_MODE_2)speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002de4:	78bb      	ldrb	r3, [r7, #2]
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d152      	bne.n	8002e90 <RobotMoveDist+0x2e8>
 8002dea:	4b25      	ldr	r3, [pc, #148]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002dec:	edd3 7a00 	vldr	s15, [r3]
 8002df0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002df4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfc:	dd02      	ble.n	8002e04 <RobotMoveDist+0x25c>
 8002dfe:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002e02:	e043      	b.n	8002e8c <RobotMoveDist+0x2e4>
 8002e04:	4b1e      	ldr	r3, [pc, #120]	@ (8002e80 <RobotMoveDist+0x2d8>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fd fb9d 	bl	8000548 <__aeabi_f2d>
 8002e0e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002e38 <RobotMoveDist+0x290>)
 8002e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e14:	f7fd fe62 	bl	8000adc <__aeabi_dcmplt>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d034      	beq.n	8002e88 <RobotMoveDist+0x2e0>
 8002e1e:	4b19      	ldr	r3, [pc, #100]	@ (8002e84 <RobotMoveDist+0x2dc>)
 8002e20:	e034      	b.n	8002e8c <RobotMoveDist+0x2e4>
 8002e22:	bf00      	nop
 8002e24:	f3af 8000 	nop.w
 8002e28:	fc66b22a 	.word	0xfc66b22a
 8002e2c:	3ff266ac 	.word	0x3ff266ac
 8002e30:	bb2526f8 	.word	0xbb2526f8
 8002e34:	3feee3d4 	.word	0x3feee3d4
 8002e38:	9999999a 	.word	0x9999999a
 8002e3c:	3fd99999 	.word	0x3fd99999
 8002e40:	200006a0 	.word	0x200006a0
 8002e44:	200006a6 	.word	0x200006a6
 8002e48:	200006d0 	.word	0x200006d0
 8002e4c:	200006bc 	.word	0x200006bc
 8002e50:	200006e4 	.word	0x200006e4
 8002e54:	200006b4 	.word	0x200006b4
 8002e58:	40340000 	.word	0x40340000
 8002e5c:	4094a000 	.word	0x4094a000
 8002e60:	40240000 	.word	0x40240000
 8002e64:	200006b6 	.word	0x200006b6
 8002e68:	200006ac 	.word	0x200006ac
 8002e6c:	40020000 	.word	0x40020000
 8002e70:	20000460 	.word	0x20000460
 8002e74:	200006ba 	.word	0x200006ba
 8002e78:	200006b8 	.word	0x200006b8
 8002e7c:	21195767 	.word	0x21195767
 8002e80:	20000138 	.word	0x20000138
 8002e84:	3ecccccd 	.word	0x3ecccccd
 8002e88:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec0 <RobotMoveDist+0x318>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec0 <RobotMoveDist+0x318>)
 8002e8e:	6013      	str	r3, [r2, #0]
				StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002e90:	78bb      	ldrb	r3, [r7, #2]
 8002e92:	490b      	ldr	r1, [pc, #44]	@ (8002ec0 <RobotMoveDist+0x318>)
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff fd27 	bl	80028e8 <StraightLineMoveSpeedScale>
			}

			last_curTask_tick = HAL_GetTick();
 8002e9a:	f004 f8fb 	bl	8007094 <HAL_GetTick>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	4a08      	ldr	r2, [pc, #32]	@ (8002ec4 <RobotMoveDist+0x31c>)
 8002ea2:	6013      	str	r3, [r2, #0]
		__GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002ea4:	e70a      	b.n	8002cbc <RobotMoveDist+0x114>
		if (curDistTick >= targetDistTick) break;
 8002ea6:	bf00      	nop
		}
	} while (1);
	__SET_MOTOR_DUTY(&htim8, 0, 0);
 8002ea8:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <RobotMoveDist+0x320>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2200      	movs	r2, #0
 8002eae:	635a      	str	r2, [r3, #52]	@ 0x34
 8002eb0:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <RobotMoveDist+0x320>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002eb8:	bf00      	nop
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20000138 	.word	0x20000138
 8002ec4:	200006ac 	.word	0x200006ac
 8002ec8:	20000580 	.word	0x20000580
 8002ecc:	00000000 	.word	0x00000000

08002ed0 <RobotMoveDistObstacle>:

// RobotMoveDistObstacle must be called within a task(eg. runFastestPath) and not within an interrupt(eg. UART, EXTI)
// else osDelay won't work and TRI's timer interrupt can't be given chance to update obsDist_US
void RobotMoveDistObstacle(float * targetDist, const uint8_t speedMode) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	70fb      	strb	r3, [r7, #3]
	angleNow = 0; gyroZ = 0;
 8002edc:	4baa      	ldr	r3, [pc, #680]	@ (8003188 <RobotMoveDistObstacle+0x2b8>)
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	4ba9      	ldr	r3, [pc, #676]	@ (800318c <RobotMoveDistObstacle+0x2bc>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	801a      	strh	r2, [r3, #0]
	PIDConfigReset(&pidTSlow);
 8002eea:	48a9      	ldr	r0, [pc, #676]	@ (8003190 <RobotMoveDistObstacle+0x2c0>)
 8002eec:	f7ff fb31 	bl	8002552 <PIDConfigReset>
	PIDConfigReset(&pidSlow);
 8002ef0:	48a8      	ldr	r0, [pc, #672]	@ (8003194 <RobotMoveDistObstacle+0x2c4>)
 8002ef2:	f7ff fb2e 	bl	8002552 <PIDConfigReset>
	PIDConfigReset(&pidFast);
 8002ef6:	48a8      	ldr	r0, [pc, #672]	@ (8003198 <RobotMoveDistObstacle+0x2c8>)
 8002ef8:	f7ff fb2b 	bl	8002552 <PIDConfigReset>
	obsDist_US = 1000;
 8002efc:	4ba7      	ldr	r3, [pc, #668]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002efe:	4aa8      	ldr	r2, [pc, #672]	@ (80031a0 <RobotMoveDistObstacle+0x2d0>)
 8002f00:	601a      	str	r2, [r3, #0]
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 8002f02:	2104      	movs	r1, #4
 8002f04:	48a7      	ldr	r0, [pc, #668]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 8002f06:	f006 ff87 	bl	8009e18 <HAL_TIM_IC_Start_IT>
	last_curTask_tick = HAL_GetTick();
 8002f0a:	f004 f8c3 	bl	8007094 <HAL_GetTick>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	4aa5      	ldr	r2, [pc, #660]	@ (80031a8 <RobotMoveDistObstacle+0x2d8>)
 8002f12:	6013      	str	r3, [r2, #0]

	do {
	  HAL_GPIO_WritePin(TRI_GPIO_Port, TRI_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8002f14:	2201      	movs	r2, #1
 8002f16:	2110      	movs	r1, #16
 8002f18:	48a4      	ldr	r0, [pc, #656]	@ (80031ac <RobotMoveDistObstacle+0x2dc>)
 8002f1a:	f005 f963 	bl	80081e4 <HAL_GPIO_WritePin>
	  __delay_us(&htim4, 10); // wait for 10us
 8002f1e:	4ba1      	ldr	r3, [pc, #644]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2200      	movs	r2, #0
 8002f24:	625a      	str	r2, [r3, #36]	@ 0x24
 8002f26:	4b9f      	ldr	r3, [pc, #636]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2c:	2b09      	cmp	r3, #9
 8002f2e:	d9fa      	bls.n	8002f26 <RobotMoveDistObstacle+0x56>
	  HAL_GPIO_WritePin(TRI_GPIO_Port, TRI_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8002f30:	2200      	movs	r2, #0
 8002f32:	2110      	movs	r1, #16
 8002f34:	489d      	ldr	r0, [pc, #628]	@ (80031ac <RobotMoveDistObstacle+0x2dc>)
 8002f36:	f005 f955 	bl	80081e4 <HAL_GPIO_WritePin>
	  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC2);
 8002f3a:	4b9a      	ldr	r3, [pc, #616]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	4b98      	ldr	r3, [pc, #608]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0204 	orr.w	r2, r2, #4
 8002f48:	60da      	str	r2, [r3, #12]
	  osDelay(10); // give timer interrupt chance to update obsDist_US value
 8002f4a:	200a      	movs	r0, #10
 8002f4c:	f009 fcac 	bl	800c8a8 <osDelay>
	  if (abs(*targetDist - obsDist_US) < 0.1) break;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	ed93 7a00 	vldr	s14, [r3]
 8002f56:	4b91      	ldr	r3, [pc, #580]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f64:	ee17 3a90 	vmov	r3, s15
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	db0e      	blt.n	8002f8a <RobotMoveDistObstacle+0xba>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	ed93 7a00 	vldr	s14, [r3]
 8002f72:	4b8a      	ldr	r3, [pc, #552]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002f74:	edd3 7a00 	vldr	s15, [r3]
 8002f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f80:	ee17 3a90 	vmov	r3, s15
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f340 80e7 	ble.w	8003158 <RobotMoveDistObstacle+0x288>
	  __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	ed93 7a00 	vldr	s14, [r3]
 8002f90:	4b82      	ldr	r3, [pc, #520]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002f92:	edd3 7a00 	vldr	s15, [r3]
 8002f96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9e:	bf94      	ite	ls
 8002fa0:	2301      	movls	r3, #1
 8002fa2:	2300      	movhi	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	f083 0301 	eor.w	r3, r3, #1
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	2104      	movs	r1, #4
 8002fb2:	487f      	ldr	r0, [pc, #508]	@ (80031b0 <RobotMoveDistObstacle+0x2e0>)
 8002fb4:	f005 f916 	bl	80081e4 <HAL_GPIO_WritePin>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	ed93 7a00 	vldr	s14, [r3]
 8002fbe:	4b77      	ldr	r3, [pc, #476]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002fc0:	edd3 7a00 	vldr	s15, [r3]
 8002fc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fcc:	bf94      	ite	ls
 8002fce:	2301      	movls	r3, #1
 8002fd0:	2300      	movhi	r3, #0
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2108      	movs	r1, #8
 8002fd8:	4875      	ldr	r0, [pc, #468]	@ (80031b0 <RobotMoveDistObstacle+0x2e0>)
 8002fda:	f005 f903 	bl	80081e4 <HAL_GPIO_WritePin>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	ed93 7a00 	vldr	s14, [r3]
 8002fe4:	4b6d      	ldr	r3, [pc, #436]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff2:	bf94      	ite	ls
 8002ff4:	2301      	movls	r3, #1
 8002ff6:	2300      	movhi	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	f083 0301 	eor.w	r3, r3, #1
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	461a      	mov	r2, r3
 8003004:	2120      	movs	r1, #32
 8003006:	486a      	ldr	r0, [pc, #424]	@ (80031b0 <RobotMoveDistObstacle+0x2e0>)
 8003008:	f005 f8ec 	bl	80081e4 <HAL_GPIO_WritePin>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	ed93 7a00 	vldr	s14, [r3]
 8003012:	4b62      	ldr	r3, [pc, #392]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 8003014:	edd3 7a00 	vldr	s15, [r3]
 8003018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800301c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003020:	bf94      	ite	ls
 8003022:	2301      	movls	r3, #1
 8003024:	2300      	movhi	r3, #0
 8003026:	b2db      	uxtb	r3, r3
 8003028:	461a      	mov	r2, r3
 800302a:	2110      	movs	r1, #16
 800302c:	4860      	ldr	r0, [pc, #384]	@ (80031b0 <RobotMoveDistObstacle+0x2e0>)
 800302e:	f005 f8d9 	bl	80081e4 <HAL_GPIO_WritePin>
	  if (HAL_GetTick() - last_curTask_tick >=20) {
 8003032:	f004 f82f 	bl	8007094 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	4b5b      	ldr	r3, [pc, #364]	@ (80031a8 <RobotMoveDistObstacle+0x2d8>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b13      	cmp	r3, #19
 8003040:	f67f af68 	bls.w	8002f14 <RobotMoveDistObstacle+0x44>
//		  speedScale = 1;
		  if (speedMode == SPEED_MODE_1) {
 8003044:	78fb      	ldrb	r3, [r7, #3]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d13f      	bne.n	80030ca <RobotMoveDistObstacle+0x1fa>
			  speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 800304a:	4b54      	ldr	r3, [pc, #336]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 800304c:	ed93 7a00 	vldr	s14, [r3]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	edd3 7a00 	vldr	s15, [r3]
 8003056:	ee77 7a67 	vsub.f32	s15, s14, s15
 800305a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800305e:	ee17 3a90 	vmov	r3, s15
 8003062:	2b00      	cmp	r3, #0
 8003064:	bfb8      	it	lt
 8003066:	425b      	neglt	r3, r3
 8003068:	4a52      	ldr	r2, [pc, #328]	@ (80031b4 <RobotMoveDistObstacle+0x2e4>)
 800306a:	fb82 1203 	smull	r1, r2, r2, r3
 800306e:	441a      	add	r2, r3
 8003070:	10d2      	asrs	r2, r2, #3
 8003072:	17db      	asrs	r3, r3, #31
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	ee07 3a90 	vmov	s15, r3
 800307a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800307e:	4b4e      	ldr	r3, [pc, #312]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003080:	edc3 7a00 	vstr	s15, [r3]
			  speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8003084:	4b4c      	ldr	r3, [pc, #304]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003086:	edd3 7a00 	vldr	s15, [r3]
 800308a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800308e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003096:	dd02      	ble.n	800309e <RobotMoveDistObstacle+0x1ce>
 8003098:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800309c:	e00e      	b.n	80030bc <RobotMoveDistObstacle+0x1ec>
 800309e:	4b46      	ldr	r3, [pc, #280]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 80030a0:	edd3 7a00 	vldr	s15, [r3]
 80030a4:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80030a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b0:	d502      	bpl.n	80030b8 <RobotMoveDistObstacle+0x1e8>
 80030b2:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 80030b6:	e001      	b.n	80030bc <RobotMoveDistObstacle+0x1ec>
 80030b8:	4b3f      	ldr	r3, [pc, #252]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a3e      	ldr	r2, [pc, #248]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 80030be:	6013      	str	r3, [r2, #0]
			  StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 80030c0:	493d      	ldr	r1, [pc, #244]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 80030c2:	2001      	movs	r0, #1
 80030c4:	f7ff fc10 	bl	80028e8 <StraightLineMoveSpeedScale>
 80030c8:	e040      	b.n	800314c <RobotMoveDistObstacle+0x27c>
		  } else {
			  speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 80030ca:	4b34      	ldr	r3, [pc, #208]	@ (800319c <RobotMoveDistObstacle+0x2cc>)
 80030cc:	ed93 7a00 	vldr	s14, [r3]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	edd3 7a00 	vldr	s15, [r3]
 80030d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030de:	ee17 3a90 	vmov	r3, s15
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	bfb8      	it	lt
 80030e6:	425b      	neglt	r3, r3
 80030e8:	4a32      	ldr	r2, [pc, #200]	@ (80031b4 <RobotMoveDistObstacle+0x2e4>)
 80030ea:	fb82 1203 	smull	r1, r2, r2, r3
 80030ee:	441a      	add	r2, r3
 80030f0:	10d2      	asrs	r2, r2, #3
 80030f2:	17db      	asrs	r3, r3, #31
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030fe:	4b2e      	ldr	r3, [pc, #184]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003100:	edc3 7a00 	vstr	s15, [r3]
			  speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8003104:	4b2c      	ldr	r3, [pc, #176]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003106:	edd3 7a00 	vldr	s15, [r3]
 800310a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800310e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003116:	dd02      	ble.n	800311e <RobotMoveDistObstacle+0x24e>
 8003118:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800311c:	e010      	b.n	8003140 <RobotMoveDistObstacle+0x270>
 800311e:	4b26      	ldr	r3, [pc, #152]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7fd fa10 	bl	8000548 <__aeabi_f2d>
 8003128:	a315      	add	r3, pc, #84	@ (adr r3, 8003180 <RobotMoveDistObstacle+0x2b0>)
 800312a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312e:	f7fd fcd5 	bl	8000adc <__aeabi_dcmplt>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <RobotMoveDistObstacle+0x26c>
 8003138:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <RobotMoveDistObstacle+0x2ec>)
 800313a:	e001      	b.n	8003140 <RobotMoveDistObstacle+0x270>
 800313c:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a1d      	ldr	r2, [pc, #116]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003142:	6013      	str	r3, [r2, #0]
			  StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 8003144:	491c      	ldr	r1, [pc, #112]	@ (80031b8 <RobotMoveDistObstacle+0x2e8>)
 8003146:	2002      	movs	r0, #2
 8003148:	f7ff fbce 	bl	80028e8 <StraightLineMoveSpeedScale>
		  }


		  last_curTask_tick = HAL_GetTick();
 800314c:	f003 ffa2 	bl	8007094 <HAL_GetTick>
 8003150:	4603      	mov	r3, r0
 8003152:	4a15      	ldr	r2, [pc, #84]	@ (80031a8 <RobotMoveDistObstacle+0x2d8>)
 8003154:	6013      	str	r3, [r2, #0]
	  HAL_GPIO_WritePin(TRI_GPIO_Port, TRI_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8003156:	e6dd      	b.n	8002f14 <RobotMoveDistObstacle+0x44>
	  if (abs(*targetDist - obsDist_US) < 0.1) break;
 8003158:	bf00      	nop
	  }

	} while (1);

	__SET_MOTOR_DUTY(&htim8, 0, 0);
 800315a:	4b19      	ldr	r3, [pc, #100]	@ (80031c0 <RobotMoveDistObstacle+0x2f0>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2200      	movs	r2, #0
 8003160:	635a      	str	r2, [r3, #52]	@ 0x34
 8003162:	4b17      	ldr	r3, [pc, #92]	@ (80031c0 <RobotMoveDistObstacle+0x2f0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2200      	movs	r2, #0
 8003168:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_2);
 800316a:	2104      	movs	r1, #4
 800316c:	480d      	ldr	r0, [pc, #52]	@ (80031a4 <RobotMoveDistObstacle+0x2d4>)
 800316e:	f006 ff7b 	bl	800a068 <HAL_TIM_IC_Stop_IT>
}
 8003172:	bf00      	nop
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	f3af 8000 	nop.w
 8003180:	9999999a 	.word	0x9999999a
 8003184:	3fd99999 	.word	0x3fd99999
 8003188:	200006a0 	.word	0x200006a0
 800318c:	200006a6 	.word	0x200006a6
 8003190:	200006d0 	.word	0x200006d0
 8003194:	200006bc 	.word	0x200006bc
 8003198:	200006e4 	.word	0x200006e4
 800319c:	20000700 	.word	0x20000700
 80031a0:	447a0000 	.word	0x447a0000
 80031a4:	200004f0 	.word	0x200004f0
 80031a8:	200006ac 	.word	0x200006ac
 80031ac:	40020400 	.word	0x40020400
 80031b0:	40020000 	.word	0x40020000
 80031b4:	88888889 	.word	0x88888889
 80031b8:	20000138 	.word	0x20000138
 80031bc:	3ecccccd 	.word	0x3ecccccd
 80031c0:	20000580 	.word	0x20000580
 80031c4:	00000000 	.word	0x00000000

080031c8 <RobotMoveDistObstacle_IR>:

void RobotMoveDistObstacle_IR(float * targetDist) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
	dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
 80031d0:	4ba1      	ldr	r3, [pc, #644]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	4ba1      	ldr	r3, [pc, #644]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	4ba0      	ldr	r3, [pc, #640]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 80031de:	4aa1      	ldr	r2, [pc, #644]	@ (8003464 <RobotMoveDistObstacle_IR+0x29c>)
 80031e0:	601a      	str	r2, [r3, #0]
	last_curTask_tick = HAL_GetTick();
 80031e2:	f003 ff57 	bl	8007094 <HAL_GetTick>
 80031e6:	4603      	mov	r3, r0
 80031e8:	4a9f      	ldr	r2, [pc, #636]	@ (8003468 <RobotMoveDistObstacle_IR+0x2a0>)
 80031ea:	6013      	str	r3, [r2, #0]
//	__PEND_CURCMD(curCmd);

	do {
		__ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 80031ec:	489f      	ldr	r0, [pc, #636]	@ (800346c <RobotMoveDistObstacle_IR+0x2a4>)
 80031ee:	f003 ffc5 	bl	800717c <HAL_ADC_Start>
 80031f2:	2114      	movs	r1, #20
 80031f4:	489d      	ldr	r0, [pc, #628]	@ (800346c <RobotMoveDistObstacle_IR+0x2a4>)
 80031f6:	f004 f8c6 	bl	8007386 <HAL_ADC_PollForConversion>
 80031fa:	489c      	ldr	r0, [pc, #624]	@ (800346c <RobotMoveDistObstacle_IR+0x2a4>)
 80031fc:	f004 fa5e 	bl	80076bc <HAL_ADC_GetValue>
 8003200:	4602      	mov	r2, r0
 8003202:	4b96      	ldr	r3, [pc, #600]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4413      	add	r3, r2
 8003208:	4a94      	ldr	r2, [pc, #592]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	4b92      	ldr	r3, [pc, #584]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	3301      	adds	r3, #1
 8003212:	4a97      	ldr	r2, [pc, #604]	@ (8003470 <RobotMoveDistObstacle_IR+0x2a8>)
 8003214:	fb82 1203 	smull	r1, r2, r2, r3
 8003218:	1151      	asrs	r1, r2, #5
 800321a:	17da      	asrs	r2, r3, #31
 800321c:	1a8a      	subs	r2, r1, r2
 800321e:	2164      	movs	r1, #100	@ 0x64
 8003220:	fb01 f202 	mul.w	r2, r1, r2
 8003224:	1a9a      	subs	r2, r3, r2
 8003226:	b292      	uxth	r2, r2
 8003228:	4b8b      	ldr	r3, [pc, #556]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 800322a:	801a      	strh	r2, [r3, #0]
 800322c:	4b8a      	ldr	r3, [pc, #552]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	2b63      	cmp	r3, #99	@ 0x63
 8003232:	d129      	bne.n	8003288 <RobotMoveDistObstacle_IR+0xc0>
 8003234:	4b89      	ldr	r3, [pc, #548]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a87      	ldr	r2, [pc, #540]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 800323a:	8812      	ldrh	r2, [r2, #0]
 800323c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f95f 	bl	8000504 <__aeabi_ui2d>
 8003246:	a37e      	add	r3, pc, #504	@ (adr r3, 8003440 <RobotMoveDistObstacle_IR+0x278>)
 8003248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324c:	f7fd f81c 	bl	8000288 <__aeabi_dsub>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	a17c      	add	r1, pc, #496	@ (adr r1, 8003448 <RobotMoveDistObstacle_IR+0x280>)
 8003256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800325a:	f7fd faf7 	bl	800084c <__aeabi_ddiv>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	f7fd fcbf 	bl	8000be8 <__aeabi_d2f>
 800326a:	4603      	mov	r3, r0
 800326c:	4a7c      	ldr	r2, [pc, #496]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	4b7a      	ldr	r3, [pc, #488]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a78      	ldr	r2, [pc, #480]	@ (8003458 <RobotMoveDistObstacle_IR+0x290>)
 8003276:	8812      	ldrh	r2, [r2, #0]
 8003278:	fbb3 f3f2 	udiv	r3, r3, r2
 800327c:	b29a      	uxth	r2, r3
 800327e:	4b7d      	ldr	r3, [pc, #500]	@ (8003474 <RobotMoveDistObstacle_IR+0x2ac>)
 8003280:	801a      	strh	r2, [r3, #0]
 8003282:	4b76      	ldr	r3, [pc, #472]	@ (800345c <RobotMoveDistObstacle_IR+0x294>)
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
		if (*targetDist > 0 && abs(*targetDist - obsDist_IR) < 0.1) break;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	edd3 7a00 	vldr	s15, [r3]
 800328e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003296:	dd1c      	ble.n	80032d2 <RobotMoveDistObstacle_IR+0x10a>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	ed93 7a00 	vldr	s14, [r3]
 800329e:	4b70      	ldr	r3, [pc, #448]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 80032a0:	edd3 7a00 	vldr	s15, [r3]
 80032a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032ac:	ee17 3a90 	vmov	r3, s15
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	db0e      	blt.n	80032d2 <RobotMoveDistObstacle_IR+0x10a>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	ed93 7a00 	vldr	s14, [r3]
 80032ba:	4b69      	ldr	r3, [pc, #420]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 80032bc:	edd3 7a00 	vldr	s15, [r3]
 80032c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032c8:	ee17 3a90 	vmov	r3, s15
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f340 80a4 	ble.w	800341a <RobotMoveDistObstacle_IR+0x252>

		__SET_MOTOR_DIRECTION(obsDist_IR >= *targetDist);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	ed93 7a00 	vldr	s14, [r3]
 80032d8:	4b61      	ldr	r3, [pc, #388]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 80032da:	edd3 7a00 	vldr	s15, [r3]
 80032de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e6:	bf94      	ite	ls
 80032e8:	2301      	movls	r3, #1
 80032ea:	2300      	movhi	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f083 0301 	eor.w	r3, r3, #1
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	461a      	mov	r2, r3
 80032f8:	2104      	movs	r1, #4
 80032fa:	485f      	ldr	r0, [pc, #380]	@ (8003478 <RobotMoveDistObstacle_IR+0x2b0>)
 80032fc:	f004 ff72 	bl	80081e4 <HAL_GPIO_WritePin>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	ed93 7a00 	vldr	s14, [r3]
 8003306:	4b56      	ldr	r3, [pc, #344]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 8003308:	edd3 7a00 	vldr	s15, [r3]
 800330c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003314:	bf94      	ite	ls
 8003316:	2301      	movls	r3, #1
 8003318:	2300      	movhi	r3, #0
 800331a:	b2db      	uxtb	r3, r3
 800331c:	461a      	mov	r2, r3
 800331e:	2108      	movs	r1, #8
 8003320:	4855      	ldr	r0, [pc, #340]	@ (8003478 <RobotMoveDistObstacle_IR+0x2b0>)
 8003322:	f004 ff5f 	bl	80081e4 <HAL_GPIO_WritePin>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	ed93 7a00 	vldr	s14, [r3]
 800332c:	4b4c      	ldr	r3, [pc, #304]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 800332e:	edd3 7a00 	vldr	s15, [r3]
 8003332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	bf94      	ite	ls
 800333c:	2301      	movls	r3, #1
 800333e:	2300      	movhi	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	f083 0301 	eor.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	b2db      	uxtb	r3, r3
 800334a:	461a      	mov	r2, r3
 800334c:	2120      	movs	r1, #32
 800334e:	484a      	ldr	r0, [pc, #296]	@ (8003478 <RobotMoveDistObstacle_IR+0x2b0>)
 8003350:	f004 ff48 	bl	80081e4 <HAL_GPIO_WritePin>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	ed93 7a00 	vldr	s14, [r3]
 800335a:	4b41      	ldr	r3, [pc, #260]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 800335c:	edd3 7a00 	vldr	s15, [r3]
 8003360:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003368:	bf94      	ite	ls
 800336a:	2301      	movls	r3, #1
 800336c:	2300      	movhi	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	2110      	movs	r1, #16
 8003374:	4840      	ldr	r0, [pc, #256]	@ (8003478 <RobotMoveDistObstacle_IR+0x2b0>)
 8003376:	f004 ff35 	bl	80081e4 <HAL_GPIO_WritePin>
	  if (HAL_GetTick() - last_curTask_tick >=10) {
 800337a:	f003 fe8b 	bl	8007094 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	4b39      	ldr	r3, [pc, #228]	@ (8003468 <RobotMoveDistObstacle_IR+0x2a0>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b09      	cmp	r3, #9
 8003388:	f67f af30 	bls.w	80031ec <RobotMoveDistObstacle_IR+0x24>
//		  speedScale = 1;
		  speedScale = abs(obsDist_IR - *targetDist) / 15; // slow down at 15cm
 800338c:	4b34      	ldr	r3, [pc, #208]	@ (8003460 <RobotMoveDistObstacle_IR+0x298>)
 800338e:	ed93 7a00 	vldr	s14, [r3]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	edd3 7a00 	vldr	s15, [r3]
 8003398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800339c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033a0:	ee17 3a90 	vmov	r3, s15
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bfb8      	it	lt
 80033a8:	425b      	neglt	r3, r3
 80033aa:	4a34      	ldr	r2, [pc, #208]	@ (800347c <RobotMoveDistObstacle_IR+0x2b4>)
 80033ac:	fb82 1203 	smull	r1, r2, r2, r3
 80033b0:	441a      	add	r2, r3
 80033b2:	10d2      	asrs	r2, r2, #3
 80033b4:	17db      	asrs	r3, r3, #31
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	ee07 3a90 	vmov	s15, r3
 80033bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 80033c2:	edc3 7a00 	vstr	s15, [r3]
		  speedScale = speedScale > 1 ? 1 : (speedScale < 0.3 ? 0.3 : speedScale);
 80033c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 80033c8:	edd3 7a00 	vldr	s15, [r3]
 80033cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80033d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d8:	dd02      	ble.n	80033e0 <RobotMoveDistObstacle_IR+0x218>
 80033da:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80033de:	e010      	b.n	8003402 <RobotMoveDistObstacle_IR+0x23a>
 80033e0:	4b27      	ldr	r3, [pc, #156]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fd f8af 	bl	8000548 <__aeabi_f2d>
 80033ea:	a319      	add	r3, pc, #100	@ (adr r3, 8003450 <RobotMoveDistObstacle_IR+0x288>)
 80033ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f0:	f7fd fb74 	bl	8000adc <__aeabi_dcmplt>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <RobotMoveDistObstacle_IR+0x236>
 80033fa:	4b22      	ldr	r3, [pc, #136]	@ (8003484 <RobotMoveDistObstacle_IR+0x2bc>)
 80033fc:	e001      	b.n	8003402 <RobotMoveDistObstacle_IR+0x23a>
 80033fe:	4b20      	ldr	r3, [pc, #128]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a1f      	ldr	r2, [pc, #124]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 8003404:	6013      	str	r3, [r2, #0]
		  StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 8003406:	491e      	ldr	r1, [pc, #120]	@ (8003480 <RobotMoveDistObstacle_IR+0x2b8>)
 8003408:	2002      	movs	r0, #2
 800340a:	f7ff fa6d 	bl	80028e8 <StraightLineMoveSpeedScale>

		  last_curTask_tick = HAL_GetTick();
 800340e:	f003 fe41 	bl	8007094 <HAL_GetTick>
 8003412:	4603      	mov	r3, r0
 8003414:	4a14      	ldr	r2, [pc, #80]	@ (8003468 <RobotMoveDistObstacle_IR+0x2a0>)
 8003416:	6013      	str	r3, [r2, #0]
		__ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 8003418:	e6e8      	b.n	80031ec <RobotMoveDistObstacle_IR+0x24>
		if (*targetDist > 0 && abs(*targetDist - obsDist_IR) < 0.1) break;
 800341a:	bf00      	nop
	  }
//	  osDelay(5);
	} while (1);

//  __ON_TASK_END(&htim8, prevTask, curTask);
	__SET_MOTOR_DUTY(&htim8, 0, 0);
 800341c:	4b1a      	ldr	r3, [pc, #104]	@ (8003488 <RobotMoveDistObstacle_IR+0x2c0>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2200      	movs	r2, #0
 8003422:	635a      	str	r2, [r3, #52]	@ 0x34
 8003424:	4b18      	ldr	r3, [pc, #96]	@ (8003488 <RobotMoveDistObstacle_IR+0x2c0>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2200      	movs	r2, #0
 800342a:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_ADC_Stop(&hadc1);
 800342c:	480f      	ldr	r0, [pc, #60]	@ (800346c <RobotMoveDistObstacle_IR+0x2a4>)
 800342e:	f003 ff77 	bl	8007320 <HAL_ADC_Stop>
}
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	f3af 8000 	nop.w
 8003440:	fb5723d3 	.word	0xfb5723d3
 8003444:	407046c5 	.word	0x407046c5
 8003448:	324c8366 	.word	0x324c8366
 800344c:	40d90b34 	.word	0x40d90b34
 8003450:	33333333 	.word	0x33333333
 8003454:	3fd33333 	.word	0x3fd33333
 8003458:	20000704 	.word	0x20000704
 800345c:	20000708 	.word	0x20000708
 8003460:	200006fc 	.word	0x200006fc
 8003464:	447a0000 	.word	0x447a0000
 8003468:	200006ac 	.word	0x200006ac
 800346c:	20000334 	.word	0x20000334
 8003470:	51eb851f 	.word	0x51eb851f
 8003474:	200006f8 	.word	0x200006f8
 8003478:	40020000 	.word	0x40020000
 800347c:	88888889 	.word	0x88888889
 8003480:	20000138 	.word	0x20000138
 8003484:	3e99999a 	.word	0x3e99999a
 8003488:	20000580 	.word	0x20000580
 800348c:	00000000 	.word	0x00000000

08003490 <RobotTurn>:

void RobotTurn(float * targetAngle) {
 8003490:	b5b0      	push	{r4, r5, r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af04      	add	r7, sp, #16
 8003496:	6078      	str	r0, [r7, #4]
	angleNow = 0; gyroZ = 0;
 8003498:	4b4b      	ldr	r3, [pc, #300]	@ (80035c8 <RobotTurn+0x138>)
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	4b4a      	ldr	r3, [pc, #296]	@ (80035cc <RobotTurn+0x13c>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	801a      	strh	r2, [r3, #0]
	last_curTask_tick = HAL_GetTick();
 80034a6:	f003 fdf5 	bl	8007094 <HAL_GetTick>
 80034aa:	4603      	mov	r3, r0
 80034ac:	4a48      	ldr	r2, [pc, #288]	@ (80035d0 <RobotTurn+0x140>)
 80034ae:	6013      	str	r3, [r2, #0]
	do {
	  if (HAL_GetTick() - last_curTask_tick >= 10) { // sample gyro every 10ms
 80034b0:	f003 fdf0 	bl	8007094 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	4b46      	ldr	r3, [pc, #280]	@ (80035d0 <RobotTurn+0x140>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b09      	cmp	r3, #9
 80034be:	d9f7      	bls.n	80034b0 <RobotTurn+0x20>
		  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 80034c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80034c4:	9302      	str	r3, [sp, #8]
 80034c6:	2302      	movs	r3, #2
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	4b42      	ldr	r3, [pc, #264]	@ (80035d4 <RobotTurn+0x144>)
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2301      	movs	r3, #1
 80034d0:	2237      	movs	r2, #55	@ 0x37
 80034d2:	21d0      	movs	r1, #208	@ 0xd0
 80034d4:	4840      	ldr	r0, [pc, #256]	@ (80035d8 <RobotTurn+0x148>)
 80034d6:	f005 f8dd 	bl	8008694 <HAL_I2C_Mem_Read>
 80034da:	4b3e      	ldr	r3, [pc, #248]	@ (80035d4 <RobotTurn+0x144>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	021b      	lsls	r3, r3, #8
 80034e0:	b21a      	sxth	r2, r3
 80034e2:	4b3c      	ldr	r3, [pc, #240]	@ (80035d4 <RobotTurn+0x144>)
 80034e4:	785b      	ldrb	r3, [r3, #1]
 80034e6:	b21b      	sxth	r3, r3
 80034e8:	4313      	orrs	r3, r2
 80034ea:	b21a      	sxth	r2, r3
 80034ec:	4b37      	ldr	r3, [pc, #220]	@ (80035cc <RobotTurn+0x13c>)
 80034ee:	801a      	strh	r2, [r3, #0]
		  angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 80034f0:	4b35      	ldr	r3, [pc, #212]	@ (80035c8 <RobotTurn+0x138>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fd f827 	bl	8000548 <__aeabi_f2d>
 80034fa:	4604      	mov	r4, r0
 80034fc:	460d      	mov	r5, r1
 80034fe:	4b33      	ldr	r3, [pc, #204]	@ (80035cc <RobotTurn+0x13c>)
 8003500:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003504:	4618      	mov	r0, r3
 8003506:	f7fd f80d 	bl	8000524 <__aeabi_i2d>
 800350a:	a32b      	add	r3, pc, #172	@ (adr r3, 80035b8 <RobotTurn+0x128>)
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	f7fd f99c 	bl	800084c <__aeabi_ddiv>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	4610      	mov	r0, r2
 800351a:	4619      	mov	r1, r3
 800351c:	a328      	add	r3, pc, #160	@ (adr r3, 80035c0 <RobotTurn+0x130>)
 800351e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003522:	f7fd f869 	bl	80005f8 <__aeabi_dmul>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4620      	mov	r0, r4
 800352c:	4629      	mov	r1, r5
 800352e:	f7fc fead 	bl	800028c <__adddf3>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f7fd fb55 	bl	8000be8 <__aeabi_d2f>
 800353e:	4603      	mov	r3, r0
 8003540:	4a21      	ldr	r2, [pc, #132]	@ (80035c8 <RobotTurn+0x138>)
 8003542:	6013      	str	r3, [r2, #0]
		  if (abs(angleNow - *targetAngle) < 0.01) break;
 8003544:	4b20      	ldr	r3, [pc, #128]	@ (80035c8 <RobotTurn+0x138>)
 8003546:	ed93 7a00 	vldr	s14, [r3]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	edd3 7a00 	vldr	s15, [r3]
 8003550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003558:	ee17 3a90 	vmov	r3, s15
 800355c:	2b00      	cmp	r3, #0
 800355e:	db0d      	blt.n	800357c <RobotTurn+0xec>
 8003560:	4b19      	ldr	r3, [pc, #100]	@ (80035c8 <RobotTurn+0x138>)
 8003562:	ed93 7a00 	vldr	s14, [r3]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	edd3 7a00 	vldr	s15, [r3]
 800356c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003570:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003574:	ee17 3a90 	vmov	r3, s15
 8003578:	2b00      	cmp	r3, #0
 800357a:	dd05      	ble.n	8003588 <RobotTurn+0xf8>
		  last_curTask_tick = HAL_GetTick();
 800357c:	f003 fd8a 	bl	8007094 <HAL_GetTick>
 8003580:	4603      	mov	r3, r0
 8003582:	4a13      	ldr	r2, [pc, #76]	@ (80035d0 <RobotTurn+0x140>)
 8003584:	6013      	str	r3, [r2, #0]
	  if (HAL_GetTick() - last_curTask_tick >= 10) { // sample gyro every 10ms
 8003586:	e793      	b.n	80034b0 <RobotTurn+0x20>
		  if (abs(angleNow - *targetAngle) < 0.01) break;
 8003588:	bf00      	nop
	  }
	} while(1);
	__SET_MOTOR_DUTY(&htim8, 0, 0);
 800358a:	4b14      	ldr	r3, [pc, #80]	@ (80035dc <RobotTurn+0x14c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2200      	movs	r2, #0
 8003590:	635a      	str	r2, [r3, #52]	@ 0x34
 8003592:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <RobotTurn+0x14c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2200      	movs	r2, #0
 8003598:	639a      	str	r2, [r3, #56]	@ 0x38
	__RESET_SERVO_TURN(&htim1);
 800359a:	4b11      	ldr	r3, [pc, #68]	@ (80035e0 <RobotTurn+0x150>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2246      	movs	r2, #70	@ 0x46
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80035a2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80035a6:	f003 fd81 	bl	80070ac <HAL_Delay>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bdb0      	pop	{r4, r5, r7, pc}
 80035b2:	bf00      	nop
 80035b4:	f3af 8000 	nop.w
 80035b8:	66666666 	.word	0x66666666
 80035bc:	40306666 	.word	0x40306666
 80035c0:	47ae147b 	.word	0x47ae147b
 80035c4:	3f847ae1 	.word	0x3f847ae1
 80035c8:	200006a0 	.word	0x200006a0
 80035cc:	200006a6 	.word	0x200006a6
 80035d0:	200006ac 	.word	0x200006ac
 80035d4:	200006a4 	.word	0x200006a4
 80035d8:	200003c4 	.word	0x200003c4
 80035dc:	20000580 	.word	0x20000580
 80035e0:	20000418 	.word	0x20000418
 80035e4:	00000000 	.word	0x00000000

080035e8 <RobotTurnFastest>:
	__SET_MOTOR_DUTY(&htim8, 0, 0);
	__RESET_SERVO_TURN(&htim1);
}


void RobotTurnFastest(float * targetAngle) {
 80035e8:	b5b0      	push	{r4, r5, r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af04      	add	r7, sp, #16
 80035ee:	6078      	str	r0, [r7, #4]
	angleNow = 0; gyroZ = 0;
 80035f0:	4b49      	ldr	r3, [pc, #292]	@ (8003718 <RobotTurnFastest+0x130>)
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	4b48      	ldr	r3, [pc, #288]	@ (800371c <RobotTurnFastest+0x134>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	801a      	strh	r2, [r3, #0]
	last_curTask_tick = HAL_GetTick();
 80035fe:	f003 fd49 	bl	8007094 <HAL_GetTick>
 8003602:	4603      	mov	r3, r0
 8003604:	4a46      	ldr	r2, [pc, #280]	@ (8003720 <RobotTurnFastest+0x138>)
 8003606:	6013      	str	r3, [r2, #0]
	do {
	  if (HAL_GetTick() - last_curTask_tick >= 10) { // sample gyro every 10ms
 8003608:	f003 fd44 	bl	8007094 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	4b44      	ldr	r3, [pc, #272]	@ (8003720 <RobotTurnFastest+0x138>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b09      	cmp	r3, #9
 8003616:	d9f7      	bls.n	8003608 <RobotTurnFastest+0x20>
		  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8003618:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800361c:	9302      	str	r3, [sp, #8]
 800361e:	2302      	movs	r3, #2
 8003620:	9301      	str	r3, [sp, #4]
 8003622:	4b40      	ldr	r3, [pc, #256]	@ (8003724 <RobotTurnFastest+0x13c>)
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2301      	movs	r3, #1
 8003628:	2237      	movs	r2, #55	@ 0x37
 800362a:	21d0      	movs	r1, #208	@ 0xd0
 800362c:	483e      	ldr	r0, [pc, #248]	@ (8003728 <RobotTurnFastest+0x140>)
 800362e:	f005 f831 	bl	8008694 <HAL_I2C_Mem_Read>
 8003632:	4b3c      	ldr	r3, [pc, #240]	@ (8003724 <RobotTurnFastest+0x13c>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	b21a      	sxth	r2, r3
 800363a:	4b3a      	ldr	r3, [pc, #232]	@ (8003724 <RobotTurnFastest+0x13c>)
 800363c:	785b      	ldrb	r3, [r3, #1]
 800363e:	b21b      	sxth	r3, r3
 8003640:	4313      	orrs	r3, r2
 8003642:	b21a      	sxth	r2, r3
 8003644:	4b35      	ldr	r3, [pc, #212]	@ (800371c <RobotTurnFastest+0x134>)
 8003646:	801a      	strh	r2, [r3, #0]
		  angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8003648:	4b33      	ldr	r3, [pc, #204]	@ (8003718 <RobotTurnFastest+0x130>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f7fc ff7b 	bl	8000548 <__aeabi_f2d>
 8003652:	4604      	mov	r4, r0
 8003654:	460d      	mov	r5, r1
 8003656:	4b31      	ldr	r3, [pc, #196]	@ (800371c <RobotTurnFastest+0x134>)
 8003658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800365c:	4618      	mov	r0, r3
 800365e:	f7fc ff61 	bl	8000524 <__aeabi_i2d>
 8003662:	a329      	add	r3, pc, #164	@ (adr r3, 8003708 <RobotTurnFastest+0x120>)
 8003664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003668:	f7fd f8f0 	bl	800084c <__aeabi_ddiv>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4610      	mov	r0, r2
 8003672:	4619      	mov	r1, r3
 8003674:	a326      	add	r3, pc, #152	@ (adr r3, 8003710 <RobotTurnFastest+0x128>)
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f7fc ffbd 	bl	80005f8 <__aeabi_dmul>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	4620      	mov	r0, r4
 8003684:	4629      	mov	r1, r5
 8003686:	f7fc fe01 	bl	800028c <__adddf3>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4610      	mov	r0, r2
 8003690:	4619      	mov	r1, r3
 8003692:	f7fd faa9 	bl	8000be8 <__aeabi_d2f>
 8003696:	4603      	mov	r3, r0
 8003698:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <RobotTurnFastest+0x130>)
 800369a:	6013      	str	r3, [r2, #0]
		  if (abs(angleNow - *targetAngle) < 0.01) break;
 800369c:	4b1e      	ldr	r3, [pc, #120]	@ (8003718 <RobotTurnFastest+0x130>)
 800369e:	ed93 7a00 	vldr	s14, [r3]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036b0:	ee17 3a90 	vmov	r3, s15
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	db0d      	blt.n	80036d4 <RobotTurnFastest+0xec>
 80036b8:	4b17      	ldr	r3, [pc, #92]	@ (8003718 <RobotTurnFastest+0x130>)
 80036ba:	ed93 7a00 	vldr	s14, [r3]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	edd3 7a00 	vldr	s15, [r3]
 80036c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036cc:	ee17 3a90 	vmov	r3, s15
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	dd05      	ble.n	80036e0 <RobotTurnFastest+0xf8>
		  last_curTask_tick = HAL_GetTick();
 80036d4:	f003 fcde 	bl	8007094 <HAL_GetTick>
 80036d8:	4603      	mov	r3, r0
 80036da:	4a11      	ldr	r2, [pc, #68]	@ (8003720 <RobotTurnFastest+0x138>)
 80036dc:	6013      	str	r3, [r2, #0]
	  if (HAL_GetTick() - last_curTask_tick >= 10) { // sample gyro every 10ms
 80036de:	e793      	b.n	8003608 <RobotTurnFastest+0x20>
		  if (abs(angleNow - *targetAngle) < 0.01) break;
 80036e0:	bf00      	nop
	  }
	} while(1);
	__SET_MOTOR_DUTY(&htim8, 0, 0);
 80036e2:	4b12      	ldr	r3, [pc, #72]	@ (800372c <RobotTurnFastest+0x144>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2200      	movs	r2, #0
 80036e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80036ea:	4b10      	ldr	r3, [pc, #64]	@ (800372c <RobotTurnFastest+0x144>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2200      	movs	r2, #0
 80036f0:	639a      	str	r2, [r3, #56]	@ 0x38
	__RESET_SERVO_TURN_FAST(&htim1);
 80036f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <RobotTurnFastest+0x148>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2246      	movs	r2, #70	@ 0x46
 80036f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80036fa:	20c8      	movs	r0, #200	@ 0xc8
 80036fc:	f003 fcd6 	bl	80070ac <HAL_Delay>
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bdb0      	pop	{r4, r5, r7, pc}
 8003708:	66666666 	.word	0x66666666
 800370c:	40306666 	.word	0x40306666
 8003710:	47ae147b 	.word	0x47ae147b
 8003714:	3f847ae1 	.word	0x3f847ae1
 8003718:	200006a0 	.word	0x200006a0
 800371c:	200006a6 	.word	0x200006a6
 8003720:	200006ac 	.word	0x200006ac
 8003724:	200006a4 	.word	0x200006a4
 8003728:	200003c4 	.word	0x200003c4
 800372c:	20000580 	.word	0x20000580
 8003730:	20000418 	.word	0x20000418

08003734 <FASTESTPATH_TURN_RIGHT_90>:
	__SET_MOTOR_DIRECTION(1);
	__SET_MOTOR_DUTY(&htim8, 1000, 2000);
	RobotTurn(&targetAngle);
}

void FASTESTPATH_TURN_RIGHT_90() {
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
	targetAngle = -86;
 8003738:	4b16      	ldr	r3, [pc, #88]	@ (8003794 <FASTESTPATH_TURN_RIGHT_90+0x60>)
 800373a:	4a17      	ldr	r2, [pc, #92]	@ (8003798 <FASTESTPATH_TURN_RIGHT_90+0x64>)
 800373c:	601a      	str	r2, [r3, #0]
	__SET_SERVO_TURN(&htim1, 115);
 800373e:	4b17      	ldr	r3, [pc, #92]	@ (800379c <FASTESTPATH_TURN_RIGHT_90+0x68>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2273      	movs	r2, #115	@ 0x73
 8003744:	641a      	str	r2, [r3, #64]	@ 0x40
 8003746:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800374a:	f003 fcaf 	bl	80070ac <HAL_Delay>
	__SET_MOTOR_DIRECTION(1);
 800374e:	2200      	movs	r2, #0
 8003750:	2104      	movs	r1, #4
 8003752:	4813      	ldr	r0, [pc, #76]	@ (80037a0 <FASTESTPATH_TURN_RIGHT_90+0x6c>)
 8003754:	f004 fd46 	bl	80081e4 <HAL_GPIO_WritePin>
 8003758:	2201      	movs	r2, #1
 800375a:	2108      	movs	r1, #8
 800375c:	4810      	ldr	r0, [pc, #64]	@ (80037a0 <FASTESTPATH_TURN_RIGHT_90+0x6c>)
 800375e:	f004 fd41 	bl	80081e4 <HAL_GPIO_WritePin>
 8003762:	2200      	movs	r2, #0
 8003764:	2120      	movs	r1, #32
 8003766:	480e      	ldr	r0, [pc, #56]	@ (80037a0 <FASTESTPATH_TURN_RIGHT_90+0x6c>)
 8003768:	f004 fd3c 	bl	80081e4 <HAL_GPIO_WritePin>
 800376c:	2201      	movs	r2, #1
 800376e:	2110      	movs	r1, #16
 8003770:	480b      	ldr	r0, [pc, #44]	@ (80037a0 <FASTESTPATH_TURN_RIGHT_90+0x6c>)
 8003772:	f004 fd37 	bl	80081e4 <HAL_GPIO_WritePin>
	__SET_MOTOR_DUTY(&htim8, 3000, 800);
 8003776:	4b0b      	ldr	r3, [pc, #44]	@ (80037a4 <FASTESTPATH_TURN_RIGHT_90+0x70>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800377e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003780:	4b08      	ldr	r3, [pc, #32]	@ (80037a4 <FASTESTPATH_TURN_RIGHT_90+0x70>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003788:	639a      	str	r2, [r3, #56]	@ 0x38

	RobotTurn(&targetAngle);
 800378a:	4802      	ldr	r0, [pc, #8]	@ (8003794 <FASTESTPATH_TURN_RIGHT_90+0x60>)
 800378c:	f7ff fe80 	bl	8003490 <RobotTurn>
}
 8003790:	bf00      	nop
 8003792:	bd80      	pop	{r7, pc}
 8003794:	2000069c 	.word	0x2000069c
 8003798:	c2ac0000 	.word	0xc2ac0000
 800379c:	20000418 	.word	0x20000418
 80037a0:	40020000 	.word	0x40020000
 80037a4:	20000580 	.word	0x20000580

080037a8 <FASTESTPATH_TURN_RIGHT_180>:

void FASTESTPATH_TURN_RIGHT_180() {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
	targetAngle = -176;
 80037ac:	4b16      	ldr	r3, [pc, #88]	@ (8003808 <FASTESTPATH_TURN_RIGHT_180+0x60>)
 80037ae:	4a17      	ldr	r2, [pc, #92]	@ (800380c <FASTESTPATH_TURN_RIGHT_180+0x64>)
 80037b0:	601a      	str	r2, [r3, #0]
	__SET_SERVO_TURN(&htim1, 115);
 80037b2:	4b17      	ldr	r3, [pc, #92]	@ (8003810 <FASTESTPATH_TURN_RIGHT_180+0x68>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2273      	movs	r2, #115	@ 0x73
 80037b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80037ba:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80037be:	f003 fc75 	bl	80070ac <HAL_Delay>
	__SET_MOTOR_DIRECTION(1);
 80037c2:	2200      	movs	r2, #0
 80037c4:	2104      	movs	r1, #4
 80037c6:	4813      	ldr	r0, [pc, #76]	@ (8003814 <FASTESTPATH_TURN_RIGHT_180+0x6c>)
 80037c8:	f004 fd0c 	bl	80081e4 <HAL_GPIO_WritePin>
 80037cc:	2201      	movs	r2, #1
 80037ce:	2108      	movs	r1, #8
 80037d0:	4810      	ldr	r0, [pc, #64]	@ (8003814 <FASTESTPATH_TURN_RIGHT_180+0x6c>)
 80037d2:	f004 fd07 	bl	80081e4 <HAL_GPIO_WritePin>
 80037d6:	2200      	movs	r2, #0
 80037d8:	2120      	movs	r1, #32
 80037da:	480e      	ldr	r0, [pc, #56]	@ (8003814 <FASTESTPATH_TURN_RIGHT_180+0x6c>)
 80037dc:	f004 fd02 	bl	80081e4 <HAL_GPIO_WritePin>
 80037e0:	2201      	movs	r2, #1
 80037e2:	2110      	movs	r1, #16
 80037e4:	480b      	ldr	r0, [pc, #44]	@ (8003814 <FASTESTPATH_TURN_RIGHT_180+0x6c>)
 80037e6:	f004 fcfd 	bl	80081e4 <HAL_GPIO_WritePin>
	__SET_MOTOR_DUTY(&htim8, 3000, 800);
 80037ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003818 <FASTESTPATH_TURN_RIGHT_180+0x70>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80037f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80037f4:	4b08      	ldr	r3, [pc, #32]	@ (8003818 <FASTESTPATH_TURN_RIGHT_180+0x70>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80037fc:	639a      	str	r2, [r3, #56]	@ 0x38
	RobotTurn(&targetAngle);
 80037fe:	4802      	ldr	r0, [pc, #8]	@ (8003808 <FASTESTPATH_TURN_RIGHT_180+0x60>)
 8003800:	f7ff fe46 	bl	8003490 <RobotTurn>
}
 8003804:	bf00      	nop
 8003806:	bd80      	pop	{r7, pc}
 8003808:	2000069c 	.word	0x2000069c
 800380c:	c3300000 	.word	0xc3300000
 8003810:	20000418 	.word	0x20000418
 8003814:	40020000 	.word	0x40020000
 8003818:	20000580 	.word	0x20000580

0800381c <FASTESTPATH_TURN_LEFT_90X>:

void FASTESTPATH_TURN_LEFT_90X(uint8_t * turnSize) { // x3
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
	__SET_MOTOR_DIRECTION(1);
 8003824:	2200      	movs	r2, #0
 8003826:	2104      	movs	r1, #4
 8003828:	4825      	ldr	r0, [pc, #148]	@ (80038c0 <FASTESTPATH_TURN_LEFT_90X+0xa4>)
 800382a:	f004 fcdb 	bl	80081e4 <HAL_GPIO_WritePin>
 800382e:	2201      	movs	r2, #1
 8003830:	2108      	movs	r1, #8
 8003832:	4823      	ldr	r0, [pc, #140]	@ (80038c0 <FASTESTPATH_TURN_LEFT_90X+0xa4>)
 8003834:	f004 fcd6 	bl	80081e4 <HAL_GPIO_WritePin>
 8003838:	2200      	movs	r2, #0
 800383a:	2120      	movs	r1, #32
 800383c:	4820      	ldr	r0, [pc, #128]	@ (80038c0 <FASTESTPATH_TURN_LEFT_90X+0xa4>)
 800383e:	f004 fcd1 	bl	80081e4 <HAL_GPIO_WritePin>
 8003842:	2201      	movs	r2, #1
 8003844:	2110      	movs	r1, #16
 8003846:	481e      	ldr	r0, [pc, #120]	@ (80038c0 <FASTESTPATH_TURN_LEFT_90X+0xa4>)
 8003848:	f004 fccc 	bl	80081e4 <HAL_GPIO_WritePin>
	switch (*turnSize) {
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d001      	beq.n	8003858 <FASTESTPATH_TURN_LEFT_90X+0x3c>
 8003854:	2b03      	cmp	r3, #3
 8003856:	d115      	bne.n	8003884 <FASTESTPATH_TURN_LEFT_90X+0x68>
	case 1:
	case 3:
		targetAngle = 83;
 8003858:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <FASTESTPATH_TURN_LEFT_90X+0xa8>)
 800385a:	4a1b      	ldr	r2, [pc, #108]	@ (80038c8 <FASTESTPATH_TURN_LEFT_90X+0xac>)
 800385c:	601a      	str	r2, [r3, #0]
		__SET_SERVO_TURN(&htim1, 50);
 800385e:	4b1b      	ldr	r3, [pc, #108]	@ (80038cc <FASTESTPATH_TURN_LEFT_90X+0xb0>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2232      	movs	r2, #50	@ 0x32
 8003864:	641a      	str	r2, [r3, #64]	@ 0x40
 8003866:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800386a:	f003 fc1f 	bl	80070ac <HAL_Delay>
		__SET_MOTOR_DUTY(&htim8, 2000, 3500);
 800386e:	4b18      	ldr	r3, [pc, #96]	@ (80038d0 <FASTESTPATH_TURN_LEFT_90X+0xb4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003876:	635a      	str	r2, [r3, #52]	@ 0x34
 8003878:	4b15      	ldr	r3, [pc, #84]	@ (80038d0 <FASTESTPATH_TURN_LEFT_90X+0xb4>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8003880:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8003882:	e015      	b.n	80038b0 <FASTESTPATH_TURN_LEFT_90X+0x94>
	case 2:
	case 4:
	default:
//		targetAngle = 85;
		targetAngle = 83;
 8003884:	4b0f      	ldr	r3, [pc, #60]	@ (80038c4 <FASTESTPATH_TURN_LEFT_90X+0xa8>)
 8003886:	4a10      	ldr	r2, [pc, #64]	@ (80038c8 <FASTESTPATH_TURN_LEFT_90X+0xac>)
 8003888:	601a      	str	r2, [r3, #0]
		__SET_SERVO_TURN(&htim1, 52);
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <FASTESTPATH_TURN_LEFT_90X+0xb0>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2234      	movs	r2, #52	@ 0x34
 8003890:	641a      	str	r2, [r3, #64]	@ 0x40
 8003892:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003896:	f003 fc09 	bl	80070ac <HAL_Delay>
//		__SET_MOTOR_DUTY(&htim8, 2500, 2916);
		__SET_MOTOR_DUTY(&htim8, 3000, 3500);
 800389a:	4b0d      	ldr	r3, [pc, #52]	@ (80038d0 <FASTESTPATH_TURN_LEFT_90X+0xb4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80038a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80038a4:	4b0a      	ldr	r3, [pc, #40]	@ (80038d0 <FASTESTPATH_TURN_LEFT_90X+0xb4>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80038ac:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 80038ae:	bf00      	nop
	}
	RobotTurnFastest(&targetAngle);
 80038b0:	4804      	ldr	r0, [pc, #16]	@ (80038c4 <FASTESTPATH_TURN_LEFT_90X+0xa8>)
 80038b2:	f7ff fe99 	bl	80035e8 <RobotTurnFastest>

}
 80038b6:	bf00      	nop
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40020000 	.word	0x40020000
 80038c4:	2000069c 	.word	0x2000069c
 80038c8:	42a60000 	.word	0x42a60000
 80038cc:	20000418 	.word	0x20000418
 80038d0:	20000580 	.word	0x20000580

080038d4 <FASTESTPATH_TURN_LEFT_90X_RETURN>:

void FASTESTPATH_TURN_LEFT_90X_RETURN(uint8_t * turnSize) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
	__SET_MOTOR_DIRECTION(1);
 80038dc:	2200      	movs	r2, #0
 80038de:	2104      	movs	r1, #4
 80038e0:	4830      	ldr	r0, [pc, #192]	@ (80039a4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd0>)
 80038e2:	f004 fc7f 	bl	80081e4 <HAL_GPIO_WritePin>
 80038e6:	2201      	movs	r2, #1
 80038e8:	2108      	movs	r1, #8
 80038ea:	482e      	ldr	r0, [pc, #184]	@ (80039a4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd0>)
 80038ec:	f004 fc7a 	bl	80081e4 <HAL_GPIO_WritePin>
 80038f0:	2200      	movs	r2, #0
 80038f2:	2120      	movs	r1, #32
 80038f4:	482b      	ldr	r0, [pc, #172]	@ (80039a4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd0>)
 80038f6:	f004 fc75 	bl	80081e4 <HAL_GPIO_WritePin>
 80038fa:	2201      	movs	r2, #1
 80038fc:	2110      	movs	r1, #16
 80038fe:	4829      	ldr	r0, [pc, #164]	@ (80039a4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd0>)
 8003900:	f004 fc70 	bl	80081e4 <HAL_GPIO_WritePin>
		switch (*turnSize) {
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d002      	beq.n	8003912 <FASTESTPATH_TURN_LEFT_90X_RETURN+0x3e>
 800390c:	2b03      	cmp	r3, #3
 800390e:	d016      	beq.n	800393e <FASTESTPATH_TURN_LEFT_90X_RETURN+0x6a>
 8003910:	e02b      	b.n	800396a <FASTESTPATH_TURN_LEFT_90X_RETURN+0x96>
		case 1:
			targetAngle = 83;
 8003912:	4b25      	ldr	r3, [pc, #148]	@ (80039a8 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd4>)
 8003914:	4a25      	ldr	r2, [pc, #148]	@ (80039ac <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd8>)
 8003916:	601a      	str	r2, [r3, #0]
			__SET_SERVO_TURN(&htim1, 50);
 8003918:	4b25      	ldr	r3, [pc, #148]	@ (80039b0 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xdc>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2232      	movs	r2, #50	@ 0x32
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003920:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003924:	f003 fbc2 	bl	80070ac <HAL_Delay>
			__SET_MOTOR_DUTY(&htim8, 2000, 3500);
 8003928:	4b22      	ldr	r3, [pc, #136]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003930:	635a      	str	r2, [r3, #52]	@ 0x34
 8003932:	4b20      	ldr	r3, [pc, #128]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800393a:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800393c:	e02b      	b.n	8003996 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xc2>
		case 3:
			targetAngle = 85;
 800393e:	4b1a      	ldr	r3, [pc, #104]	@ (80039a8 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd4>)
 8003940:	4a1d      	ldr	r2, [pc, #116]	@ (80039b8 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe4>)
 8003942:	601a      	str	r2, [r3, #0]
			__SET_SERVO_TURN(&htim1, 50);
 8003944:	4b1a      	ldr	r3, [pc, #104]	@ (80039b0 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xdc>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2232      	movs	r2, #50	@ 0x32
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40
 800394c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003950:	f003 fbac 	bl	80070ac <HAL_Delay>
			__SET_MOTOR_DUTY(&htim8, 2000, 3500);
 8003954:	4b17      	ldr	r3, [pc, #92]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800395c:	635a      	str	r2, [r3, #52]	@ 0x34
 800395e:	4b15      	ldr	r3, [pc, #84]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8003966:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8003968:	e015      	b.n	8003996 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xc2>
		case 2:
		case 4:
		default:
	//		targetAngle = 85;
			targetAngle = 79;
 800396a:	4b0f      	ldr	r3, [pc, #60]	@ (80039a8 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd4>)
 800396c:	4a13      	ldr	r2, [pc, #76]	@ (80039bc <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe8>)
 800396e:	601a      	str	r2, [r3, #0]
			__SET_SERVO_TURN(&htim1, 52);
 8003970:	4b0f      	ldr	r3, [pc, #60]	@ (80039b0 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xdc>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2234      	movs	r2, #52	@ 0x34
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40
 8003978:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800397c:	f003 fb96 	bl	80070ac <HAL_Delay>
	//		__SET_MOTOR_DUTY(&htim8, 2500, 2916);
			__SET_MOTOR_DUTY(&htim8, 3000, 3500);
 8003980:	4b0c      	ldr	r3, [pc, #48]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003988:	635a      	str	r2, [r3, #52]	@ 0x34
 800398a:	4b0a      	ldr	r3, [pc, #40]	@ (80039b4 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xe0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8003992:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8003994:	bf00      	nop
		}
		RobotTurnFastest(&targetAngle);
 8003996:	4804      	ldr	r0, [pc, #16]	@ (80039a8 <FASTESTPATH_TURN_LEFT_90X_RETURN+0xd4>)
 8003998:	f7ff fe26 	bl	80035e8 <RobotTurnFastest>
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40020000 	.word	0x40020000
 80039a8:	2000069c 	.word	0x2000069c
 80039ac:	42a60000 	.word	0x42a60000
 80039b0:	20000418 	.word	0x20000418
 80039b4:	20000580 	.word	0x20000580
 80039b8:	42aa0000 	.word	0x42aa0000
 80039bc:	429e0000 	.word	0x429e0000

080039c0 <FASTESTPATH_TURN_RIGHT_180X>:
//		break;
//	}
//	RobotTurnFastest(&targetAngle);
//}

void FASTESTPATH_TURN_RIGHT_180X(uint8_t * turnSize) {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
	__SET_MOTOR_DIRECTION(1);
 80039c8:	2200      	movs	r2, #0
 80039ca:	2104      	movs	r1, #4
 80039cc:	4825      	ldr	r0, [pc, #148]	@ (8003a64 <FASTESTPATH_TURN_RIGHT_180X+0xa4>)
 80039ce:	f004 fc09 	bl	80081e4 <HAL_GPIO_WritePin>
 80039d2:	2201      	movs	r2, #1
 80039d4:	2108      	movs	r1, #8
 80039d6:	4823      	ldr	r0, [pc, #140]	@ (8003a64 <FASTESTPATH_TURN_RIGHT_180X+0xa4>)
 80039d8:	f004 fc04 	bl	80081e4 <HAL_GPIO_WritePin>
 80039dc:	2200      	movs	r2, #0
 80039de:	2120      	movs	r1, #32
 80039e0:	4820      	ldr	r0, [pc, #128]	@ (8003a64 <FASTESTPATH_TURN_RIGHT_180X+0xa4>)
 80039e2:	f004 fbff 	bl	80081e4 <HAL_GPIO_WritePin>
 80039e6:	2201      	movs	r2, #1
 80039e8:	2110      	movs	r1, #16
 80039ea:	481e      	ldr	r0, [pc, #120]	@ (8003a64 <FASTESTPATH_TURN_RIGHT_180X+0xa4>)
 80039ec:	f004 fbfa 	bl	80081e4 <HAL_GPIO_WritePin>
	switch (*turnSize) {
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d001      	beq.n	80039fc <FASTESTPATH_TURN_RIGHT_180X+0x3c>
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d115      	bne.n	8003a28 <FASTESTPATH_TURN_RIGHT_180X+0x68>
	case 1:
	case 3:
		targetAngle = -172;
 80039fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <FASTESTPATH_TURN_RIGHT_180X+0xa8>)
 80039fe:	4a1b      	ldr	r2, [pc, #108]	@ (8003a6c <FASTESTPATH_TURN_RIGHT_180X+0xac>)
 8003a00:	601a      	str	r2, [r3, #0]
		__SET_SERVO_TURN(&htim1, 115);
 8003a02:	4b1b      	ldr	r3, [pc, #108]	@ (8003a70 <FASTESTPATH_TURN_RIGHT_180X+0xb0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2273      	movs	r2, #115	@ 0x73
 8003a08:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a0a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003a0e:	f003 fb4d 	bl	80070ac <HAL_Delay>
		__SET_MOTOR_DUTY(&htim8, 3500, 2000);
 8003a12:	4b18      	ldr	r3, [pc, #96]	@ (8003a74 <FASTESTPATH_TURN_RIGHT_180X+0xb4>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8003a1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a1c:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <FASTESTPATH_TURN_RIGHT_180X+0xb4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003a24:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8003a26:	e015      	b.n	8003a54 <FASTESTPATH_TURN_RIGHT_180X+0x94>
	case 2:
	case 4:
	default:
//		targetAngle = -176;
		targetAngle = -170;
 8003a28:	4b0f      	ldr	r3, [pc, #60]	@ (8003a68 <FASTESTPATH_TURN_RIGHT_180X+0xa8>)
 8003a2a:	4a13      	ldr	r2, [pc, #76]	@ (8003a78 <FASTESTPATH_TURN_RIGHT_180X+0xb8>)
 8003a2c:	601a      	str	r2, [r3, #0]
		__SET_SERVO_TURN(&htim1, 98);
 8003a2e:	4b10      	ldr	r3, [pc, #64]	@ (8003a70 <FASTESTPATH_TURN_RIGHT_180X+0xb0>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2262      	movs	r2, #98	@ 0x62
 8003a34:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a36:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003a3a:	f003 fb37 	bl	80070ac <HAL_Delay>
//		__SET_MOTOR_DUTY(&htim8, 2700, 2500);
		__SET_MOTOR_DUTY(&htim8, 3500, 3240);
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <FASTESTPATH_TURN_RIGHT_180X+0xb4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8003a46:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a48:	4b0a      	ldr	r3, [pc, #40]	@ (8003a74 <FASTESTPATH_TURN_RIGHT_180X+0xb4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f640 42a8 	movw	r2, #3240	@ 0xca8
 8003a50:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8003a52:	bf00      	nop
	}
	RobotTurnFastest(&targetAngle);
 8003a54:	4804      	ldr	r0, [pc, #16]	@ (8003a68 <FASTESTPATH_TURN_RIGHT_180X+0xa8>)
 8003a56:	f7ff fdc7 	bl	80035e8 <RobotTurnFastest>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40020000 	.word	0x40020000
 8003a68:	2000069c 	.word	0x2000069c
 8003a6c:	c32c0000 	.word	0xc32c0000
 8003a70:	20000418 	.word	0x20000418
 8003a74:	20000580 	.word	0x20000580
 8003a78:	c32a0000 	.word	0xc32a0000
 8003a7c:	00000000 	.word	0x00000000

08003a80 <RobotMoveUntilIROvershoot>:

void RobotMoveUntilIROvershoot() {
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
	obsDist_IR = 0;
 8003a84:	4b46      	ldr	r3, [pc, #280]	@ (8003ba0 <RobotMoveUntilIROvershoot+0x120>)
 8003a86:	f04f 0200 	mov.w	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
	angleNow = 0; gyroZ = 0;
 8003a8c:	4b45      	ldr	r3, [pc, #276]	@ (8003ba4 <RobotMoveUntilIROvershoot+0x124>)
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	4b44      	ldr	r3, [pc, #272]	@ (8003ba8 <RobotMoveUntilIROvershoot+0x128>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	801a      	strh	r2, [r3, #0]
	  last_curTask_tick = HAL_GetTick();
 8003a9a:	f003 fafb 	bl	8007094 <HAL_GetTick>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	4a42      	ldr	r2, [pc, #264]	@ (8003bac <RobotMoveUntilIROvershoot+0x12c>)
 8003aa2:	6013      	str	r3, [r2, #0]
	  do {
		  __ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 8003aa4:	4842      	ldr	r0, [pc, #264]	@ (8003bb0 <RobotMoveUntilIROvershoot+0x130>)
 8003aa6:	f003 fb69 	bl	800717c <HAL_ADC_Start>
 8003aaa:	2114      	movs	r1, #20
 8003aac:	4840      	ldr	r0, [pc, #256]	@ (8003bb0 <RobotMoveUntilIROvershoot+0x130>)
 8003aae:	f003 fc6a 	bl	8007386 <HAL_ADC_PollForConversion>
 8003ab2:	483f      	ldr	r0, [pc, #252]	@ (8003bb0 <RobotMoveUntilIROvershoot+0x130>)
 8003ab4:	f003 fe02 	bl	80076bc <HAL_ADC_GetValue>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb4 <RobotMoveUntilIROvershoot+0x134>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4413      	add	r3, r2
 8003ac0:	4a3c      	ldr	r2, [pc, #240]	@ (8003bb4 <RobotMoveUntilIROvershoot+0x134>)
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b3c      	ldr	r3, [pc, #240]	@ (8003bb8 <RobotMoveUntilIROvershoot+0x138>)
 8003ac6:	881b      	ldrh	r3, [r3, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	4a3c      	ldr	r2, [pc, #240]	@ (8003bbc <RobotMoveUntilIROvershoot+0x13c>)
 8003acc:	fb82 1203 	smull	r1, r2, r2, r3
 8003ad0:	1151      	asrs	r1, r2, #5
 8003ad2:	17da      	asrs	r2, r3, #31
 8003ad4:	1a8a      	subs	r2, r1, r2
 8003ad6:	2164      	movs	r1, #100	@ 0x64
 8003ad8:	fb01 f202 	mul.w	r2, r1, r2
 8003adc:	1a9a      	subs	r2, r3, r2
 8003ade:	b292      	uxth	r2, r2
 8003ae0:	4b35      	ldr	r3, [pc, #212]	@ (8003bb8 <RobotMoveUntilIROvershoot+0x138>)
 8003ae2:	801a      	strh	r2, [r3, #0]
 8003ae4:	4b34      	ldr	r3, [pc, #208]	@ (8003bb8 <RobotMoveUntilIROvershoot+0x138>)
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	2b63      	cmp	r3, #99	@ 0x63
 8003aea:	d129      	bne.n	8003b40 <RobotMoveUntilIROvershoot+0xc0>
 8003aec:	4b31      	ldr	r3, [pc, #196]	@ (8003bb4 <RobotMoveUntilIROvershoot+0x134>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a31      	ldr	r2, [pc, #196]	@ (8003bb8 <RobotMoveUntilIROvershoot+0x138>)
 8003af2:	8812      	ldrh	r2, [r2, #0]
 8003af4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fc fd03 	bl	8000504 <__aeabi_ui2d>
 8003afe:	a324      	add	r3, pc, #144	@ (adr r3, 8003b90 <RobotMoveUntilIROvershoot+0x110>)
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f7fc fbc0 	bl	8000288 <__aeabi_dsub>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	a122      	add	r1, pc, #136	@ (adr r1, 8003b98 <RobotMoveUntilIROvershoot+0x118>)
 8003b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b12:	f7fc fe9b 	bl	800084c <__aeabi_ddiv>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4610      	mov	r0, r2
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	f7fd f863 	bl	8000be8 <__aeabi_d2f>
 8003b22:	4603      	mov	r3, r0
 8003b24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba0 <RobotMoveUntilIROvershoot+0x120>)
 8003b26:	6013      	str	r3, [r2, #0]
 8003b28:	4b22      	ldr	r3, [pc, #136]	@ (8003bb4 <RobotMoveUntilIROvershoot+0x134>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a22      	ldr	r2, [pc, #136]	@ (8003bb8 <RobotMoveUntilIROvershoot+0x138>)
 8003b2e:	8812      	ldrh	r2, [r2, #0]
 8003b30:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <RobotMoveUntilIROvershoot+0x140>)
 8003b38:	801a      	strh	r2, [r3, #0]
 8003b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003bb4 <RobotMoveUntilIROvershoot+0x134>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
		  if (obsDist_IR > 40) break;
 8003b40:	4b17      	ldr	r3, [pc, #92]	@ (8003ba0 <RobotMoveUntilIROvershoot+0x120>)
 8003b42:	edd3 7a00 	vldr	s15, [r3]
 8003b46:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8003bc4 <RobotMoveUntilIROvershoot+0x144>
 8003b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b52:	dc10      	bgt.n	8003b76 <RobotMoveUntilIROvershoot+0xf6>
		  if (HAL_GetTick() - last_curTask_tick >= 10) {
 8003b54:	f003 fa9e 	bl	8007094 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <RobotMoveUntilIROvershoot+0x12c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b09      	cmp	r3, #9
 8003b62:	d99f      	bls.n	8003aa4 <RobotMoveUntilIROvershoot+0x24>
			  StraightLineMove(SPEED_MODE_2);
 8003b64:	2002      	movs	r0, #2
 8003b66:	f7fe fd07 	bl	8002578 <StraightLineMove>
			  last_curTask_tick = HAL_GetTick();
 8003b6a:	f003 fa93 	bl	8007094 <HAL_GetTick>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	4a0e      	ldr	r2, [pc, #56]	@ (8003bac <RobotMoveUntilIROvershoot+0x12c>)
 8003b72:	6013      	str	r3, [r2, #0]
		  __ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 8003b74:	e796      	b.n	8003aa4 <RobotMoveUntilIROvershoot+0x24>
		  if (obsDist_IR > 40) break;
 8003b76:	bf00      	nop
		  }
	  } while (1);
	  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003b78:	4b13      	ldr	r3, [pc, #76]	@ (8003bc8 <RobotMoveUntilIROvershoot+0x148>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b80:	4b11      	ldr	r3, [pc, #68]	@ (8003bc8 <RobotMoveUntilIROvershoot+0x148>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2200      	movs	r2, #0
 8003b86:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003b88:	bf00      	nop
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	f3af 8000 	nop.w
 8003b90:	fb5723d3 	.word	0xfb5723d3
 8003b94:	407046c5 	.word	0x407046c5
 8003b98:	324c8366 	.word	0x324c8366
 8003b9c:	40d90b34 	.word	0x40d90b34
 8003ba0:	200006fc 	.word	0x200006fc
 8003ba4:	200006a0 	.word	0x200006a0
 8003ba8:	200006a6 	.word	0x200006a6
 8003bac:	200006ac 	.word	0x200006ac
 8003bb0:	20000334 	.word	0x20000334
 8003bb4:	20000708 	.word	0x20000708
 8003bb8:	20000704 	.word	0x20000704
 8003bbc:	51eb851f 	.word	0x51eb851f
 8003bc0:	200006f8 	.word	0x200006f8
 8003bc4:	42200000 	.word	0x42200000
 8003bc8:	20000580 	.word	0x20000580
 8003bcc:	00000000 	.word	0x00000000

08003bd0 <RobotMoveUntilIRHit>:

void RobotMoveUntilIRHit() {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
	obsDist_IR = 1000;
 8003bd4:	4b46      	ldr	r3, [pc, #280]	@ (8003cf0 <RobotMoveUntilIRHit+0x120>)
 8003bd6:	4a47      	ldr	r2, [pc, #284]	@ (8003cf4 <RobotMoveUntilIRHit+0x124>)
 8003bd8:	601a      	str	r2, [r3, #0]
	angleNow = 0; gyroZ = 0;
 8003bda:	4b47      	ldr	r3, [pc, #284]	@ (8003cf8 <RobotMoveUntilIRHit+0x128>)
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	4b46      	ldr	r3, [pc, #280]	@ (8003cfc <RobotMoveUntilIRHit+0x12c>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	801a      	strh	r2, [r3, #0]
	  last_curTask_tick = HAL_GetTick();
 8003be8:	f003 fa54 	bl	8007094 <HAL_GetTick>
 8003bec:	4603      	mov	r3, r0
 8003bee:	4a44      	ldr	r2, [pc, #272]	@ (8003d00 <RobotMoveUntilIRHit+0x130>)
 8003bf0:	6013      	str	r3, [r2, #0]
	  do {
		  __ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 8003bf2:	4844      	ldr	r0, [pc, #272]	@ (8003d04 <RobotMoveUntilIRHit+0x134>)
 8003bf4:	f003 fac2 	bl	800717c <HAL_ADC_Start>
 8003bf8:	2114      	movs	r1, #20
 8003bfa:	4842      	ldr	r0, [pc, #264]	@ (8003d04 <RobotMoveUntilIRHit+0x134>)
 8003bfc:	f003 fbc3 	bl	8007386 <HAL_ADC_PollForConversion>
 8003c00:	4840      	ldr	r0, [pc, #256]	@ (8003d04 <RobotMoveUntilIRHit+0x134>)
 8003c02:	f003 fd5b 	bl	80076bc <HAL_ADC_GetValue>
 8003c06:	4602      	mov	r2, r0
 8003c08:	4b3f      	ldr	r3, [pc, #252]	@ (8003d08 <RobotMoveUntilIRHit+0x138>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d08 <RobotMoveUntilIRHit+0x138>)
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	4b3e      	ldr	r3, [pc, #248]	@ (8003d0c <RobotMoveUntilIRHit+0x13c>)
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	3301      	adds	r3, #1
 8003c18:	4a3d      	ldr	r2, [pc, #244]	@ (8003d10 <RobotMoveUntilIRHit+0x140>)
 8003c1a:	fb82 1203 	smull	r1, r2, r2, r3
 8003c1e:	1151      	asrs	r1, r2, #5
 8003c20:	17da      	asrs	r2, r3, #31
 8003c22:	1a8a      	subs	r2, r1, r2
 8003c24:	2164      	movs	r1, #100	@ 0x64
 8003c26:	fb01 f202 	mul.w	r2, r1, r2
 8003c2a:	1a9a      	subs	r2, r3, r2
 8003c2c:	b292      	uxth	r2, r2
 8003c2e:	4b37      	ldr	r3, [pc, #220]	@ (8003d0c <RobotMoveUntilIRHit+0x13c>)
 8003c30:	801a      	strh	r2, [r3, #0]
 8003c32:	4b36      	ldr	r3, [pc, #216]	@ (8003d0c <RobotMoveUntilIRHit+0x13c>)
 8003c34:	881b      	ldrh	r3, [r3, #0]
 8003c36:	2b63      	cmp	r3, #99	@ 0x63
 8003c38:	d129      	bne.n	8003c8e <RobotMoveUntilIRHit+0xbe>
 8003c3a:	4b33      	ldr	r3, [pc, #204]	@ (8003d08 <RobotMoveUntilIRHit+0x138>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a33      	ldr	r2, [pc, #204]	@ (8003d0c <RobotMoveUntilIRHit+0x13c>)
 8003c40:	8812      	ldrh	r2, [r2, #0]
 8003c42:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fc fc5c 	bl	8000504 <__aeabi_ui2d>
 8003c4c:	a324      	add	r3, pc, #144	@ (adr r3, 8003ce0 <RobotMoveUntilIRHit+0x110>)
 8003c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c52:	f7fc fb19 	bl	8000288 <__aeabi_dsub>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	a123      	add	r1, pc, #140	@ (adr r1, 8003ce8 <RobotMoveUntilIRHit+0x118>)
 8003c5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c60:	f7fc fdf4 	bl	800084c <__aeabi_ddiv>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4610      	mov	r0, r2
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	f7fc ffbc 	bl	8000be8 <__aeabi_d2f>
 8003c70:	4603      	mov	r3, r0
 8003c72:	4a1f      	ldr	r2, [pc, #124]	@ (8003cf0 <RobotMoveUntilIRHit+0x120>)
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	4b24      	ldr	r3, [pc, #144]	@ (8003d08 <RobotMoveUntilIRHit+0x138>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a24      	ldr	r2, [pc, #144]	@ (8003d0c <RobotMoveUntilIRHit+0x13c>)
 8003c7c:	8812      	ldrh	r2, [r2, #0]
 8003c7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	4b23      	ldr	r3, [pc, #140]	@ (8003d14 <RobotMoveUntilIRHit+0x144>)
 8003c86:	801a      	strh	r2, [r3, #0]
 8003c88:	4b1f      	ldr	r3, [pc, #124]	@ (8003d08 <RobotMoveUntilIRHit+0x138>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
		  if (obsDist_IR < 40) break;
 8003c8e:	4b18      	ldr	r3, [pc, #96]	@ (8003cf0 <RobotMoveUntilIRHit+0x120>)
 8003c90:	edd3 7a00 	vldr	s15, [r3]
 8003c94:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8003d18 <RobotMoveUntilIRHit+0x148>
 8003c98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca0:	d410      	bmi.n	8003cc4 <RobotMoveUntilIRHit+0xf4>
		  if (HAL_GetTick() - last_curTask_tick >= 10) {
 8003ca2:	f003 f9f7 	bl	8007094 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	4b15      	ldr	r3, [pc, #84]	@ (8003d00 <RobotMoveUntilIRHit+0x130>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b09      	cmp	r3, #9
 8003cb0:	d99f      	bls.n	8003bf2 <RobotMoveUntilIRHit+0x22>
			  StraightLineMove(SPEED_MODE_2);
 8003cb2:	2002      	movs	r0, #2
 8003cb4:	f7fe fc60 	bl	8002578 <StraightLineMove>
			  last_curTask_tick = HAL_GetTick();
 8003cb8:	f003 f9ec 	bl	8007094 <HAL_GetTick>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	4a10      	ldr	r2, [pc, #64]	@ (8003d00 <RobotMoveUntilIRHit+0x130>)
 8003cc0:	6013      	str	r3, [r2, #0]
		  __ADC_Read_Dist(&hadc1, dataPoint, IR_data_raw_acc, obsDist_IR, obsTick_IR);
 8003cc2:	e796      	b.n	8003bf2 <RobotMoveUntilIRHit+0x22>
		  if (obsDist_IR < 40) break;
 8003cc4:	bf00      	nop
		  }
	  } while (1);
	  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003cc6:	4b15      	ldr	r3, [pc, #84]	@ (8003d1c <RobotMoveUntilIRHit+0x14c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	635a      	str	r2, [r3, #52]	@ 0x34
 8003cce:	4b13      	ldr	r3, [pc, #76]	@ (8003d1c <RobotMoveUntilIRHit+0x14c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003cd6:	bf00      	nop
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	f3af 8000 	nop.w
 8003ce0:	fb5723d3 	.word	0xfb5723d3
 8003ce4:	407046c5 	.word	0x407046c5
 8003ce8:	324c8366 	.word	0x324c8366
 8003cec:	40d90b34 	.word	0x40d90b34
 8003cf0:	200006fc 	.word	0x200006fc
 8003cf4:	447a0000 	.word	0x447a0000
 8003cf8:	200006a0 	.word	0x200006a0
 8003cfc:	200006a6 	.word	0x200006a6
 8003d00:	200006ac 	.word	0x200006ac
 8003d04:	20000334 	.word	0x20000334
 8003d08:	20000708 	.word	0x20000708
 8003d0c:	20000704 	.word	0x20000704
 8003d10:	51eb851f 	.word	0x51eb851f
 8003d14:	200006f8 	.word	0x200006f8
 8003d18:	42200000 	.word	0x42200000
 8003d1c:	20000580 	.word	0x20000580

08003d20 <runOledTask>:
  * @retval None
  */
/* USER CODE END Header_runOledTask */
float angleTemp;
void runOledTask(void *argument)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b092      	sub	sp, #72	@ 0x48
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


		sprintf(message1, "cmd:%c,%d", directionCmd, data);
 8003d28:	4b28      	ldr	r3, [pc, #160]	@ (8003dcc <runOledTask+0xac>)
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	4b28      	ldr	r3, [pc, #160]	@ (8003dd0 <runOledTask+0xb0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8003d36:	4927      	ldr	r1, [pc, #156]	@ (8003dd4 <runOledTask+0xb4>)
 8003d38:	f00c f834 	bl	800fda4 <siprintf>
		OLED_ShowString(0, 10, message1);
 8003d3c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003d40:	461a      	mov	r2, r3
 8003d42:	210a      	movs	r1, #10
 8003d44:	2000      	movs	r0, #0
 8003d46:	f002 fc13 	bl	8006570 <OLED_ShowString>
		sprintf(message2, "PWM:%d , %d", cfgs[CONFIG_FL00].leftDuty, cfgs[CONFIG_FL00].rightDuty );
 8003d4a:	4b23      	ldr	r3, [pc, #140]	@ (8003dd8 <runOledTask+0xb8>)
 8003d4c:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8003d50:	461a      	mov	r2, r3
 8003d52:	4b21      	ldr	r3, [pc, #132]	@ (8003dd8 <runOledTask+0xb8>)
 8003d54:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8003d58:	f107 0020 	add.w	r0, r7, #32
 8003d5c:	491f      	ldr	r1, [pc, #124]	@ (8003ddc <runOledTask+0xbc>)
 8003d5e:	f00c f821 	bl	800fda4 <siprintf>
		OLED_ShowString(0, 30, message2);
 8003d62:	f107 0320 	add.w	r3, r7, #32
 8003d66:	461a      	mov	r2, r3
 8003d68:	211e      	movs	r1, #30
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	f002 fc00 	bl	8006570 <OLED_ShowString>
		sprintf(message3, "Turn:%d", cfgs[CONFIG_FR00].servoTurnVal );
 8003d70:	4b19      	ldr	r3, [pc, #100]	@ (8003dd8 <runOledTask+0xb8>)
 8003d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fc fbe6 	bl	8000548 <__aeabi_f2d>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	f107 000c 	add.w	r0, r7, #12
 8003d84:	4916      	ldr	r1, [pc, #88]	@ (8003de0 <runOledTask+0xc0>)
 8003d86:	f00c f80d 	bl	800fda4 <siprintf>
		OLED_ShowString(0, 50, message3);
 8003d8a:	f107 030c 	add.w	r3, r7, #12
 8003d8e:	461a      	mov	r2, r3
 8003d90:	2132      	movs	r1, #50	@ 0x32
 8003d92:	2000      	movs	r0, #0
 8003d94:	f002 fbec 	bl	8006570 <OLED_ShowString>
//	OLED_ShowString(0, 24, (char *) ch);
//	snprintf(ch, sizeof(ch), "obs_a:%-4d|x:%-4d", (int)obs_a, (int) x);
//	OLED_ShowString(0, 24, (char *) ch);
//	snprintf(ch, sizeof(ch), "US:%-4d|IR:%-4d", (int)obsDist_US, (int)obsDist_IR);
//	OLED_ShowString(0, 48, (char *) ch);
	OLED_Refresh_Gram();
 8003d98:	f002 fa76 	bl	8006288 <OLED_Refresh_Gram>
	//HAL_UART_Transmit(&huart3, (uint8_t *) "(", 7, 0xFFFF);
	sprintf(message1, "(%d)", Distance);
 8003d9c:	4b11      	ldr	r3, [pc, #68]	@ (8003de4 <runOledTask+0xc4>)
 8003d9e:	881b      	ldrh	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003da6:	4910      	ldr	r1, [pc, #64]	@ (8003de8 <runOledTask+0xc8>)
 8003da8:	4618      	mov	r0, r3
 8003daa:	f00b fffb 	bl	800fda4 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) message1, 7, 0xFFFF);
 8003dae:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8003db2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003db6:	2207      	movs	r2, #7
 8003db8:	480c      	ldr	r0, [pc, #48]	@ (8003dec <runOledTask+0xcc>)
 8003dba:	f007 fc3a 	bl	800b632 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart3, (uint8_t *) ")", 7, 0xFFFF);

	osDelay(1000);
 8003dbe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003dc2:	f008 fd71 	bl	800c8a8 <osDelay>
		sprintf(message1, "cmd:%c,%d", directionCmd, data);
 8003dc6:	bf00      	nop
 8003dc8:	e7ae      	b.n	8003d28 <runOledTask+0x8>
 8003dca:	bf00      	nop
 8003dcc:	2000073c 	.word	0x2000073c
 8003dd0:	20000738 	.word	0x20000738
 8003dd4:	08012d84 	.word	0x08012d84
 8003dd8:	20000004 	.word	0x20000004
 8003ddc:	08012da0 	.word	0x08012da0
 8003de0:	08012dac 	.word	0x08012dac
 8003de4:	20000730 	.word	0x20000730
 8003de8:	08012db4 	.word	0x08012db4
 8003dec:	200005c8 	.word	0x200005c8

08003df0 <runCmdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for(;;)
  {
 	  switch(curCmd.index) {
 8003df8:	4bc6      	ldr	r3, [pc, #792]	@ (8004114 <runCmdTask+0x324>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	2b63      	cmp	r3, #99	@ 0x63
 8003e00:	f200 8278 	bhi.w	80042f4 <runCmdTask+0x504>
 8003e04:	a201      	add	r2, pc, #4	@ (adr r2, 8003e0c <runCmdTask+0x1c>)
 8003e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0a:	bf00      	nop
 8003e0c:	08003f9d 	.word	0x08003f9d
 8003e10:	08003f9d 	.word	0x08003f9d
 8003e14:	08003fb9 	.word	0x08003fb9
 8003e18:	08003fb9 	.word	0x08003fb9
 8003e1c:	08003fb9 	.word	0x08003fb9
 8003e20:	08003fb9 	.word	0x08003fb9
 8003e24:	08004185 	.word	0x08004185
 8003e28:	08004193 	.word	0x08004193
 8003e2c:	080041a1 	.word	0x080041a1
 8003e30:	080041af 	.word	0x080041af
 8003e34:	080041bd 	.word	0x080041bd
 8003e38:	080041bd 	.word	0x080041bd
 8003e3c:	08004205 	.word	0x08004205
 8003e40:	0800420d 	.word	0x0800420d
 8003e44:	0800421b 	.word	0x0800421b
 8003e48:	08004229 	.word	0x08004229
 8003e4c:	08004237 	.word	0x08004237
 8003e50:	080042f5 	.word	0x080042f5
 8003e54:	080042f5 	.word	0x080042f5
 8003e58:	080042f5 	.word	0x080042f5
 8003e5c:	080042f5 	.word	0x080042f5
 8003e60:	080042f5 	.word	0x080042f5
 8003e64:	080042f5 	.word	0x080042f5
 8003e68:	080042f5 	.word	0x080042f5
 8003e6c:	080042f5 	.word	0x080042f5
 8003e70:	080042f5 	.word	0x080042f5
 8003e74:	080042f5 	.word	0x080042f5
 8003e78:	080042f5 	.word	0x080042f5
 8003e7c:	080042f5 	.word	0x080042f5
 8003e80:	080042f5 	.word	0x080042f5
 8003e84:	080042f5 	.word	0x080042f5
 8003e88:	080042f5 	.word	0x080042f5
 8003e8c:	080042f5 	.word	0x080042f5
 8003e90:	080042f5 	.word	0x080042f5
 8003e94:	080042f5 	.word	0x080042f5
 8003e98:	080042f5 	.word	0x080042f5
 8003e9c:	080042f5 	.word	0x080042f5
 8003ea0:	080042f5 	.word	0x080042f5
 8003ea4:	080042f5 	.word	0x080042f5
 8003ea8:	080042f5 	.word	0x080042f5
 8003eac:	080042f5 	.word	0x080042f5
 8003eb0:	080042f5 	.word	0x080042f5
 8003eb4:	080042f5 	.word	0x080042f5
 8003eb8:	080042f5 	.word	0x080042f5
 8003ebc:	080042f5 	.word	0x080042f5
 8003ec0:	080042f5 	.word	0x080042f5
 8003ec4:	080042f5 	.word	0x080042f5
 8003ec8:	080042f5 	.word	0x080042f5
 8003ecc:	080042f5 	.word	0x080042f5
 8003ed0:	080042f5 	.word	0x080042f5
 8003ed4:	080042f5 	.word	0x080042f5
 8003ed8:	080042f5 	.word	0x080042f5
 8003edc:	080042f5 	.word	0x080042f5
 8003ee0:	080042f5 	.word	0x080042f5
 8003ee4:	080042f5 	.word	0x080042f5
 8003ee8:	080042f5 	.word	0x080042f5
 8003eec:	080042f5 	.word	0x080042f5
 8003ef0:	080042f5 	.word	0x080042f5
 8003ef4:	080042f5 	.word	0x080042f5
 8003ef8:	080042f5 	.word	0x080042f5
 8003efc:	080042f5 	.word	0x080042f5
 8003f00:	080042f5 	.word	0x080042f5
 8003f04:	080042f5 	.word	0x080042f5
 8003f08:	080042f5 	.word	0x080042f5
 8003f0c:	080042f5 	.word	0x080042f5
 8003f10:	080042f5 	.word	0x080042f5
 8003f14:	080042f5 	.word	0x080042f5
 8003f18:	080042f5 	.word	0x080042f5
 8003f1c:	080042f5 	.word	0x080042f5
 8003f20:	080042f5 	.word	0x080042f5
 8003f24:	080042f5 	.word	0x080042f5
 8003f28:	080042f5 	.word	0x080042f5
 8003f2c:	080042f5 	.word	0x080042f5
 8003f30:	080042f5 	.word	0x080042f5
 8003f34:	080042f5 	.word	0x080042f5
 8003f38:	080042f5 	.word	0x080042f5
 8003f3c:	080042f5 	.word	0x080042f5
 8003f40:	080042f5 	.word	0x080042f5
 8003f44:	080042f5 	.word	0x080042f5
 8003f48:	080042f5 	.word	0x080042f5
 8003f4c:	080042f5 	.word	0x080042f5
 8003f50:	080042f5 	.word	0x080042f5
 8003f54:	080042f5 	.word	0x080042f5
 8003f58:	080042f5 	.word	0x080042f5
 8003f5c:	080042f5 	.word	0x080042f5
 8003f60:	080042f5 	.word	0x080042f5
 8003f64:	080042f5 	.word	0x080042f5
 8003f68:	08004245 	.word	0x08004245
 8003f6c:	08004245 	.word	0x08004245
 8003f70:	080042f5 	.word	0x080042f5
 8003f74:	080042f5 	.word	0x080042f5
 8003f78:	080042f5 	.word	0x080042f5
 8003f7c:	080042f5 	.word	0x080042f5
 8003f80:	080042f5 	.word	0x080042f5
 8003f84:	080042f5 	.word	0x080042f5
 8003f88:	080042f5 	.word	0x080042f5
 8003f8c:	080042f5 	.word	0x080042f5
 8003f90:	080042f5 	.word	0x080042f5
 8003f94:	080042f5 	.word	0x080042f5
 8003f98:	080042f5 	.word	0x080042f5
//	  	 case 0: // STOP handled in UART IRQ directly
//	  	  	  break;
	  	 case 1: //FW
	  	 case 2: //BW
	  		curTask = curCmd.index == 1 ? TASK_MOVE : TASK_MOVE_BACKWARD;
 8003f9c:	4b5d      	ldr	r3, [pc, #372]	@ (8004114 <runCmdTask+0x324>)
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	bf14      	ite	ne
 8003fa4:	2301      	movne	r3, #1
 8003fa6:	2300      	moveq	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	461a      	mov	r2, r3
 8003fac:	4b5a      	ldr	r3, [pc, #360]	@ (8004118 <runCmdTask+0x328>)
 8003fae:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 8003fb0:	4b58      	ldr	r3, [pc, #352]	@ (8004114 <runCmdTask+0x324>)
 8003fb2:	2263      	movs	r2, #99	@ 0x63
 8003fb4:	701a      	strb	r2, [r3, #0]
	  		 break;
 8003fb6:	e19e      	b.n	80042f6 <runCmdTask+0x506>
	  	case 3: //FL manual
		case 4: //FR manual
		case 5: //BL manual
		case 6: //BR manual
			__SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 8003fb8:	4b56      	ldr	r3, [pc, #344]	@ (8004114 <runCmdTask+0x324>)
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	4a57      	ldr	r2, [pc, #348]	@ (800411c <runCmdTask+0x32c>)
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	4413      	add	r3, r2
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	edd3 7a00 	vldr	s15, [r3]
 8003fc8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8004120 <runCmdTask+0x330>
 8003fcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd4:	dd01      	ble.n	8003fda <runCmdTask+0x1ea>
 8003fd6:	23dc      	movs	r3, #220	@ 0xdc
 8003fd8:	e01c      	b.n	8004014 <runCmdTask+0x224>
 8003fda:	4b4e      	ldr	r3, [pc, #312]	@ (8004114 <runCmdTask+0x324>)
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	4a4f      	ldr	r2, [pc, #316]	@ (800411c <runCmdTask+0x32c>)
 8003fe0:	011b      	lsls	r3, r3, #4
 8003fe2:	4413      	add	r3, r2
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	edd3 7a00 	vldr	s15, [r3]
 8003fea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ff6:	d501      	bpl.n	8003ffc <runCmdTask+0x20c>
 8003ff8:	230a      	movs	r3, #10
 8003ffa:	e00b      	b.n	8004014 <runCmdTask+0x224>
 8003ffc:	4b45      	ldr	r3, [pc, #276]	@ (8004114 <runCmdTask+0x324>)
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	4a46      	ldr	r2, [pc, #280]	@ (800411c <runCmdTask+0x32c>)
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	4413      	add	r3, r2
 8004006:	3304      	adds	r3, #4
 8004008:	edd3 7a00 	vldr	s15, [r3]
 800400c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004010:	ee17 3a90 	vmov	r3, s15
 8004014:	4a43      	ldr	r2, [pc, #268]	@ (8004124 <runCmdTask+0x334>)
 8004016:	6812      	ldr	r2, [r2, #0]
 8004018:	6413      	str	r3, [r2, #64]	@ 0x40
 800401a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800401e:	f003 f845 	bl	80070ac <HAL_Delay>
 8004022:	4b3c      	ldr	r3, [pc, #240]	@ (8004114 <runCmdTask+0x324>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	4a3d      	ldr	r2, [pc, #244]	@ (800411c <runCmdTask+0x32c>)
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	4413      	add	r3, r2
 800402c:	3308      	adds	r3, #8
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a3d      	ldr	r2, [pc, #244]	@ (8004128 <runCmdTask+0x338>)
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	4b37      	ldr	r3, [pc, #220]	@ (8004114 <runCmdTask+0x324>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	4a38      	ldr	r2, [pc, #224]	@ (800411c <runCmdTask+0x32c>)
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	4413      	add	r3, r2
 800403e:	330c      	adds	r3, #12
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	bf0c      	ite	eq
 8004046:	2301      	moveq	r3, #1
 8004048:	2300      	movne	r3, #0
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	2104      	movs	r1, #4
 8004050:	4836      	ldr	r0, [pc, #216]	@ (800412c <runCmdTask+0x33c>)
 8004052:	f004 f8c7 	bl	80081e4 <HAL_GPIO_WritePin>
 8004056:	4b2f      	ldr	r3, [pc, #188]	@ (8004114 <runCmdTask+0x324>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	4a30      	ldr	r2, [pc, #192]	@ (800411c <runCmdTask+0x32c>)
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	4413      	add	r3, r2
 8004060:	330c      	adds	r3, #12
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf14      	ite	ne
 8004068:	2301      	movne	r3, #1
 800406a:	2300      	moveq	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	2108      	movs	r1, #8
 8004072:	482e      	ldr	r0, [pc, #184]	@ (800412c <runCmdTask+0x33c>)
 8004074:	f004 f8b6 	bl	80081e4 <HAL_GPIO_WritePin>
 8004078:	4b26      	ldr	r3, [pc, #152]	@ (8004114 <runCmdTask+0x324>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	4a27      	ldr	r2, [pc, #156]	@ (800411c <runCmdTask+0x32c>)
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	4413      	add	r3, r2
 8004082:	330c      	adds	r3, #12
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	bf0c      	ite	eq
 800408a:	2301      	moveq	r3, #1
 800408c:	2300      	movne	r3, #0
 800408e:	b2db      	uxtb	r3, r3
 8004090:	461a      	mov	r2, r3
 8004092:	2120      	movs	r1, #32
 8004094:	4825      	ldr	r0, [pc, #148]	@ (800412c <runCmdTask+0x33c>)
 8004096:	f004 f8a5 	bl	80081e4 <HAL_GPIO_WritePin>
 800409a:	4b1e      	ldr	r3, [pc, #120]	@ (8004114 <runCmdTask+0x324>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	4a1f      	ldr	r2, [pc, #124]	@ (800411c <runCmdTask+0x32c>)
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	4413      	add	r3, r2
 80040a4:	330c      	adds	r3, #12
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	bf14      	ite	ne
 80040ac:	2301      	movne	r3, #1
 80040ae:	2300      	moveq	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	461a      	mov	r2, r3
 80040b4:	2110      	movs	r1, #16
 80040b6:	481d      	ldr	r0, [pc, #116]	@ (800412c <runCmdTask+0x33c>)
 80040b8:	f004 f894 	bl	80081e4 <HAL_GPIO_WritePin>
 80040bc:	4b15      	ldr	r3, [pc, #84]	@ (8004114 <runCmdTask+0x324>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	4a16      	ldr	r2, [pc, #88]	@ (800411c <runCmdTask+0x32c>)
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	4413      	add	r3, r2
 80040c6:	881a      	ldrh	r2, [r3, #0]
 80040c8:	4b19      	ldr	r3, [pc, #100]	@ (8004130 <runCmdTask+0x340>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80040ce:	4b11      	ldr	r3, [pc, #68]	@ (8004114 <runCmdTask+0x324>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	4a12      	ldr	r2, [pc, #72]	@ (800411c <runCmdTask+0x32c>)
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	4413      	add	r3, r2
 80040d8:	3302      	adds	r3, #2
 80040da:	881a      	ldrh	r2, [r3, #0]
 80040dc:	4b14      	ldr	r3, [pc, #80]	@ (8004130 <runCmdTask+0x340>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	639a      	str	r2, [r3, #56]	@ 0x38
			if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 80040e2:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <runCmdTask+0x344>)
 80040e4:	781a      	ldrb	r2, [r3, #0]
 80040e6:	4b13      	ldr	r3, [pc, #76]	@ (8004134 <runCmdTask+0x344>)
 80040e8:	785b      	ldrb	r3, [r3, #1]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d12c      	bne.n	8004148 <runCmdTask+0x358>
				__CLEAR_CURCMD(curCmd);
 80040ee:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <runCmdTask+0x324>)
 80040f0:	2264      	movs	r2, #100	@ 0x64
 80040f2:	701a      	strb	r2, [r3, #0]
 80040f4:	4b07      	ldr	r3, [pc, #28]	@ (8004114 <runCmdTask+0x324>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 80040fa:	4a0f      	ldr	r2, [pc, #60]	@ (8004138 <runCmdTask+0x348>)
 80040fc:	210f      	movs	r1, #15
 80040fe:	480f      	ldr	r0, [pc, #60]	@ (800413c <runCmdTask+0x34c>)
 8004100:	f00b fe1c 	bl	800fd3c <sniprintf>
 8004104:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004108:	2206      	movs	r2, #6
 800410a:	490d      	ldr	r1, [pc, #52]	@ (8004140 <runCmdTask+0x350>)
 800410c:	480d      	ldr	r0, [pc, #52]	@ (8004144 <runCmdTask+0x354>)
 800410e:	f007 fa90 	bl	800b632 <HAL_UART_Transmit>
 8004112:	e033      	b.n	800417c <runCmdTask+0x38c>
 8004114:	20000684 	.word	0x20000684
 8004118:	20000134 	.word	0x20000134
 800411c:	20000004 	.word	0x20000004
 8004120:	435c0000 	.word	0x435c0000
 8004124:	20000418 	.word	0x20000418
 8004128:	2000069c 	.word	0x2000069c
 800412c:	40020000 	.word	0x40020000
 8004130:	20000580 	.word	0x20000580
 8004134:	20000650 	.word	0x20000650
 8004138:	08012d6c 	.word	0x08012d6c
 800413c:	20000688 	.word	0x20000688
 8004140:	08012d74 	.word	0x08012d74
 8004144:	200005c8 	.word	0x200005c8
			} else __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004148:	4b6d      	ldr	r3, [pc, #436]	@ (8004300 <runCmdTask+0x510>)
 800414a:	785b      	ldrb	r3, [r3, #1]
 800414c:	4a6d      	ldr	r2, [pc, #436]	@ (8004304 <runCmdTask+0x514>)
 800414e:	496c      	ldr	r1, [pc, #432]	@ (8004300 <runCmdTask+0x510>)
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4b69      	ldr	r3, [pc, #420]	@ (8004300 <runCmdTask+0x510>)
 800415a:	785b      	ldrb	r3, [r3, #1]
 800415c:	3301      	adds	r3, #1
 800415e:	4a68      	ldr	r2, [pc, #416]	@ (8004300 <runCmdTask+0x510>)
 8004160:	7892      	ldrb	r2, [r2, #2]
 8004162:	fb93 f1f2 	sdiv	r1, r3, r2
 8004166:	fb01 f202 	mul.w	r2, r1, r2
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	b2da      	uxtb	r2, r3
 800416e:	4b64      	ldr	r3, [pc, #400]	@ (8004300 <runCmdTask+0x510>)
 8004170:	705a      	strb	r2, [r3, #1]
 8004172:	4a65      	ldr	r2, [pc, #404]	@ (8004308 <runCmdTask+0x518>)
 8004174:	210f      	movs	r1, #15
 8004176:	4865      	ldr	r0, [pc, #404]	@ (800430c <runCmdTask+0x51c>)
 8004178:	f00b fde0 	bl	800fd3c <sniprintf>
			__PEND_CURCMD(curCmd);
 800417c:	4b61      	ldr	r3, [pc, #388]	@ (8004304 <runCmdTask+0x514>)
 800417e:	2263      	movs	r2, #99	@ 0x63
 8004180:	701a      	strb	r2, [r3, #0]
			 break;
 8004182:	e0b8      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 7: // FL
	  		 curTask = TASK_FL;
 8004184:	4b62      	ldr	r3, [pc, #392]	@ (8004310 <runCmdTask+0x520>)
 8004186:	2202      	movs	r2, #2
 8004188:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 800418a:	4b5e      	ldr	r3, [pc, #376]	@ (8004304 <runCmdTask+0x514>)
 800418c:	2263      	movs	r2, #99	@ 0x63
 800418e:	701a      	strb	r2, [r3, #0]
	  		 break;
 8004190:	e0b1      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 8: // FR
	  		curTask = TASK_FR;
 8004192:	4b5f      	ldr	r3, [pc, #380]	@ (8004310 <runCmdTask+0x520>)
 8004194:	2203      	movs	r2, #3
 8004196:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 8004198:	4b5a      	ldr	r3, [pc, #360]	@ (8004304 <runCmdTask+0x514>)
 800419a:	2263      	movs	r2, #99	@ 0x63
 800419c:	701a      	strb	r2, [r3, #0]
	  		break;
 800419e:	e0aa      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 9: // BL
	  		curTask = TASK_BL;
 80041a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004310 <runCmdTask+0x520>)
 80041a2:	2204      	movs	r2, #4
 80041a4:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 80041a6:	4b57      	ldr	r3, [pc, #348]	@ (8004304 <runCmdTask+0x514>)
 80041a8:	2263      	movs	r2, #99	@ 0x63
 80041aa:	701a      	strb	r2, [r3, #0]
	  		break;
 80041ac:	e0a3      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 10: //BR
	  		curTask = TASK_BR;
 80041ae:	4b58      	ldr	r3, [pc, #352]	@ (8004310 <runCmdTask+0x520>)
 80041b0:	2205      	movs	r2, #5
 80041b2:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 80041b4:	4b53      	ldr	r3, [pc, #332]	@ (8004304 <runCmdTask+0x514>)
 80041b6:	2263      	movs	r2, #99	@ 0x63
 80041b8:	701a      	strb	r2, [r3, #0]
	  		break;
 80041ba:	e09c      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 11: // TL
	  	 case 12: // TR
	  		 __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 80041bc:	4b51      	ldr	r3, [pc, #324]	@ (8004304 <runCmdTask+0x514>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b0b      	cmp	r3, #11
 80041c2:	d004      	beq.n	80041ce <runCmdTask+0x3de>
 80041c4:	4b53      	ldr	r3, [pc, #332]	@ (8004314 <runCmdTask+0x524>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	22dc      	movs	r2, #220	@ 0xdc
 80041ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80041cc:	e003      	b.n	80041d6 <runCmdTask+0x3e6>
 80041ce:	4b51      	ldr	r3, [pc, #324]	@ (8004314 <runCmdTask+0x524>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	220a      	movs	r2, #10
 80041d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80041d6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80041da:	f002 ff67 	bl	80070ac <HAL_Delay>
	  		__CLEAR_CURCMD(curCmd);
 80041de:	4b49      	ldr	r3, [pc, #292]	@ (8004304 <runCmdTask+0x514>)
 80041e0:	2264      	movs	r2, #100	@ 0x64
 80041e2:	701a      	strb	r2, [r3, #0]
 80041e4:	4b47      	ldr	r3, [pc, #284]	@ (8004304 <runCmdTask+0x514>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	805a      	strh	r2, [r3, #2]
			__ACK_TASK_DONE(&huart3, rxMsg);
 80041ea:	4a4b      	ldr	r2, [pc, #300]	@ (8004318 <runCmdTask+0x528>)
 80041ec:	210f      	movs	r1, #15
 80041ee:	4847      	ldr	r0, [pc, #284]	@ (800430c <runCmdTask+0x51c>)
 80041f0:	f00b fda4 	bl	800fd3c <sniprintf>
 80041f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80041f8:	2206      	movs	r2, #6
 80041fa:	4948      	ldr	r1, [pc, #288]	@ (800431c <runCmdTask+0x52c>)
 80041fc:	4848      	ldr	r0, [pc, #288]	@ (8004320 <runCmdTask+0x530>)
 80041fe:	f007 fa18 	bl	800b632 <HAL_UART_Transmit>
	  		 break;
 8004202:	e078      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 13: // debug IR sensor
	  		 curTask = TASK_ADC;
 8004204:	4b42      	ldr	r3, [pc, #264]	@ (8004310 <runCmdTask+0x520>)
 8004206:	2206      	movs	r2, #6
 8004208:	701a      	strb	r2, [r3, #0]
	  		 break;
 800420a:	e074      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 14: // DT move until specified distance from obstacle
	  		  curTask = TASK_MOVE_OBS;
 800420c:	4b40      	ldr	r3, [pc, #256]	@ (8004310 <runCmdTask+0x520>)
 800420e:	2207      	movs	r2, #7
 8004210:	701a      	strb	r2, [r3, #0]
	  		  __PEND_CURCMD(curCmd);
 8004212:	4b3c      	ldr	r3, [pc, #240]	@ (8004304 <runCmdTask+0x514>)
 8004214:	2263      	movs	r2, #99	@ 0x63
 8004216:	701a      	strb	r2, [r3, #0]
	  		 break;
 8004218:	e06d      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 15:
	  		 curTask = TASK_BUZZER;
 800421a:	4b3d      	ldr	r3, [pc, #244]	@ (8004310 <runCmdTask+0x520>)
 800421c:	220a      	movs	r2, #10
 800421e:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 8004220:	4b38      	ldr	r3, [pc, #224]	@ (8004304 <runCmdTask+0x514>)
 8004222:	2263      	movs	r2, #99	@ 0x63
 8004224:	701a      	strb	r2, [r3, #0]
	  		break;
 8004226:	e066      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 16:
	  		 curTask = TASK_FASTESTPATH;
 8004228:	4b39      	ldr	r3, [pc, #228]	@ (8004310 <runCmdTask+0x520>)
 800422a:	2208      	movs	r2, #8
 800422c:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 800422e:	4b35      	ldr	r3, [pc, #212]	@ (8004304 <runCmdTask+0x514>)
 8004230:	2263      	movs	r2, #99	@ 0x63
 8004232:	701a      	strb	r2, [r3, #0]
	  		 break;
 8004234:	e05f      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 17:
	  		 curTask = TASK_FASTESTPATH_V2;
 8004236:	4b36      	ldr	r3, [pc, #216]	@ (8004310 <runCmdTask+0x520>)
 8004238:	2209      	movs	r2, #9
 800423a:	701a      	strb	r2, [r3, #0]
	  		__PEND_CURCMD(curCmd);
 800423c:	4b31      	ldr	r3, [pc, #196]	@ (8004304 <runCmdTask+0x514>)
 800423e:	2263      	movs	r2, #99	@ 0x63
 8004240:	701a      	strb	r2, [r3, #0]
	  		 break;
 8004242:	e058      	b.n	80042f6 <runCmdTask+0x506>
	  	 case 88: // Axxx, rotate left by xxx degree
	  	 case 89: // Cxxx, rotate right by xxx degree
	  		 __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 88);
 8004244:	4b2f      	ldr	r3, [pc, #188]	@ (8004304 <runCmdTask+0x514>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b58      	cmp	r3, #88	@ 0x58
 800424a:	d004      	beq.n	8004256 <runCmdTask+0x466>
 800424c:	4b31      	ldr	r3, [pc, #196]	@ (8004314 <runCmdTask+0x524>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	22dc      	movs	r2, #220	@ 0xdc
 8004252:	641a      	str	r2, [r3, #64]	@ 0x40
 8004254:	e003      	b.n	800425e <runCmdTask+0x46e>
 8004256:	4b2f      	ldr	r3, [pc, #188]	@ (8004314 <runCmdTask+0x524>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	220a      	movs	r2, #10
 800425c:	641a      	str	r2, [r3, #64]	@ 0x40
 800425e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004262:	f002 ff23 	bl	80070ac <HAL_Delay>
	  		 __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8004266:	2200      	movs	r2, #0
 8004268:	2104      	movs	r1, #4
 800426a:	482e      	ldr	r0, [pc, #184]	@ (8004324 <runCmdTask+0x534>)
 800426c:	f003 ffba 	bl	80081e4 <HAL_GPIO_WritePin>
 8004270:	2201      	movs	r2, #1
 8004272:	2108      	movs	r1, #8
 8004274:	482b      	ldr	r0, [pc, #172]	@ (8004324 <runCmdTask+0x534>)
 8004276:	f003 ffb5 	bl	80081e4 <HAL_GPIO_WritePin>
 800427a:	2200      	movs	r2, #0
 800427c:	2120      	movs	r1, #32
 800427e:	4829      	ldr	r0, [pc, #164]	@ (8004324 <runCmdTask+0x534>)
 8004280:	f003 ffb0 	bl	80081e4 <HAL_GPIO_WritePin>
 8004284:	2201      	movs	r2, #1
 8004286:	2110      	movs	r1, #16
 8004288:	4826      	ldr	r0, [pc, #152]	@ (8004324 <runCmdTask+0x534>)
 800428a:	f003 ffab 	bl	80081e4 <HAL_GPIO_WritePin>
	  		 if (curCmd.index == 88) {
 800428e:	4b1d      	ldr	r3, [pc, #116]	@ (8004304 <runCmdTask+0x514>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	2b58      	cmp	r3, #88	@ 0x58
 8004294:	d113      	bne.n	80042be <runCmdTask+0x4ce>
	  			 targetAngle = curCmd.val;
 8004296:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <runCmdTask+0x514>)
 8004298:	885b      	ldrh	r3, [r3, #2]
 800429a:	ee07 3a90 	vmov	s15, r3
 800429e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a2:	4b21      	ldr	r3, [pc, #132]	@ (8004328 <runCmdTask+0x538>)
 80042a4:	edc3 7a00 	vstr	s15, [r3]
	  			 __SET_MOTOR_DUTY(&htim8, 800, 1200);
 80042a8:	4b20      	ldr	r3, [pc, #128]	@ (800432c <runCmdTask+0x53c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80042b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80042b2:	4b1e      	ldr	r3, [pc, #120]	@ (800432c <runCmdTask+0x53c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80042ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80042bc:	e013      	b.n	80042e6 <runCmdTask+0x4f6>
	  		 } else {
	  			targetAngle = -curCmd.val;
 80042be:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <runCmdTask+0x514>)
 80042c0:	885b      	ldrh	r3, [r3, #2]
 80042c2:	425b      	negs	r3, r3
 80042c4:	ee07 3a90 	vmov	s15, r3
 80042c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042cc:	4b16      	ldr	r3, [pc, #88]	@ (8004328 <runCmdTask+0x538>)
 80042ce:	edc3 7a00 	vstr	s15, [r3]
	  			 __SET_MOTOR_DUTY(&htim8, 1200, 800);
 80042d2:	4b16      	ldr	r3, [pc, #88]	@ (800432c <runCmdTask+0x53c>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80042da:	635a      	str	r2, [r3, #52]	@ 0x34
 80042dc:	4b13      	ldr	r3, [pc, #76]	@ (800432c <runCmdTask+0x53c>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80042e4:	639a      	str	r2, [r3, #56]	@ 0x38
	  		 }
	  		__PEND_CURCMD(curCmd);
 80042e6:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <runCmdTask+0x514>)
 80042e8:	2263      	movs	r2, #99	@ 0x63
 80042ea:	701a      	strb	r2, [r3, #0]
	  		 RobotTurn(&targetAngle);
 80042ec:	480e      	ldr	r0, [pc, #56]	@ (8004328 <runCmdTask+0x538>)
 80042ee:	f7ff f8cf 	bl	8003490 <RobotTurn>
	  		 break;
 80042f2:	e000      	b.n	80042f6 <runCmdTask+0x506>
	  		 break;
	  	 case 100:
	  		 break;
	  	 default:
	  //		 curCmd.index = 99;
	  		 break;
 80042f4:	bf00      	nop
	  	 }

	  osDelay(100);
 80042f6:	2064      	movs	r0, #100	@ 0x64
 80042f8:	f008 fad6 	bl	800c8a8 <osDelay>
 	  switch(curCmd.index) {
 80042fc:	e57c      	b.n	8003df8 <runCmdTask+0x8>
 80042fe:	bf00      	nop
 8004300:	20000650 	.word	0x20000650
 8004304:	20000684 	.word	0x20000684
 8004308:	08012d7c 	.word	0x08012d7c
 800430c:	20000688 	.word	0x20000688
 8004310:	20000134 	.word	0x20000134
 8004314:	20000418 	.word	0x20000418
 8004318:	08012d6c 	.word	0x08012d6c
 800431c:	08012d74 	.word	0x08012d74
 8004320:	200005c8 	.word	0x200005c8
 8004324:	40020000 	.word	0x40020000
 8004328:	2000069c 	.word	0x2000069c
 800432c:	20000580 	.word	0x20000580

08004330 <runADCTask>:
* Greedy Task (can only preempted by UART IRQ or EXTI)
* When activate (curTask == TASK_ADC), function executes in 1MHz
*/
/* USER CODE END Header_runADCTask */
void runADCTask(void *argument)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runADCTask */
	uint16_t dataPoint = 0; uint32_t IR_data_raw_acc = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	81fb      	strh	r3, [r7, #14]
 800433c:	2300      	movs	r3, #0
 800433e:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_ADC) osDelay(1000);
 8004340:	4b27      	ldr	r3, [pc, #156]	@ (80043e0 <runADCTask+0xb0>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	2b06      	cmp	r3, #6
 8004346:	d004      	beq.n	8004352 <runADCTask+0x22>
 8004348:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800434c:	f008 faac 	bl	800c8a8 <osDelay>
 8004350:	e7f6      	b.n	8004340 <runADCTask+0x10>
	  else {
//			dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
//			last_curTask_tick = HAL_GetTick();
			__PEND_CURCMD(curCmd);
 8004352:	4b24      	ldr	r3, [pc, #144]	@ (80043e4 <runADCTask+0xb4>)
 8004354:	2263      	movs	r2, #99	@ 0x63
 8004356:	701a      	strb	r2, [r3, #0]
			targetDist = 40;
 8004358:	4b23      	ldr	r3, [pc, #140]	@ (80043e8 <runADCTask+0xb8>)
 800435a:	4a24      	ldr	r2, [pc, #144]	@ (80043ec <runADCTask+0xbc>)
 800435c:	601a      	str	r2, [r3, #0]
			RobotMoveDistObstacle_IR(&targetDist);
 800435e:	4822      	ldr	r0, [pc, #136]	@ (80043e8 <runADCTask+0xb8>)
 8004360:	f7fe ff32 	bl	80031c8 <RobotMoveDistObstacle_IR>
//			  osDelay(5);
//			} while (1);
//
//		  __ON_TASK_END(&htim8, prevTask, curTask);
//		  HAL_ADC_Stop(&hadc1);
		  clickOnce = 0;
 8004364:	4b22      	ldr	r3, [pc, #136]	@ (80043f0 <runADCTask+0xc0>)
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 800436a:	4b1d      	ldr	r3, [pc, #116]	@ (80043e0 <runADCTask+0xb0>)
 800436c:	781a      	ldrb	r2, [r3, #0]
 800436e:	4b21      	ldr	r3, [pc, #132]	@ (80043f4 <runADCTask+0xc4>)
 8004370:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8004372:	4b1b      	ldr	r3, [pc, #108]	@ (80043e0 <runADCTask+0xb0>)
 8004374:	220b      	movs	r2, #11
 8004376:	701a      	strb	r2, [r3, #0]
		if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8004378:	4b1f      	ldr	r3, [pc, #124]	@ (80043f8 <runADCTask+0xc8>)
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	4b1e      	ldr	r3, [pc, #120]	@ (80043f8 <runADCTask+0xc8>)
 800437e:	785b      	ldrb	r3, [r3, #1]
 8004380:	429a      	cmp	r2, r3
 8004382:	d112      	bne.n	80043aa <runADCTask+0x7a>
			__CLEAR_CURCMD(curCmd);
 8004384:	4b17      	ldr	r3, [pc, #92]	@ (80043e4 <runADCTask+0xb4>)
 8004386:	2264      	movs	r2, #100	@ 0x64
 8004388:	701a      	strb	r2, [r3, #0]
 800438a:	4b16      	ldr	r3, [pc, #88]	@ (80043e4 <runADCTask+0xb4>)
 800438c:	2200      	movs	r2, #0
 800438e:	805a      	strh	r2, [r3, #2]
			__ACK_TASK_DONE(&huart3, rxMsg);
 8004390:	4a1a      	ldr	r2, [pc, #104]	@ (80043fc <runADCTask+0xcc>)
 8004392:	210f      	movs	r1, #15
 8004394:	481a      	ldr	r0, [pc, #104]	@ (8004400 <runADCTask+0xd0>)
 8004396:	f00b fcd1 	bl	800fd3c <sniprintf>
 800439a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800439e:	2206      	movs	r2, #6
 80043a0:	4918      	ldr	r1, [pc, #96]	@ (8004404 <runADCTask+0xd4>)
 80043a2:	4819      	ldr	r0, [pc, #100]	@ (8004408 <runADCTask+0xd8>)
 80043a4:	f007 f945 	bl	800b632 <HAL_UART_Transmit>
 80043a8:	e7ca      	b.n	8004340 <runADCTask+0x10>

		} else __READ_COMMAND(cQueue, curCmd, rxMsg);
 80043aa:	4b13      	ldr	r3, [pc, #76]	@ (80043f8 <runADCTask+0xc8>)
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	4a0d      	ldr	r2, [pc, #52]	@ (80043e4 <runADCTask+0xb4>)
 80043b0:	4911      	ldr	r1, [pc, #68]	@ (80043f8 <runADCTask+0xc8>)
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	6013      	str	r3, [r2, #0]
 80043ba:	4b0f      	ldr	r3, [pc, #60]	@ (80043f8 <runADCTask+0xc8>)
 80043bc:	785b      	ldrb	r3, [r3, #1]
 80043be:	3301      	adds	r3, #1
 80043c0:	4a0d      	ldr	r2, [pc, #52]	@ (80043f8 <runADCTask+0xc8>)
 80043c2:	7892      	ldrb	r2, [r2, #2]
 80043c4:	fb93 f1f2 	sdiv	r1, r3, r2
 80043c8:	fb01 f202 	mul.w	r2, r1, r2
 80043cc:	1a9b      	subs	r3, r3, r2
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <runADCTask+0xc8>)
 80043d2:	705a      	strb	r2, [r3, #1]
 80043d4:	4a0d      	ldr	r2, [pc, #52]	@ (800440c <runADCTask+0xdc>)
 80043d6:	210f      	movs	r1, #15
 80043d8:	4809      	ldr	r0, [pc, #36]	@ (8004400 <runADCTask+0xd0>)
 80043da:	f00b fcaf 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_ADC) osDelay(1000);
 80043de:	e7af      	b.n	8004340 <runADCTask+0x10>
 80043e0:	20000134 	.word	0x20000134
 80043e4:	20000684 	.word	0x20000684
 80043e8:	200006b0 	.word	0x200006b0
 80043ec:	42200000 	.word	0x42200000
 80043f0:	20000740 	.word	0x20000740
 80043f4:	20000135 	.word	0x20000135
 80043f8:	20000650 	.word	0x20000650
 80043fc:	08012d6c 	.word	0x08012d6c
 8004400:	20000688 	.word	0x20000688
 8004404:	08012d74 	.word	0x08012d74
 8004408:	200005c8 	.word	0x200005c8
 800440c:	08012d7c 	.word	0x08012d7c

08004410 <runMoveDistTask>:
* @retval None
* Greedy Task (can only preempted by UART IRQ or EXTI)
*/
/* USER CODE END Header_runMoveDistTask */
void runMoveDistTask(void *argument)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_MOVE && curTask != TASK_MOVE_BACKWARD) osDelay(1000);
 8004418:	4b85      	ldr	r3, [pc, #532]	@ (8004630 <runMoveDistTask+0x220>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <runMoveDistTask+0x22>
 8004420:	4b83      	ldr	r3, [pc, #524]	@ (8004630 <runMoveDistTask+0x220>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d004      	beq.n	8004432 <runMoveDistTask+0x22>
 8004428:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800442c:	f008 fa3c 	bl	800c8a8 <osDelay>
 8004430:	e0fc      	b.n	800462c <runMoveDistTask+0x21c>
	  else {
		  if (manualMode) {
 8004432:	4b80      	ldr	r3, [pc, #512]	@ (8004634 <runMoveDistTask+0x224>)
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d07e      	beq.n	8004538 <runMoveDistTask+0x128>
			  angleNow = 0; gyroZ = 0; // reset angle for PID
 800443a:	4b7f      	ldr	r3, [pc, #508]	@ (8004638 <runMoveDistTask+0x228>)
 800443c:	f04f 0200 	mov.w	r2, #0
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	4b7e      	ldr	r3, [pc, #504]	@ (800463c <runMoveDistTask+0x22c>)
 8004444:	2200      	movs	r2, #0
 8004446:	801a      	strh	r2, [r3, #0]
			PIDConfigReset(&pidTSlow);
 8004448:	487d      	ldr	r0, [pc, #500]	@ (8004640 <runMoveDistTask+0x230>)
 800444a:	f7fe f882 	bl	8002552 <PIDConfigReset>
			PIDConfigReset(&pidSlow);
 800444e:	487d      	ldr	r0, [pc, #500]	@ (8004644 <runMoveDistTask+0x234>)
 8004450:	f7fe f87f 	bl	8002552 <PIDConfigReset>
			PIDConfigReset(&pidFast);
 8004454:	487c      	ldr	r0, [pc, #496]	@ (8004648 <runMoveDistTask+0x238>)
 8004456:	f7fe f87c 	bl	8002552 <PIDConfigReset>

			__SET_MOTOR_DIRECTION(curTask == TASK_MOVE ? DIR_FORWARD : DIR_BACKWARD);
 800445a:	4b75      	ldr	r3, [pc, #468]	@ (8004630 <runMoveDistTask+0x220>)
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	bf14      	ite	ne
 8004462:	2301      	movne	r3, #1
 8004464:	2300      	moveq	r3, #0
 8004466:	b2db      	uxtb	r3, r3
 8004468:	461a      	mov	r2, r3
 800446a:	2104      	movs	r1, #4
 800446c:	4877      	ldr	r0, [pc, #476]	@ (800464c <runMoveDistTask+0x23c>)
 800446e:	f003 feb9 	bl	80081e4 <HAL_GPIO_WritePin>
 8004472:	4b6f      	ldr	r3, [pc, #444]	@ (8004630 <runMoveDistTask+0x220>)
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	bf0c      	ite	eq
 800447a:	2301      	moveq	r3, #1
 800447c:	2300      	movne	r3, #0
 800447e:	b2db      	uxtb	r3, r3
 8004480:	461a      	mov	r2, r3
 8004482:	2108      	movs	r1, #8
 8004484:	4871      	ldr	r0, [pc, #452]	@ (800464c <runMoveDistTask+0x23c>)
 8004486:	f003 fead 	bl	80081e4 <HAL_GPIO_WritePin>
 800448a:	4b69      	ldr	r3, [pc, #420]	@ (8004630 <runMoveDistTask+0x220>)
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	bf14      	ite	ne
 8004492:	2301      	movne	r3, #1
 8004494:	2300      	moveq	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	461a      	mov	r2, r3
 800449a:	2120      	movs	r1, #32
 800449c:	486b      	ldr	r0, [pc, #428]	@ (800464c <runMoveDistTask+0x23c>)
 800449e:	f003 fea1 	bl	80081e4 <HAL_GPIO_WritePin>
 80044a2:	4b63      	ldr	r3, [pc, #396]	@ (8004630 <runMoveDistTask+0x220>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	bf0c      	ite	eq
 80044aa:	2301      	moveq	r3, #1
 80044ac:	2300      	movne	r3, #0
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	461a      	mov	r2, r3
 80044b2:	2110      	movs	r1, #16
 80044b4:	4865      	ldr	r0, [pc, #404]	@ (800464c <runMoveDistTask+0x23c>)
 80044b6:	f003 fe95 	bl	80081e4 <HAL_GPIO_WritePin>

			  __ON_TASK_END(&htim8, prevTask, curTask);
 80044ba:	4b65      	ldr	r3, [pc, #404]	@ (8004650 <runMoveDistTask+0x240>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2200      	movs	r2, #0
 80044c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80044c2:	4b63      	ldr	r3, [pc, #396]	@ (8004650 <runMoveDistTask+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2200      	movs	r2, #0
 80044c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80044ca:	4b59      	ldr	r3, [pc, #356]	@ (8004630 <runMoveDistTask+0x220>)
 80044cc:	781a      	ldrb	r2, [r3, #0]
 80044ce:	4b61      	ldr	r3, [pc, #388]	@ (8004654 <runMoveDistTask+0x244>)
 80044d0:	701a      	strb	r2, [r3, #0]
 80044d2:	4b57      	ldr	r3, [pc, #348]	@ (8004630 <runMoveDistTask+0x220>)
 80044d4:	220b      	movs	r2, #11
 80044d6:	701a      	strb	r2, [r3, #0]
			  clickOnce = 0;
 80044d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004658 <runMoveDistTask+0x248>)
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]

			  __CLEAR_CURCMD(curCmd);
 80044de:	4b5f      	ldr	r3, [pc, #380]	@ (800465c <runMoveDistTask+0x24c>)
 80044e0:	2264      	movs	r2, #100	@ 0x64
 80044e2:	701a      	strb	r2, [r3, #0]
 80044e4:	4b5d      	ldr	r3, [pc, #372]	@ (800465c <runMoveDistTask+0x24c>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	805a      	strh	r2, [r3, #2]
			__ACK_TASK_DONE(&huart3, rxMsg);
 80044ea:	4a5d      	ldr	r2, [pc, #372]	@ (8004660 <runMoveDistTask+0x250>)
 80044ec:	210f      	movs	r1, #15
 80044ee:	485d      	ldr	r0, [pc, #372]	@ (8004664 <runMoveDistTask+0x254>)
 80044f0:	f00b fc24 	bl	800fd3c <sniprintf>
 80044f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80044f8:	2206      	movs	r2, #6
 80044fa:	495b      	ldr	r1, [pc, #364]	@ (8004668 <runMoveDistTask+0x258>)
 80044fc:	485b      	ldr	r0, [pc, #364]	@ (800466c <runMoveDistTask+0x25c>)
 80044fe:	f007 f898 	bl	800b632 <HAL_UART_Transmit>

			last_curTask_tick = HAL_GetTick();
 8004502:	f002 fdc7 	bl	8007094 <HAL_GetTick>
 8004506:	4603      	mov	r3, r0
 8004508:	4a59      	ldr	r2, [pc, #356]	@ (8004670 <runMoveDistTask+0x260>)
 800450a:	6013      	str	r3, [r2, #0]
			do {
				if (!manualMode) break;
 800450c:	4b49      	ldr	r3, [pc, #292]	@ (8004634 <runMoveDistTask+0x224>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 808a 	beq.w	800462a <runMoveDistTask+0x21a>
				if (HAL_GetTick() - last_curTask_tick >= 10) {
 8004516:	f002 fdbd 	bl	8007094 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	4b54      	ldr	r3, [pc, #336]	@ (8004670 <runMoveDistTask+0x260>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b09      	cmp	r3, #9
 8004524:	d9f2      	bls.n	800450c <runMoveDistTask+0xfc>
					StraightLineMove(SPEED_MODE_T);
 8004526:	2000      	movs	r0, #0
 8004528:	f7fe f826 	bl	8002578 <StraightLineMove>
					last_curTask_tick = HAL_GetTick();
 800452c:	f002 fdb2 	bl	8007094 <HAL_GetTick>
 8004530:	4603      	mov	r3, r0
 8004532:	4a4f      	ldr	r2, [pc, #316]	@ (8004670 <runMoveDistTask+0x260>)
 8004534:	6013      	str	r3, [r2, #0]
				if (!manualMode) break;
 8004536:	e7e9      	b.n	800450c <runMoveDistTask+0xfc>
			} while (1);

		  } else {
//			  osDelay(5000); // for video demo only
			  //htim1.Instance->CCR4 = 140; // Center wheel POS
			  targetDist = (float) curCmd.val;
 8004538:	4b48      	ldr	r3, [pc, #288]	@ (800465c <runMoveDistTask+0x24c>)
 800453a:	885b      	ldrh	r3, [r3, #2]
 800453c:	ee07 3a90 	vmov	s15, r3
 8004540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004544:	4b4b      	ldr	r3, [pc, #300]	@ (8004674 <runMoveDistTask+0x264>)
 8004546:	edc3 7a00 	vstr	s15, [r3]
			  // for target distance lesser than 15, move mode must be forced to SLOW
			  if (targetDist <= 15) moveMode = SLOW;
 800454a:	4b4a      	ldr	r3, [pc, #296]	@ (8004674 <runMoveDistTask+0x264>)
 800454c:	edd3 7a00 	vldr	s15, [r3]
 8004550:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8004554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455c:	d802      	bhi.n	8004564 <runMoveDistTask+0x154>
 800455e:	4b46      	ldr	r3, [pc, #280]	@ (8004678 <runMoveDistTask+0x268>)
 8004560:	2200      	movs	r2, #0
 8004562:	701a      	strb	r2, [r3, #0]

			  if (moveMode == SLOW) {
 8004564:	4b44      	ldr	r3, [pc, #272]	@ (8004678 <runMoveDistTask+0x268>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10c      	bne.n	8004586 <runMoveDistTask+0x176>
				  RobotMoveDist(&targetDist, curTask == TASK_MOVE ? DIR_FORWARD : DIR_BACKWARD, SPEED_MODE_1);
 800456c:	4b30      	ldr	r3, [pc, #192]	@ (8004630 <runMoveDistTask+0x220>)
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2201      	movs	r2, #1
 800457c:	4619      	mov	r1, r3
 800457e:	483d      	ldr	r0, [pc, #244]	@ (8004674 <runMoveDistTask+0x264>)
 8004580:	f7fe fb12 	bl	8002ba8 <RobotMoveDist>
 8004584:	e00b      	b.n	800459e <runMoveDistTask+0x18e>
			  } else {
				  RobotMoveDist(&targetDist, curTask == TASK_MOVE ? DIR_FORWARD : DIR_BACKWARD, SPEED_MODE_2);
 8004586:	4b2a      	ldr	r3, [pc, #168]	@ (8004630 <runMoveDistTask+0x220>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	bf0c      	ite	eq
 800458e:	2301      	moveq	r3, #1
 8004590:	2300      	movne	r3, #0
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2202      	movs	r2, #2
 8004596:	4619      	mov	r1, r3
 8004598:	4836      	ldr	r0, [pc, #216]	@ (8004674 <runMoveDistTask+0x264>)
 800459a:	f7fe fb05 	bl	8002ba8 <RobotMoveDist>
			  }

			  __ON_TASK_END(&htim8, prevTask, curTask);
 800459e:	4b2c      	ldr	r3, [pc, #176]	@ (8004650 <runMoveDistTask+0x240>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2200      	movs	r2, #0
 80045a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80045a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004650 <runMoveDistTask+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2200      	movs	r2, #0
 80045ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80045ae:	4b20      	ldr	r3, [pc, #128]	@ (8004630 <runMoveDistTask+0x220>)
 80045b0:	781a      	ldrb	r2, [r3, #0]
 80045b2:	4b28      	ldr	r3, [pc, #160]	@ (8004654 <runMoveDistTask+0x244>)
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004630 <runMoveDistTask+0x220>)
 80045b8:	220b      	movs	r2, #11
 80045ba:	701a      	strb	r2, [r3, #0]
				  clickOnce = 0;
 80045bc:	4b26      	ldr	r3, [pc, #152]	@ (8004658 <runMoveDistTask+0x248>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]

				if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 80045c2:	4b2e      	ldr	r3, [pc, #184]	@ (800467c <runMoveDistTask+0x26c>)
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	4b2d      	ldr	r3, [pc, #180]	@ (800467c <runMoveDistTask+0x26c>)
 80045c8:	785b      	ldrb	r3, [r3, #1]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d112      	bne.n	80045f4 <runMoveDistTask+0x1e4>
					__CLEAR_CURCMD(curCmd);
 80045ce:	4b23      	ldr	r3, [pc, #140]	@ (800465c <runMoveDistTask+0x24c>)
 80045d0:	2264      	movs	r2, #100	@ 0x64
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	4b21      	ldr	r3, [pc, #132]	@ (800465c <runMoveDistTask+0x24c>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	805a      	strh	r2, [r3, #2]
					__ACK_TASK_DONE(&huart3, rxMsg);
 80045da:	4a21      	ldr	r2, [pc, #132]	@ (8004660 <runMoveDistTask+0x250>)
 80045dc:	210f      	movs	r1, #15
 80045de:	4821      	ldr	r0, [pc, #132]	@ (8004664 <runMoveDistTask+0x254>)
 80045e0:	f00b fbac 	bl	800fd3c <sniprintf>
 80045e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80045e8:	2206      	movs	r2, #6
 80045ea:	491f      	ldr	r1, [pc, #124]	@ (8004668 <runMoveDistTask+0x258>)
 80045ec:	481f      	ldr	r0, [pc, #124]	@ (800466c <runMoveDistTask+0x25c>)
 80045ee:	f007 f820 	bl	800b632 <HAL_UART_Transmit>
 80045f2:	e711      	b.n	8004418 <runMoveDistTask+0x8>
				} else __READ_COMMAND(cQueue, curCmd, rxMsg);
 80045f4:	4b21      	ldr	r3, [pc, #132]	@ (800467c <runMoveDistTask+0x26c>)
 80045f6:	785b      	ldrb	r3, [r3, #1]
 80045f8:	4a18      	ldr	r2, [pc, #96]	@ (800465c <runMoveDistTask+0x24c>)
 80045fa:	4920      	ldr	r1, [pc, #128]	@ (800467c <runMoveDistTask+0x26c>)
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	4b1d      	ldr	r3, [pc, #116]	@ (800467c <runMoveDistTask+0x26c>)
 8004606:	785b      	ldrb	r3, [r3, #1]
 8004608:	3301      	adds	r3, #1
 800460a:	4a1c      	ldr	r2, [pc, #112]	@ (800467c <runMoveDistTask+0x26c>)
 800460c:	7892      	ldrb	r2, [r2, #2]
 800460e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004612:	fb01 f202 	mul.w	r2, r1, r2
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	b2da      	uxtb	r2, r3
 800461a:	4b18      	ldr	r3, [pc, #96]	@ (800467c <runMoveDistTask+0x26c>)
 800461c:	705a      	strb	r2, [r3, #1]
 800461e:	4a18      	ldr	r2, [pc, #96]	@ (8004680 <runMoveDistTask+0x270>)
 8004620:	210f      	movs	r1, #15
 8004622:	4810      	ldr	r0, [pc, #64]	@ (8004664 <runMoveDistTask+0x254>)
 8004624:	f00b fb8a 	bl	800fd3c <sniprintf>
 8004628:	e6f6      	b.n	8004418 <runMoveDistTask+0x8>
				if (!manualMode) break;
 800462a:	bf00      	nop
	  if (curTask != TASK_MOVE && curTask != TASK_MOVE_BACKWARD) osDelay(1000);
 800462c:	e6f4      	b.n	8004418 <runMoveDistTask+0x8>
 800462e:	bf00      	nop
 8004630:	20000134 	.word	0x20000134
 8004634:	20000698 	.word	0x20000698
 8004638:	200006a0 	.word	0x200006a0
 800463c:	200006a6 	.word	0x200006a6
 8004640:	200006d0 	.word	0x200006d0
 8004644:	200006bc 	.word	0x200006bc
 8004648:	200006e4 	.word	0x200006e4
 800464c:	40020000 	.word	0x40020000
 8004650:	20000580 	.word	0x20000580
 8004654:	20000135 	.word	0x20000135
 8004658:	20000740 	.word	0x20000740
 800465c:	20000684 	.word	0x20000684
 8004660:	08012d6c 	.word	0x08012d6c
 8004664:	20000688 	.word	0x20000688
 8004668:	08012d74 	.word	0x08012d74
 800466c:	200005c8 	.word	0x200005c8
 8004670:	200006ac 	.word	0x200006ac
 8004674:	200006b0 	.word	0x200006b0
 8004678:	20000136 	.word	0x20000136
 800467c:	20000650 	.word	0x20000650
 8004680:	08012d7c 	.word	0x08012d7c
 8004684:	00000000 	.word	0x00000000

08004688 <runFastestPathTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runFastestPathTask */
void runFastestPathTask(void *argument)
{
 8004688:	b5b0      	push	{r4, r5, r7, lr}
 800468a:	b088      	sub	sp, #32
 800468c:	af04      	add	r7, sp, #16
 800468e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFastestPathTask */
	uint8_t hadOvershoot = 0;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_FASTESTPATH) osDelay(1000);
 8004694:	4b84      	ldr	r3, [pc, #528]	@ (80048a8 <runFastestPathTask+0x220>)
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b08      	cmp	r3, #8
 800469a:	d004      	beq.n	80046a6 <runFastestPathTask+0x1e>
 800469c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80046a0:	f008 f902 	bl	800c8a8 <osDelay>
 80046a4:	e7f6      	b.n	8004694 <runFastestPathTask+0xc>
	  else {
		  if (step == 0) {
 80046a6:	4b81      	ldr	r3, [pc, #516]	@ (80048ac <runFastestPathTask+0x224>)
 80046a8:	f993 3000 	ldrsb.w	r3, [r3]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d107      	bne.n	80046c0 <runFastestPathTask+0x38>
			  targetDist = 30;
 80046b0:	4b7f      	ldr	r3, [pc, #508]	@ (80048b0 <runFastestPathTask+0x228>)
 80046b2:	4a80      	ldr	r2, [pc, #512]	@ (80048b4 <runFastestPathTask+0x22c>)
 80046b4:	601a      	str	r2, [r3, #0]
			  RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 80046b6:	2102      	movs	r1, #2
 80046b8:	487d      	ldr	r0, [pc, #500]	@ (80048b0 <runFastestPathTask+0x228>)
 80046ba:	f7fe fc09 	bl	8002ed0 <RobotMoveDistObstacle>
 80046be:	e23c      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  } else if (step == 1) {
 80046c0:	4b7a      	ldr	r3, [pc, #488]	@ (80048ac <runFastestPathTask+0x224>)
 80046c2:	f993 3000 	ldrsb.w	r3, [r3]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	f040 8198 	bne.w	80049fc <runFastestPathTask+0x374>
			  //2:  turn left by 90 degree, record down angle when US sensor overshoot
			  hadOvershoot = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	73fb      	strb	r3, [r7, #15]
			  angleNow = 0; gyroZ = 0;
 80046d0:	4b79      	ldr	r3, [pc, #484]	@ (80048b8 <runFastestPathTask+0x230>)
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	4b78      	ldr	r3, [pc, #480]	@ (80048bc <runFastestPathTask+0x234>)
 80046da:	2200      	movs	r2, #0
 80046dc:	801a      	strh	r2, [r3, #0]
			  angle_left = 0;
 80046de:	4b78      	ldr	r3, [pc, #480]	@ (80048c0 <runFastestPathTask+0x238>)
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
			  targetAngle = 90;
 80046e6:	4b77      	ldr	r3, [pc, #476]	@ (80048c4 <runFastestPathTask+0x23c>)
 80046e8:	4a77      	ldr	r2, [pc, #476]	@ (80048c8 <runFastestPathTask+0x240>)
 80046ea:	601a      	str	r2, [r3, #0]
			  obsDist_US = 0;
 80046ec:	4b77      	ldr	r3, [pc, #476]	@ (80048cc <runFastestPathTask+0x244>)
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
			  __SET_SERVO_TURN_MAX(&htim1, 0);
 80046f4:	4b76      	ldr	r3, [pc, #472]	@ (80048d0 <runFastestPathTask+0x248>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	220a      	movs	r2, #10
 80046fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80046fc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004700:	f002 fcd4 	bl	80070ac <HAL_Delay>
			  __SET_MOTOR_DUTY(&htim8, 600, 1000);
 8004704:	4b73      	ldr	r3, [pc, #460]	@ (80048d4 <runFastestPathTask+0x24c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800470c:	635a      	str	r2, [r3, #52]	@ 0x34
 800470e:	4b71      	ldr	r3, [pc, #452]	@ (80048d4 <runFastestPathTask+0x24c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004716:	639a      	str	r2, [r3, #56]	@ 0x38
			  __SET_MOTOR_DIRECTION(1);
 8004718:	2200      	movs	r2, #0
 800471a:	2104      	movs	r1, #4
 800471c:	486e      	ldr	r0, [pc, #440]	@ (80048d8 <runFastestPathTask+0x250>)
 800471e:	f003 fd61 	bl	80081e4 <HAL_GPIO_WritePin>
 8004722:	2201      	movs	r2, #1
 8004724:	2108      	movs	r1, #8
 8004726:	486c      	ldr	r0, [pc, #432]	@ (80048d8 <runFastestPathTask+0x250>)
 8004728:	f003 fd5c 	bl	80081e4 <HAL_GPIO_WritePin>
 800472c:	2200      	movs	r2, #0
 800472e:	2120      	movs	r1, #32
 8004730:	4869      	ldr	r0, [pc, #420]	@ (80048d8 <runFastestPathTask+0x250>)
 8004732:	f003 fd57 	bl	80081e4 <HAL_GPIO_WritePin>
 8004736:	2201      	movs	r2, #1
 8004738:	2110      	movs	r1, #16
 800473a:	4867      	ldr	r0, [pc, #412]	@ (80048d8 <runFastestPathTask+0x250>)
 800473c:	f003 fd52 	bl	80081e4 <HAL_GPIO_WritePin>
			  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 8004740:	2104      	movs	r1, #4
 8004742:	4866      	ldr	r0, [pc, #408]	@ (80048dc <runFastestPathTask+0x254>)
 8004744:	f005 fb68 	bl	8009e18 <HAL_TIM_IC_Start_IT>
			  last_curTask_tick = HAL_GetTick();
 8004748:	f002 fca4 	bl	8007094 <HAL_GetTick>
 800474c:	4603      	mov	r3, r0
 800474e:	4a64      	ldr	r2, [pc, #400]	@ (80048e0 <runFastestPathTask+0x258>)
 8004750:	6013      	str	r3, [r2, #0]
			  do {
				  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8004752:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004756:	9302      	str	r3, [sp, #8]
 8004758:	2302      	movs	r3, #2
 800475a:	9301      	str	r3, [sp, #4]
 800475c:	4b61      	ldr	r3, [pc, #388]	@ (80048e4 <runFastestPathTask+0x25c>)
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	2301      	movs	r3, #1
 8004762:	2237      	movs	r2, #55	@ 0x37
 8004764:	21d0      	movs	r1, #208	@ 0xd0
 8004766:	4860      	ldr	r0, [pc, #384]	@ (80048e8 <runFastestPathTask+0x260>)
 8004768:	f003 ff94 	bl	8008694 <HAL_I2C_Mem_Read>
 800476c:	4b5d      	ldr	r3, [pc, #372]	@ (80048e4 <runFastestPathTask+0x25c>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	021b      	lsls	r3, r3, #8
 8004772:	b21a      	sxth	r2, r3
 8004774:	4b5b      	ldr	r3, [pc, #364]	@ (80048e4 <runFastestPathTask+0x25c>)
 8004776:	785b      	ldrb	r3, [r3, #1]
 8004778:	b21b      	sxth	r3, r3
 800477a:	4313      	orrs	r3, r2
 800477c:	b21a      	sxth	r2, r3
 800477e:	4b4f      	ldr	r3, [pc, #316]	@ (80048bc <runFastestPathTask+0x234>)
 8004780:	801a      	strh	r2, [r3, #0]
				  if (!hadOvershoot) {
 8004782:	7bfb      	ldrb	r3, [r7, #15]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d11d      	bne.n	80047c4 <runFastestPathTask+0x13c>
					  HAL_GPIO_WritePin(TRI_GPIO_Port, TRI_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8004788:	2201      	movs	r2, #1
 800478a:	2110      	movs	r1, #16
 800478c:	4857      	ldr	r0, [pc, #348]	@ (80048ec <runFastestPathTask+0x264>)
 800478e:	f003 fd29 	bl	80081e4 <HAL_GPIO_WritePin>
					  __delay_us(&htim4, 10); // wait for 10us
 8004792:	4b52      	ldr	r3, [pc, #328]	@ (80048dc <runFastestPathTask+0x254>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2200      	movs	r2, #0
 8004798:	625a      	str	r2, [r3, #36]	@ 0x24
 800479a:	4b50      	ldr	r3, [pc, #320]	@ (80048dc <runFastestPathTask+0x254>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	2b09      	cmp	r3, #9
 80047a2:	d9fa      	bls.n	800479a <runFastestPathTask+0x112>
					  HAL_GPIO_WritePin(TRI_GPIO_Port, TRI_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 80047a4:	2200      	movs	r2, #0
 80047a6:	2110      	movs	r1, #16
 80047a8:	4850      	ldr	r0, [pc, #320]	@ (80048ec <runFastestPathTask+0x264>)
 80047aa:	f003 fd1b 	bl	80081e4 <HAL_GPIO_WritePin>
					  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC2);
 80047ae:	4b4b      	ldr	r3, [pc, #300]	@ (80048dc <runFastestPathTask+0x254>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	4b49      	ldr	r3, [pc, #292]	@ (80048dc <runFastestPathTask+0x254>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0204 	orr.w	r2, r2, #4
 80047bc:	60da      	str	r2, [r3, #12]
					  osDelay(5); // give timer interrupt chance to update obsDist_US value
 80047be:	2005      	movs	r0, #5
 80047c0:	f008 f872 	bl	800c8a8 <osDelay>
				  }


				  if (HAL_GetTick() - last_curTask_tick >=10) {
 80047c4:	f002 fc66 	bl	8007094 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	4b45      	ldr	r3, [pc, #276]	@ (80048e0 <runFastestPathTask+0x258>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b09      	cmp	r3, #9
 80047d2:	d9be      	bls.n	8004752 <runFastestPathTask+0xca>
//					  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
					  angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 80047d4:	4b38      	ldr	r3, [pc, #224]	@ (80048b8 <runFastestPathTask+0x230>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fb feb5 	bl	8000548 <__aeabi_f2d>
 80047de:	4604      	mov	r4, r0
 80047e0:	460d      	mov	r5, r1
 80047e2:	4b36      	ldr	r3, [pc, #216]	@ (80048bc <runFastestPathTask+0x234>)
 80047e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fb fe9b 	bl	8000524 <__aeabi_i2d>
 80047ee:	a32a      	add	r3, pc, #168	@ (adr r3, 8004898 <runFastestPathTask+0x210>)
 80047f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f4:	f7fc f82a 	bl	800084c <__aeabi_ddiv>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4610      	mov	r0, r2
 80047fe:	4619      	mov	r1, r3
 8004800:	a327      	add	r3, pc, #156	@ (adr r3, 80048a0 <runFastestPathTask+0x218>)
 8004802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004806:	f7fb fef7 	bl	80005f8 <__aeabi_dmul>
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	4620      	mov	r0, r4
 8004810:	4629      	mov	r1, r5
 8004812:	f7fb fd3b 	bl	800028c <__adddf3>
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
 800481a:	4610      	mov	r0, r2
 800481c:	4619      	mov	r1, r3
 800481e:	f7fc f9e3 	bl	8000be8 <__aeabi_d2f>
 8004822:	4603      	mov	r3, r0
 8004824:	4a24      	ldr	r2, [pc, #144]	@ (80048b8 <runFastestPathTask+0x230>)
 8004826:	6013      	str	r3, [r2, #0]
					  if (obsDist_US > 55 && !hadOvershoot) {
 8004828:	4b28      	ldr	r3, [pc, #160]	@ (80048cc <runFastestPathTask+0x244>)
 800482a:	edd3 7a00 	vldr	s15, [r3]
 800482e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80048f0 <runFastestPathTask+0x268>
 8004832:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483a:	dd08      	ble.n	800484e <runFastestPathTask+0x1c6>
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d105      	bne.n	800484e <runFastestPathTask+0x1c6>
						  angle_left = angleNow;
 8004842:	4b1d      	ldr	r3, [pc, #116]	@ (80048b8 <runFastestPathTask+0x230>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1e      	ldr	r2, [pc, #120]	@ (80048c0 <runFastestPathTask+0x238>)
 8004848:	6013      	str	r3, [r2, #0]
						  hadOvershoot = 1;
 800484a:	2301      	movs	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
					  }

					  if (abs(targetAngle - angleNow) < 0.01) break;
 800484e:	4b1d      	ldr	r3, [pc, #116]	@ (80048c4 <runFastestPathTask+0x23c>)
 8004850:	ed93 7a00 	vldr	s14, [r3]
 8004854:	4b18      	ldr	r3, [pc, #96]	@ (80048b8 <runFastestPathTask+0x230>)
 8004856:	edd3 7a00 	vldr	s15, [r3]
 800485a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800485e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004862:	ee17 3a90 	vmov	r3, s15
 8004866:	2b00      	cmp	r3, #0
 8004868:	db0d      	blt.n	8004886 <runFastestPathTask+0x1fe>
 800486a:	4b16      	ldr	r3, [pc, #88]	@ (80048c4 <runFastestPathTask+0x23c>)
 800486c:	ed93 7a00 	vldr	s14, [r3]
 8004870:	4b11      	ldr	r3, [pc, #68]	@ (80048b8 <runFastestPathTask+0x230>)
 8004872:	edd3 7a00 	vldr	s15, [r3]
 8004876:	ee77 7a67 	vsub.f32	s15, s14, s15
 800487a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800487e:	ee17 3a90 	vmov	r3, s15
 8004882:	2b00      	cmp	r3, #0
 8004884:	dd36      	ble.n	80048f4 <runFastestPathTask+0x26c>
					  last_curTask_tick = HAL_GetTick();
 8004886:	f002 fc05 	bl	8007094 <HAL_GetTick>
 800488a:	4603      	mov	r3, r0
 800488c:	4a14      	ldr	r2, [pc, #80]	@ (80048e0 <runFastestPathTask+0x258>)
 800488e:	6013      	str	r3, [r2, #0]
				  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8004890:	e75f      	b.n	8004752 <runFastestPathTask+0xca>
 8004892:	bf00      	nop
 8004894:	f3af 8000 	nop.w
 8004898:	66666666 	.word	0x66666666
 800489c:	40306666 	.word	0x40306666
 80048a0:	47ae147b 	.word	0x47ae147b
 80048a4:	3f847ae1 	.word	0x3f847ae1
 80048a8:	20000134 	.word	0x20000134
 80048ac:	20000744 	.word	0x20000744
 80048b0:	200006b0 	.word	0x200006b0
 80048b4:	41f00000 	.word	0x41f00000
 80048b8:	200006a0 	.word	0x200006a0
 80048bc:	200006a6 	.word	0x200006a6
 80048c0:	20000718 	.word	0x20000718
 80048c4:	2000069c 	.word	0x2000069c
 80048c8:	42b40000 	.word	0x42b40000
 80048cc:	20000700 	.word	0x20000700
 80048d0:	20000418 	.word	0x20000418
 80048d4:	20000580 	.word	0x20000580
 80048d8:	40020000 	.word	0x40020000
 80048dc:	200004f0 	.word	0x200004f0
 80048e0:	200006ac 	.word	0x200006ac
 80048e4:	200006a4 	.word	0x200006a4
 80048e8:	200003c4 	.word	0x200003c4
 80048ec:	40020400 	.word	0x40020400
 80048f0:	425c0000 	.word	0x425c0000
					  if (abs(targetAngle - angleNow) < 0.01) break;
 80048f4:	bf00      	nop
				  }

				} while (1);
			  __SET_MOTOR_DUTY(&htim8, 0, 0);
 80048f6:	4ba2      	ldr	r3, [pc, #648]	@ (8004b80 <runFastestPathTask+0x4f8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2200      	movs	r2, #0
 80048fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80048fe:	4ba0      	ldr	r3, [pc, #640]	@ (8004b80 <runFastestPathTask+0x4f8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2200      	movs	r2, #0
 8004904:	639a      	str	r2, [r3, #56]	@ 0x38
			  __RESET_SERVO_TURN(&htim1);
 8004906:	4b9f      	ldr	r3, [pc, #636]	@ (8004b84 <runFastestPathTask+0x4fc>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2246      	movs	r2, #70	@ 0x46
 800490c:	641a      	str	r2, [r3, #64]	@ 0x40
 800490e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004912:	f002 fbcb 	bl	80070ac <HAL_Delay>
			  osDelay(10);
 8004916:	200a      	movs	r0, #10
 8004918:	f007 ffc6 	bl	800c8a8 <osDelay>

			  obs_a = 30 * tanf(angle_left * PI / 180);
 800491c:	4b9a      	ldr	r3, [pc, #616]	@ (8004b88 <runFastestPathTask+0x500>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f7fb fe11 	bl	8000548 <__aeabi_f2d>
 8004926:	a394      	add	r3, pc, #592	@ (adr r3, 8004b78 <runFastestPathTask+0x4f0>)
 8004928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492c:	f7fb fe64 	bl	80005f8 <__aeabi_dmul>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	f04f 0200 	mov.w	r2, #0
 800493c:	4b93      	ldr	r3, [pc, #588]	@ (8004b8c <runFastestPathTask+0x504>)
 800493e:	f7fb ff85 	bl	800084c <__aeabi_ddiv>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	4610      	mov	r0, r2
 8004948:	4619      	mov	r1, r3
 800494a:	f7fc f94d 	bl	8000be8 <__aeabi_d2f>
 800494e:	4603      	mov	r3, r0
 8004950:	ee00 3a10 	vmov	s0, r3
 8004954:	f00d fc4c 	bl	80121f0 <tanf>
 8004958:	eef0 7a40 	vmov.f32	s15, s0
 800495c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8004960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004964:	4b8a      	ldr	r3, [pc, #552]	@ (8004b90 <runFastestPathTask+0x508>)
 8004966:	edc3 7a00 	vstr	s15, [r3]
			  angle_right = atanf((60 - obs_a) / 30) * 180 / PI;
 800496a:	4b89      	ldr	r3, [pc, #548]	@ (8004b90 <runFastestPathTask+0x508>)
 800496c:	edd3 7a00 	vldr	s15, [r3]
 8004970:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8004b94 <runFastestPathTask+0x50c>
 8004974:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004978:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 800497c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004980:	eeb0 0a47 	vmov.f32	s0, s14
 8004984:	f00d fb58 	bl	8012038 <atanf>
 8004988:	eef0 7a40 	vmov.f32	s15, s0
 800498c:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8004b98 <runFastestPathTask+0x510>
 8004990:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004994:	ee17 0a90 	vmov	r0, s15
 8004998:	f7fb fdd6 	bl	8000548 <__aeabi_f2d>
 800499c:	a376      	add	r3, pc, #472	@ (adr r3, 8004b78 <runFastestPathTask+0x4f0>)
 800499e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a2:	f7fb ff53 	bl	800084c <__aeabi_ddiv>
 80049a6:	4602      	mov	r2, r0
 80049a8:	460b      	mov	r3, r1
 80049aa:	4610      	mov	r0, r2
 80049ac:	4619      	mov	r1, r3
 80049ae:	f7fc f91b 	bl	8000be8 <__aeabi_d2f>
 80049b2:	4603      	mov	r3, r0
 80049b4:	4a79      	ldr	r2, [pc, #484]	@ (8004b9c <runFastestPathTask+0x514>)
 80049b6:	6013      	str	r3, [r2, #0]
			  x = sqrtf((60 - obs_a) * (60 - obs_a) + 900) - 23; // 23 robot length offset
 80049b8:	4b75      	ldr	r3, [pc, #468]	@ (8004b90 <runFastestPathTask+0x508>)
 80049ba:	edd3 7a00 	vldr	s15, [r3]
 80049be:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8004b94 <runFastestPathTask+0x50c>
 80049c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80049c6:	4b72      	ldr	r3, [pc, #456]	@ (8004b90 <runFastestPathTask+0x508>)
 80049c8:	edd3 7a00 	vldr	s15, [r3]
 80049cc:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8004b94 <runFastestPathTask+0x50c>
 80049d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80049d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d8:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8004ba0 <runFastestPathTask+0x518>
 80049dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049e0:	eeb0 0a67 	vmov.f32	s0, s15
 80049e4:	f00d fb0a 	bl	8011ffc <sqrtf>
 80049e8:	eef0 7a40 	vmov.f32	s15, s0
 80049ec:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 80049f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049f4:	4b6b      	ldr	r3, [pc, #428]	@ (8004ba4 <runFastestPathTask+0x51c>)
 80049f6:	edc3 7a00 	vstr	s15, [r3]
 80049fa:	e09e      	b.n	8004b3a <runFastestPathTask+0x4b2>

		  } else if (step == 2) {
 80049fc:	4b6a      	ldr	r3, [pc, #424]	@ (8004ba8 <runFastestPathTask+0x520>)
 80049fe:	f993 3000 	ldrsb.w	r3, [r3]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d105      	bne.n	8004a12 <runFastestPathTask+0x38a>
			  // 3: move forward until IR overshoot
			  RobotMoveUntilIROvershoot();
 8004a06:	f7ff f83b 	bl	8003a80 <RobotMoveUntilIROvershoot>
			  osDelay(10);
 8004a0a:	200a      	movs	r0, #10
 8004a0c:	f007 ff4c 	bl	800c8a8 <osDelay>
 8004a10:	e093      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 3) {
 8004a12:	4b65      	ldr	r3, [pc, #404]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a14:	f993 3000 	ldrsb.w	r3, [r3]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d105      	bne.n	8004a28 <runFastestPathTask+0x3a0>
			  // 4: Turn right by 180 degree
			  FASTESTPATH_TURN_RIGHT_180();
 8004a1c:	f7fe fec4 	bl	80037a8 <FASTESTPATH_TURN_RIGHT_180>
			  osDelay(10);
 8004a20:	200a      	movs	r0, #10
 8004a22:	f007 ff41 	bl	800c8a8 <osDelay>
 8004a26:	e088      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  } else if (step == 4){
 8004a28:	4b5f      	ldr	r3, [pc, #380]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a2a:	f993 3000 	ldrsb.w	r3, [r3]
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d105      	bne.n	8004a3e <runFastestPathTask+0x3b6>
			  // 5: move forward until right beside obstacle
			  RobotMoveUntilIRHit();
 8004a32:	f7ff f8cd 	bl	8003bd0 <RobotMoveUntilIRHit>
			  osDelay(10);
 8004a36:	200a      	movs	r0, #10
 8004a38:	f007 ff36 	bl	800c8a8 <osDelay>
 8004a3c:	e07d      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 5) {
 8004a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a40:	f993 3000 	ldrsb.w	r3, [r3]
 8004a44:	2b05      	cmp	r3, #5
 8004a46:	d105      	bne.n	8004a54 <runFastestPathTask+0x3cc>
			  // 6: move forward until IR overshoot
			  RobotMoveUntilIROvershoot();
 8004a48:	f7ff f81a 	bl	8003a80 <RobotMoveUntilIROvershoot>
			  osDelay(10);
 8004a4c:	200a      	movs	r0, #10
 8004a4e:	f007 ff2b 	bl	800c8a8 <osDelay>
 8004a52:	e072      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 6) {
 8004a54:	4b54      	ldr	r3, [pc, #336]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a56:	f993 3000 	ldrsb.w	r3, [r3]
 8004a5a:	2b06      	cmp	r3, #6
 8004a5c:	d105      	bne.n	8004a6a <runFastestPathTask+0x3e2>
			  // 7: Turn right by 90 degree
			  FASTESTPATH_TURN_RIGHT_90();
 8004a5e:	f7fe fe69 	bl	8003734 <FASTESTPATH_TURN_RIGHT_90>
			  osDelay(10);
 8004a62:	200a      	movs	r0, #10
 8004a64:	f007 ff20 	bl	800c8a8 <osDelay>
 8004a68:	e067      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 7) {
 8004a6a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a6c:	f993 3000 	ldrsb.w	r3, [r3]
 8004a70:	2b07      	cmp	r3, #7
 8004a72:	d105      	bne.n	8004a80 <runFastestPathTask+0x3f8>
			  // 8: move forward until IR overshoot
			  RobotMoveUntilIROvershoot();
 8004a74:	f7ff f804 	bl	8003a80 <RobotMoveUntilIROvershoot>
			  osDelay(10);
 8004a78:	200a      	movs	r0, #10
 8004a7a:	f007 ff15 	bl	800c8a8 <osDelay>
 8004a7e:	e05c      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 8) {
 8004a80:	4b49      	ldr	r3, [pc, #292]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004a82:	f993 3000 	ldrsb.w	r3, [r3]
 8004a86:	2b08      	cmp	r3, #8
 8004a88:	d11d      	bne.n	8004ac6 <runFastestPathTask+0x43e>
			  // 9: turn right by angle_right
			  __SET_SERVO_TURN_MAX(&htim1, 1);
 8004a8a:	4b3e      	ldr	r3, [pc, #248]	@ (8004b84 <runFastestPathTask+0x4fc>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	22dc      	movs	r2, #220	@ 0xdc
 8004a90:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a92:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004a96:	f002 fb09 	bl	80070ac <HAL_Delay>
			  __SET_MOTOR_DUTY(&htim8, 2000, 1000);
 8004a9a:	4b39      	ldr	r3, [pc, #228]	@ (8004b80 <runFastestPathTask+0x4f8>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004aa2:	635a      	str	r2, [r3, #52]	@ 0x34
 8004aa4:	4b36      	ldr	r3, [pc, #216]	@ (8004b80 <runFastestPathTask+0x4f8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004aac:	639a      	str	r2, [r3, #56]	@ 0x38
			  targetAngle = angle_right *-1;
 8004aae:	4b3b      	ldr	r3, [pc, #236]	@ (8004b9c <runFastestPathTask+0x514>)
 8004ab0:	edd3 7a00 	vldr	s15, [r3]
 8004ab4:	eef1 7a67 	vneg.f32	s15, s15
 8004ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8004bac <runFastestPathTask+0x524>)
 8004aba:	edc3 7a00 	vstr	s15, [r3]
			  RobotTurn(&targetAngle);
 8004abe:	483b      	ldr	r0, [pc, #236]	@ (8004bac <runFastestPathTask+0x524>)
 8004ac0:	f7fe fce6 	bl	8003490 <RobotTurn>
 8004ac4:	e039      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 9) {
 8004ac6:	4b38      	ldr	r3, [pc, #224]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004ac8:	f993 3000 	ldrsb.w	r3, [r3]
 8004acc:	2b09      	cmp	r3, #9
 8004ace:	d109      	bne.n	8004ae4 <runFastestPathTask+0x45c>
			  //10: move until center of the original path
			  targetDist = x;
 8004ad0:	4b34      	ldr	r3, [pc, #208]	@ (8004ba4 <runFastestPathTask+0x51c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a36      	ldr	r2, [pc, #216]	@ (8004bb0 <runFastestPathTask+0x528>)
 8004ad6:	6013      	str	r3, [r2, #0]
			  RobotMoveDist(&targetDist, 1, SPEED_MODE_T);
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2101      	movs	r1, #1
 8004adc:	4834      	ldr	r0, [pc, #208]	@ (8004bb0 <runFastestPathTask+0x528>)
 8004ade:	f7fe f863 	bl	8002ba8 <RobotMoveDist>
 8004ae2:	e02a      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  }else if (step == 10) {
 8004ae4:	4b30      	ldr	r3, [pc, #192]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8004aea:	2b0a      	cmp	r3, #10
 8004aec:	d119      	bne.n	8004b22 <runFastestPathTask+0x49a>
			  //11: turn left to face the carpark
			  __SET_SERVO_TURN_MAX(&htim1, 0);
 8004aee:	4b25      	ldr	r3, [pc, #148]	@ (8004b84 <runFastestPathTask+0x4fc>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	220a      	movs	r2, #10
 8004af4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004af6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004afa:	f002 fad7 	bl	80070ac <HAL_Delay>
			  __SET_MOTOR_DUTY(&htim8, 1000, 2000);
 8004afe:	4b20      	ldr	r3, [pc, #128]	@ (8004b80 <runFastestPathTask+0x4f8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b06:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b08:	4b1d      	ldr	r3, [pc, #116]	@ (8004b80 <runFastestPathTask+0x4f8>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004b10:	639a      	str	r2, [r3, #56]	@ 0x38
			  targetAngle = angle_right;
 8004b12:	4b22      	ldr	r3, [pc, #136]	@ (8004b9c <runFastestPathTask+0x514>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a25      	ldr	r2, [pc, #148]	@ (8004bac <runFastestPathTask+0x524>)
 8004b18:	6013      	str	r3, [r2, #0]
			  RobotTurn(&targetAngle);
 8004b1a:	4824      	ldr	r0, [pc, #144]	@ (8004bac <runFastestPathTask+0x524>)
 8004b1c:	f7fe fcb8 	bl	8003490 <RobotTurn>
 8004b20:	e00b      	b.n	8004b3a <runFastestPathTask+0x4b2>
		  } else if (step == 11) {
 8004b22:	4b21      	ldr	r3, [pc, #132]	@ (8004ba8 <runFastestPathTask+0x520>)
 8004b24:	f993 3000 	ldrsb.w	r3, [r3]
 8004b28:	2b0b      	cmp	r3, #11
 8004b2a:	d106      	bne.n	8004b3a <runFastestPathTask+0x4b2>
			  //12: back to the carpark
			  targetDist = 15;
 8004b2c:	4b20      	ldr	r3, [pc, #128]	@ (8004bb0 <runFastestPathTask+0x528>)
 8004b2e:	4a21      	ldr	r2, [pc, #132]	@ (8004bb4 <runFastestPathTask+0x52c>)
 8004b30:	601a      	str	r2, [r3, #0]
			  RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 8004b32:	2102      	movs	r1, #2
 8004b34:	481e      	ldr	r0, [pc, #120]	@ (8004bb0 <runFastestPathTask+0x528>)
 8004b36:	f7fe f9cb 	bl	8002ed0 <RobotMoveDistObstacle>
		  }

		  clickOnce = 0;
 8004b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8004bb8 <runFastestPathTask+0x530>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 8004b40:	4b1e      	ldr	r3, [pc, #120]	@ (8004bbc <runFastestPathTask+0x534>)
 8004b42:	781a      	ldrb	r2, [r3, #0]
 8004b44:	4b1e      	ldr	r3, [pc, #120]	@ (8004bc0 <runFastestPathTask+0x538>)
 8004b46:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8004b48:	4b1c      	ldr	r3, [pc, #112]	@ (8004bbc <runFastestPathTask+0x534>)
 8004b4a:	220b      	movs	r2, #11
 8004b4c:	701a      	strb	r2, [r3, #0]
		  __CLEAR_CURCMD(curCmd);
 8004b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc4 <runFastestPathTask+0x53c>)
 8004b50:	2264      	movs	r2, #100	@ 0x64
 8004b52:	701a      	strb	r2, [r3, #0]
 8004b54:	4b1b      	ldr	r3, [pc, #108]	@ (8004bc4 <runFastestPathTask+0x53c>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	805a      	strh	r2, [r3, #2]
		  __ACK_TASK_DONE(&huart3, rxMsg);
 8004b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc8 <runFastestPathTask+0x540>)
 8004b5c:	210f      	movs	r1, #15
 8004b5e:	481b      	ldr	r0, [pc, #108]	@ (8004bcc <runFastestPathTask+0x544>)
 8004b60:	f00b f8ec 	bl	800fd3c <sniprintf>
 8004b64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b68:	2206      	movs	r2, #6
 8004b6a:	4919      	ldr	r1, [pc, #100]	@ (8004bd0 <runFastestPathTask+0x548>)
 8004b6c:	4819      	ldr	r0, [pc, #100]	@ (8004bd4 <runFastestPathTask+0x54c>)
 8004b6e:	f006 fd60 	bl	800b632 <HAL_UART_Transmit>
	  if (curTask != TASK_FASTESTPATH) osDelay(1000);
 8004b72:	e58f      	b.n	8004694 <runFastestPathTask+0xc>
 8004b74:	f3af 8000 	nop.w
 8004b78:	54524550 	.word	0x54524550
 8004b7c:	400921fb 	.word	0x400921fb
 8004b80:	20000580 	.word	0x20000580
 8004b84:	20000418 	.word	0x20000418
 8004b88:	20000718 	.word	0x20000718
 8004b8c:	40668000 	.word	0x40668000
 8004b90:	20000710 	.word	0x20000710
 8004b94:	42700000 	.word	0x42700000
 8004b98:	43340000 	.word	0x43340000
 8004b9c:	2000071c 	.word	0x2000071c
 8004ba0:	44610000 	.word	0x44610000
 8004ba4:	20000714 	.word	0x20000714
 8004ba8:	20000744 	.word	0x20000744
 8004bac:	2000069c 	.word	0x2000069c
 8004bb0:	200006b0 	.word	0x200006b0
 8004bb4:	41700000 	.word	0x41700000
 8004bb8:	20000740 	.word	0x20000740
 8004bbc:	20000134 	.word	0x20000134
 8004bc0:	20000135 	.word	0x20000135
 8004bc4:	20000684 	.word	0x20000684
 8004bc8:	08012d6c 	.word	0x08012d6c
 8004bcc:	20000688 	.word	0x20000688
 8004bd0:	08012d74 	.word	0x08012d74
 8004bd4:	200005c8 	.word	0x200005c8

08004bd8 <runBuzzerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runBuzzerTask */
void runBuzzerTask(void *argument)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBuzzerTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_BUZZER) osDelay(1000);
 8004be0:	4b31      	ldr	r3, [pc, #196]	@ (8004ca8 <runBuzzerTask+0xd0>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	2b0a      	cmp	r3, #10
 8004be6:	d01c      	beq.n	8004c22 <runBuzzerTask+0x4a>
 8004be8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004bec:	f007 fe5c 	bl	800c8a8 <osDelay>
 8004bf0:	e7f6      	b.n	8004be0 <runBuzzerTask+0x8>
	  else {
		  while (curCmd.val > 0) {
			  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004bf8:	482c      	ldr	r0, [pc, #176]	@ (8004cac <runBuzzerTask+0xd4>)
 8004bfa:	f003 faf3 	bl	80081e4 <HAL_GPIO_WritePin>
			  osDelay(100);
 8004bfe:	2064      	movs	r0, #100	@ 0x64
 8004c00:	f007 fe52 	bl	800c8a8 <osDelay>
			  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8004c04:	2200      	movs	r2, #0
 8004c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c0a:	4828      	ldr	r0, [pc, #160]	@ (8004cac <runBuzzerTask+0xd4>)
 8004c0c:	f003 faea 	bl	80081e4 <HAL_GPIO_WritePin>
			  osDelay(100);
 8004c10:	2064      	movs	r0, #100	@ 0x64
 8004c12:	f007 fe49 	bl	800c8a8 <osDelay>
			  curCmd.val--;
 8004c16:	4b26      	ldr	r3, [pc, #152]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c18:	885b      	ldrh	r3, [r3, #2]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	4b24      	ldr	r3, [pc, #144]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c20:	805a      	strh	r2, [r3, #2]
		  while (curCmd.val > 0) {
 8004c22:	4b23      	ldr	r3, [pc, #140]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c24:	885b      	ldrh	r3, [r3, #2]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e3      	bne.n	8004bf2 <runBuzzerTask+0x1a>
		  }
		  prevTask = curTask;
 8004c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca8 <runBuzzerTask+0xd0>)
 8004c2c:	781a      	ldrb	r2, [r3, #0]
 8004c2e:	4b21      	ldr	r3, [pc, #132]	@ (8004cb4 <runBuzzerTask+0xdc>)
 8004c30:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <runBuzzerTask+0xd0>)
 8004c34:	220b      	movs	r2, #11
 8004c36:	701a      	strb	r2, [r3, #0]
		  clickOnce = 0;
 8004c38:	4b1f      	ldr	r3, [pc, #124]	@ (8004cb8 <runBuzzerTask+0xe0>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]


		  if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8004c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c40:	781a      	ldrb	r2, [r3, #0]
 8004c42:	4b1e      	ldr	r3, [pc, #120]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c44:	785b      	ldrb	r3, [r3, #1]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d112      	bne.n	8004c70 <runBuzzerTask+0x98>
				__CLEAR_CURCMD(curCmd);
 8004c4a:	4b19      	ldr	r3, [pc, #100]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c4c:	2264      	movs	r2, #100	@ 0x64
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	4b17      	ldr	r3, [pc, #92]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 8004c56:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc0 <runBuzzerTask+0xe8>)
 8004c58:	210f      	movs	r1, #15
 8004c5a:	481a      	ldr	r0, [pc, #104]	@ (8004cc4 <runBuzzerTask+0xec>)
 8004c5c:	f00b f86e 	bl	800fd3c <sniprintf>
 8004c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c64:	2206      	movs	r2, #6
 8004c66:	4918      	ldr	r1, [pc, #96]	@ (8004cc8 <runBuzzerTask+0xf0>)
 8004c68:	4818      	ldr	r0, [pc, #96]	@ (8004ccc <runBuzzerTask+0xf4>)
 8004c6a:	f006 fce2 	bl	800b632 <HAL_UART_Transmit>
 8004c6e:	e7b7      	b.n	8004be0 <runBuzzerTask+0x8>
			} else __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004c70:	4b12      	ldr	r3, [pc, #72]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c72:	785b      	ldrb	r3, [r3, #1]
 8004c74:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb0 <runBuzzerTask+0xd8>)
 8004c76:	4911      	ldr	r1, [pc, #68]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	4b0e      	ldr	r3, [pc, #56]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c82:	785b      	ldrb	r3, [r3, #1]
 8004c84:	3301      	adds	r3, #1
 8004c86:	4a0d      	ldr	r2, [pc, #52]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c88:	7892      	ldrb	r2, [r2, #2]
 8004c8a:	fb93 f1f2 	sdiv	r1, r3, r2
 8004c8e:	fb01 f202 	mul.w	r2, r1, r2
 8004c92:	1a9b      	subs	r3, r3, r2
 8004c94:	b2da      	uxtb	r2, r3
 8004c96:	4b09      	ldr	r3, [pc, #36]	@ (8004cbc <runBuzzerTask+0xe4>)
 8004c98:	705a      	strb	r2, [r3, #1]
 8004c9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004cd0 <runBuzzerTask+0xf8>)
 8004c9c:	210f      	movs	r1, #15
 8004c9e:	4809      	ldr	r0, [pc, #36]	@ (8004cc4 <runBuzzerTask+0xec>)
 8004ca0:	f00b f84c 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_BUZZER) osDelay(1000);
 8004ca4:	e79c      	b.n	8004be0 <runBuzzerTask+0x8>
 8004ca6:	bf00      	nop
 8004ca8:	20000134 	.word	0x20000134
 8004cac:	40020400 	.word	0x40020400
 8004cb0:	20000684 	.word	0x20000684
 8004cb4:	20000135 	.word	0x20000135
 8004cb8:	20000740 	.word	0x20000740
 8004cbc:	20000650 	.word	0x20000650
 8004cc0:	08012d6c 	.word	0x08012d6c
 8004cc4:	20000688 	.word	0x20000688
 8004cc8:	08012d74 	.word	0x08012d74
 8004ccc:	200005c8 	.word	0x200005c8
 8004cd0:	08012d7c 	.word	0x08012d7c

08004cd4 <runFLTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b092      	sub	sp, #72	@ 0x48
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFLTask */
  /* Infinite loop */
	uint8_t message1[20], message2[20], message3[20];
  for(;;)
  {
	  if (curTask != TASK_FL) osDelay(1000);
 8004cdc:	4b97      	ldr	r3, [pc, #604]	@ (8004f3c <runFLTask+0x268>)
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d004      	beq.n	8004cee <runFLTask+0x1a>
 8004ce4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ce8:	f007 fdde 	bl	800c8a8 <osDelay>
 8004cec:	e7f6      	b.n	8004cdc <runFLTask+0x8>
	  else {
//		  osDelay(3000); // video demo only
		  switch(curCmd.val) {
 8004cee:	4b94      	ldr	r3, [pc, #592]	@ (8004f40 <runFLTask+0x26c>)
 8004cf0:	885b      	ldrh	r3, [r3, #2]
 8004cf2:	2b14      	cmp	r3, #20
 8004cf4:	f000 8081 	beq.w	8004dfa <runFLTask+0x126>
 8004cf8:	2b1e      	cmp	r3, #30
 8004cfa:	f040 8107 	bne.w	8004f0c <runFLTask+0x238>
		  case 30: // FL30 (4x2)
			  __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 8004cfe:	4b91      	ldr	r3, [pc, #580]	@ (8004f44 <runFLTask+0x270>)
 8004d00:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8004d04:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8004f48 <runFLTask+0x274>
 8004d08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d10:	dd01      	ble.n	8004d16 <runFLTask+0x42>
 8004d12:	23dc      	movs	r3, #220	@ 0xdc
 8004d14:	e012      	b.n	8004d3c <runFLTask+0x68>
 8004d16:	4b8b      	ldr	r3, [pc, #556]	@ (8004f44 <runFLTask+0x270>)
 8004d18:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8004d1c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d28:	d501      	bpl.n	8004d2e <runFLTask+0x5a>
 8004d2a:	230a      	movs	r3, #10
 8004d2c:	e006      	b.n	8004d3c <runFLTask+0x68>
 8004d2e:	4b85      	ldr	r3, [pc, #532]	@ (8004f44 <runFLTask+0x270>)
 8004d30:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8004d34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d38:	ee17 3a90 	vmov	r3, s15
 8004d3c:	4a83      	ldr	r2, [pc, #524]	@ (8004f4c <runFLTask+0x278>)
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d42:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004d46:	f002 f9b1 	bl	80070ac <HAL_Delay>
 8004d4a:	4b7e      	ldr	r3, [pc, #504]	@ (8004f44 <runFLTask+0x270>)
 8004d4c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8004d50:	4a7f      	ldr	r2, [pc, #508]	@ (8004f50 <runFLTask+0x27c>)
 8004d52:	6013      	str	r3, [r2, #0]
 8004d54:	4b7b      	ldr	r3, [pc, #492]	@ (8004f44 <runFLTask+0x270>)
 8004d56:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf0c      	ite	eq
 8004d5e:	2301      	moveq	r3, #1
 8004d60:	2300      	movne	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	2104      	movs	r1, #4
 8004d68:	487a      	ldr	r0, [pc, #488]	@ (8004f54 <runFLTask+0x280>)
 8004d6a:	f003 fa3b 	bl	80081e4 <HAL_GPIO_WritePin>
 8004d6e:	4b75      	ldr	r3, [pc, #468]	@ (8004f44 <runFLTask+0x270>)
 8004d70:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf14      	ite	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	2300      	moveq	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	461a      	mov	r2, r3
 8004d80:	2108      	movs	r1, #8
 8004d82:	4874      	ldr	r0, [pc, #464]	@ (8004f54 <runFLTask+0x280>)
 8004d84:	f003 fa2e 	bl	80081e4 <HAL_GPIO_WritePin>
 8004d88:	4b6e      	ldr	r3, [pc, #440]	@ (8004f44 <runFLTask+0x270>)
 8004d8a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	bf0c      	ite	eq
 8004d92:	2301      	moveq	r3, #1
 8004d94:	2300      	movne	r3, #0
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	461a      	mov	r2, r3
 8004d9a:	2120      	movs	r1, #32
 8004d9c:	486d      	ldr	r0, [pc, #436]	@ (8004f54 <runFLTask+0x280>)
 8004d9e:	f003 fa21 	bl	80081e4 <HAL_GPIO_WritePin>
 8004da2:	4b68      	ldr	r3, [pc, #416]	@ (8004f44 <runFLTask+0x270>)
 8004da4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bf14      	ite	ne
 8004dac:	2301      	movne	r3, #1
 8004dae:	2300      	moveq	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	461a      	mov	r2, r3
 8004db4:	2110      	movs	r1, #16
 8004db6:	4867      	ldr	r0, [pc, #412]	@ (8004f54 <runFLTask+0x280>)
 8004db8:	f003 fa14 	bl	80081e4 <HAL_GPIO_WritePin>
 8004dbc:	4b61      	ldr	r3, [pc, #388]	@ (8004f44 <runFLTask+0x270>)
 8004dbe:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	@ 0xf0
 8004dc2:	4b65      	ldr	r3, [pc, #404]	@ (8004f58 <runFLTask+0x284>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	635a      	str	r2, [r3, #52]	@ 0x34
 8004dc8:	4b5e      	ldr	r3, [pc, #376]	@ (8004f44 <runFLTask+0x270>)
 8004dca:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	@ 0xf2
 8004dce:	4b62      	ldr	r3, [pc, #392]	@ (8004f58 <runFLTask+0x284>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8004dd4:	485e      	ldr	r0, [pc, #376]	@ (8004f50 <runFLTask+0x27c>)
 8004dd6:	f7fe fb5b 	bl	8003490 <RobotTurn>
			  osDelay(10);
 8004dda:	200a      	movs	r0, #10
 8004ddc:	f007 fd64 	bl	800c8a8 <osDelay>
			  targetDist = 4;
 8004de0:	4b5e      	ldr	r3, [pc, #376]	@ (8004f5c <runFLTask+0x288>)
 8004de2:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8004de6:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004de8:	2200      	movs	r2, #0
 8004dea:	2100      	movs	r1, #0
 8004dec:	485b      	ldr	r0, [pc, #364]	@ (8004f5c <runFLTask+0x288>)
 8004dee:	f7fd fedb 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8004df2:	200a      	movs	r0, #10
 8004df4:	f007 fd58 	bl	800c8a8 <osDelay>
			  break;
 8004df8:	e10e      	b.n	8005018 <runFLTask+0x344>
		  case 20: // FL20 (outdoor 3x1)
			  targetDist = 4;
 8004dfa:	4b58      	ldr	r3, [pc, #352]	@ (8004f5c <runFLTask+0x288>)
 8004dfc:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8004e00:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004e02:	2200      	movs	r2, #0
 8004e04:	2100      	movs	r1, #0
 8004e06:	4855      	ldr	r0, [pc, #340]	@ (8004f5c <runFLTask+0x288>)
 8004e08:	f7fd fece 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8004e0c:	200a      	movs	r0, #10
 8004e0e:	f007 fd4b 	bl	800c8a8 <osDelay>
			  __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 8004e12:	4b4c      	ldr	r3, [pc, #304]	@ (8004f44 <runFLTask+0x270>)
 8004e14:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8004e18:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8004f48 <runFLTask+0x274>
 8004e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e24:	dd01      	ble.n	8004e2a <runFLTask+0x156>
 8004e26:	23dc      	movs	r3, #220	@ 0xdc
 8004e28:	e012      	b.n	8004e50 <runFLTask+0x17c>
 8004e2a:	4b46      	ldr	r3, [pc, #280]	@ (8004f44 <runFLTask+0x270>)
 8004e2c:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8004e30:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3c:	d501      	bpl.n	8004e42 <runFLTask+0x16e>
 8004e3e:	230a      	movs	r3, #10
 8004e40:	e006      	b.n	8004e50 <runFLTask+0x17c>
 8004e42:	4b40      	ldr	r3, [pc, #256]	@ (8004f44 <runFLTask+0x270>)
 8004e44:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8004e48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e4c:	ee17 3a90 	vmov	r3, s15
 8004e50:	4a3e      	ldr	r2, [pc, #248]	@ (8004f4c <runFLTask+0x278>)
 8004e52:	6812      	ldr	r2, [r2, #0]
 8004e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e56:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004e5a:	f002 f927 	bl	80070ac <HAL_Delay>
 8004e5e:	4b39      	ldr	r3, [pc, #228]	@ (8004f44 <runFLTask+0x270>)
 8004e60:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004e64:	4a3a      	ldr	r2, [pc, #232]	@ (8004f50 <runFLTask+0x27c>)
 8004e66:	6013      	str	r3, [r2, #0]
 8004e68:	4b36      	ldr	r3, [pc, #216]	@ (8004f44 <runFLTask+0x270>)
 8004e6a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	bf0c      	ite	eq
 8004e72:	2301      	moveq	r3, #1
 8004e74:	2300      	movne	r3, #0
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2104      	movs	r1, #4
 8004e7c:	4835      	ldr	r0, [pc, #212]	@ (8004f54 <runFLTask+0x280>)
 8004e7e:	f003 f9b1 	bl	80081e4 <HAL_GPIO_WritePin>
 8004e82:	4b30      	ldr	r3, [pc, #192]	@ (8004f44 <runFLTask+0x270>)
 8004e84:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	bf14      	ite	ne
 8004e8c:	2301      	movne	r3, #1
 8004e8e:	2300      	moveq	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	2108      	movs	r1, #8
 8004e96:	482f      	ldr	r0, [pc, #188]	@ (8004f54 <runFLTask+0x280>)
 8004e98:	f003 f9a4 	bl	80081e4 <HAL_GPIO_WritePin>
 8004e9c:	4b29      	ldr	r3, [pc, #164]	@ (8004f44 <runFLTask+0x270>)
 8004e9e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bf0c      	ite	eq
 8004ea6:	2301      	moveq	r3, #1
 8004ea8:	2300      	movne	r3, #0
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	461a      	mov	r2, r3
 8004eae:	2120      	movs	r1, #32
 8004eb0:	4828      	ldr	r0, [pc, #160]	@ (8004f54 <runFLTask+0x280>)
 8004eb2:	f003 f997 	bl	80081e4 <HAL_GPIO_WritePin>
 8004eb6:	4b23      	ldr	r3, [pc, #140]	@ (8004f44 <runFLTask+0x270>)
 8004eb8:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	bf14      	ite	ne
 8004ec0:	2301      	movne	r3, #1
 8004ec2:	2300      	moveq	r3, #0
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	2110      	movs	r1, #16
 8004eca:	4822      	ldr	r0, [pc, #136]	@ (8004f54 <runFLTask+0x280>)
 8004ecc:	f003 f98a 	bl	80081e4 <HAL_GPIO_WritePin>
 8004ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f44 <runFLTask+0x270>)
 8004ed2:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	@ 0xb0
 8004ed6:	4b20      	ldr	r3, [pc, #128]	@ (8004f58 <runFLTask+0x284>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	635a      	str	r2, [r3, #52]	@ 0x34
 8004edc:	4b19      	ldr	r3, [pc, #100]	@ (8004f44 <runFLTask+0x270>)
 8004ede:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	@ 0xb2
 8004ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <runFLTask+0x284>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8004ee8:	4819      	ldr	r0, [pc, #100]	@ (8004f50 <runFLTask+0x27c>)
 8004eea:	f7fe fad1 	bl	8003490 <RobotTurn>
			  osDelay(10);
 8004eee:	200a      	movs	r0, #10
 8004ef0:	f007 fcda 	bl	800c8a8 <osDelay>
			  targetDist = 7;
 8004ef4:	4b19      	ldr	r3, [pc, #100]	@ (8004f5c <runFLTask+0x288>)
 8004ef6:	4a1a      	ldr	r2, [pc, #104]	@ (8004f60 <runFLTask+0x28c>)
 8004ef8:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004efa:	2200      	movs	r2, #0
 8004efc:	2100      	movs	r1, #0
 8004efe:	4817      	ldr	r0, [pc, #92]	@ (8004f5c <runFLTask+0x288>)
 8004f00:	f7fd fe52 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8004f04:	200a      	movs	r0, #10
 8004f06:	f007 fccf 	bl	800c8a8 <osDelay>
			  break;
 8004f0a:	e085      	b.n	8005018 <runFLTask+0x344>
		  default: // FL00 (indoor 3x1)
			  //targetDist = 4;
			  //RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
			  //osDelay(10);
			  __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f44 <runFLTask+0x270>)
 8004f0e:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8004f12:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004f48 <runFLTask+0x274>
 8004f16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1e:	dd01      	ble.n	8004f24 <runFLTask+0x250>
 8004f20:	23dc      	movs	r3, #220	@ 0xdc
 8004f22:	e026      	b.n	8004f72 <runFLTask+0x29e>
 8004f24:	4b07      	ldr	r3, [pc, #28]	@ (8004f44 <runFLTask+0x270>)
 8004f26:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8004f2a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f36:	d515      	bpl.n	8004f64 <runFLTask+0x290>
 8004f38:	230a      	movs	r3, #10
 8004f3a:	e01a      	b.n	8004f72 <runFLTask+0x29e>
 8004f3c:	20000134 	.word	0x20000134
 8004f40:	20000684 	.word	0x20000684
 8004f44:	20000004 	.word	0x20000004
 8004f48:	435c0000 	.word	0x435c0000
 8004f4c:	20000418 	.word	0x20000418
 8004f50:	2000069c 	.word	0x2000069c
 8004f54:	40020000 	.word	0x40020000
 8004f58:	20000580 	.word	0x20000580
 8004f5c:	200006b0 	.word	0x200006b0
 8004f60:	40e00000 	.word	0x40e00000
 8004f64:	4b4b      	ldr	r3, [pc, #300]	@ (8005094 <runFLTask+0x3c0>)
 8004f66:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8004f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f6e:	ee17 3a90 	vmov	r3, s15
 8004f72:	4a49      	ldr	r2, [pc, #292]	@ (8005098 <runFLTask+0x3c4>)
 8004f74:	6812      	ldr	r2, [r2, #0]
 8004f76:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f78:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004f7c:	f002 f896 	bl	80070ac <HAL_Delay>
 8004f80:	4b44      	ldr	r3, [pc, #272]	@ (8005094 <runFLTask+0x3c0>)
 8004f82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f84:	4a45      	ldr	r2, [pc, #276]	@ (800509c <runFLTask+0x3c8>)
 8004f86:	6013      	str	r3, [r2, #0]
 8004f88:	4b42      	ldr	r3, [pc, #264]	@ (8005094 <runFLTask+0x3c0>)
 8004f8a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	bf0c      	ite	eq
 8004f92:	2301      	moveq	r3, #1
 8004f94:	2300      	movne	r3, #0
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	461a      	mov	r2, r3
 8004f9a:	2104      	movs	r1, #4
 8004f9c:	4840      	ldr	r0, [pc, #256]	@ (80050a0 <runFLTask+0x3cc>)
 8004f9e:	f003 f921 	bl	80081e4 <HAL_GPIO_WritePin>
 8004fa2:	4b3c      	ldr	r3, [pc, #240]	@ (8005094 <runFLTask+0x3c0>)
 8004fa4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	bf14      	ite	ne
 8004fac:	2301      	movne	r3, #1
 8004fae:	2300      	moveq	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	2108      	movs	r1, #8
 8004fb6:	483a      	ldr	r0, [pc, #232]	@ (80050a0 <runFLTask+0x3cc>)
 8004fb8:	f003 f914 	bl	80081e4 <HAL_GPIO_WritePin>
 8004fbc:	4b35      	ldr	r3, [pc, #212]	@ (8005094 <runFLTask+0x3c0>)
 8004fbe:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	bf0c      	ite	eq
 8004fc6:	2301      	moveq	r3, #1
 8004fc8:	2300      	movne	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	461a      	mov	r2, r3
 8004fce:	2120      	movs	r1, #32
 8004fd0:	4833      	ldr	r0, [pc, #204]	@ (80050a0 <runFLTask+0x3cc>)
 8004fd2:	f003 f907 	bl	80081e4 <HAL_GPIO_WritePin>
 8004fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8005094 <runFLTask+0x3c0>)
 8004fd8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	bf14      	ite	ne
 8004fe0:	2301      	movne	r3, #1
 8004fe2:	2300      	moveq	r3, #0
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	2110      	movs	r1, #16
 8004fea:	482d      	ldr	r0, [pc, #180]	@ (80050a0 <runFLTask+0x3cc>)
 8004fec:	f003 f8fa 	bl	80081e4 <HAL_GPIO_WritePin>
 8004ff0:	4b28      	ldr	r3, [pc, #160]	@ (8005094 <runFLTask+0x3c0>)
 8004ff2:	f8b3 2070 	ldrh.w	r2, [r3, #112]	@ 0x70
 8004ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80050a4 <runFLTask+0x3d0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ffc:	4b25      	ldr	r3, [pc, #148]	@ (8005094 <runFLTask+0x3c0>)
 8004ffe:	f8b3 2072 	ldrh.w	r2, [r3, #114]	@ 0x72
 8005002:	4b28      	ldr	r3, [pc, #160]	@ (80050a4 <runFLTask+0x3d0>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	639a      	str	r2, [r3, #56]	@ 0x38
//			  cfgs[CONFIG_FL00].rightDuty += 100;
//			  sprintf(message2, "PWM:%d , %d", cfgs[CONFIG_FL00].leftDuty, cfgs[CONFIG_FL00].rightDuty );
//			  		OLED_ShowString(0, 30, message2);
//			  		sprintf(message3, "PWM:%d , %d", cfgs[CONFIG_FR00].leftDuty, cfgs[CONFIG_FR00].rightDuty );
//			  		OLED_ShowString(0, 50, message3);
			  RobotTurn(&targetAngle);
 8005008:	4824      	ldr	r0, [pc, #144]	@ (800509c <runFLTask+0x3c8>)
 800500a:	f7fe fa41 	bl	8003490 <RobotTurn>
			  //Wait();
			  osDelay(1000);
 800500e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005012:	f007 fc49 	bl	800c8a8 <osDelay>
//			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
//			  osDelay(10);
//			  targetDist = 5;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  break;
 8005016:	bf00      	nop
		  }


		  clickOnce = 0;
 8005018:	4b23      	ldr	r3, [pc, #140]	@ (80050a8 <runFLTask+0x3d4>)
 800501a:	2200      	movs	r2, #0
 800501c:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 800501e:	4b23      	ldr	r3, [pc, #140]	@ (80050ac <runFLTask+0x3d8>)
 8005020:	781a      	ldrb	r2, [r3, #0]
 8005022:	4b23      	ldr	r3, [pc, #140]	@ (80050b0 <runFLTask+0x3dc>)
 8005024:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8005026:	4b21      	ldr	r3, [pc, #132]	@ (80050ac <runFLTask+0x3d8>)
 8005028:	220b      	movs	r2, #11
 800502a:	701a      	strb	r2, [r3, #0]

		  if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 800502c:	4b21      	ldr	r3, [pc, #132]	@ (80050b4 <runFLTask+0x3e0>)
 800502e:	781a      	ldrb	r2, [r3, #0]
 8005030:	4b20      	ldr	r3, [pc, #128]	@ (80050b4 <runFLTask+0x3e0>)
 8005032:	785b      	ldrb	r3, [r3, #1]
 8005034:	429a      	cmp	r2, r3
 8005036:	d112      	bne.n	800505e <runFLTask+0x38a>
				__CLEAR_CURCMD(curCmd);
 8005038:	4b1f      	ldr	r3, [pc, #124]	@ (80050b8 <runFLTask+0x3e4>)
 800503a:	2264      	movs	r2, #100	@ 0x64
 800503c:	701a      	strb	r2, [r3, #0]
 800503e:	4b1e      	ldr	r3, [pc, #120]	@ (80050b8 <runFLTask+0x3e4>)
 8005040:	2200      	movs	r2, #0
 8005042:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 8005044:	4a1d      	ldr	r2, [pc, #116]	@ (80050bc <runFLTask+0x3e8>)
 8005046:	210f      	movs	r1, #15
 8005048:	481d      	ldr	r0, [pc, #116]	@ (80050c0 <runFLTask+0x3ec>)
 800504a:	f00a fe77 	bl	800fd3c <sniprintf>
 800504e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005052:	2206      	movs	r2, #6
 8005054:	491b      	ldr	r1, [pc, #108]	@ (80050c4 <runFLTask+0x3f0>)
 8005056:	481c      	ldr	r0, [pc, #112]	@ (80050c8 <runFLTask+0x3f4>)
 8005058:	f006 faeb 	bl	800b632 <HAL_UART_Transmit>
 800505c:	e63e      	b.n	8004cdc <runFLTask+0x8>
		  } else __READ_COMMAND(cQueue, curCmd, rxMsg);
 800505e:	4b15      	ldr	r3, [pc, #84]	@ (80050b4 <runFLTask+0x3e0>)
 8005060:	785b      	ldrb	r3, [r3, #1]
 8005062:	4a15      	ldr	r2, [pc, #84]	@ (80050b8 <runFLTask+0x3e4>)
 8005064:	4913      	ldr	r1, [pc, #76]	@ (80050b4 <runFLTask+0x3e0>)
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	6013      	str	r3, [r2, #0]
 800506e:	4b11      	ldr	r3, [pc, #68]	@ (80050b4 <runFLTask+0x3e0>)
 8005070:	785b      	ldrb	r3, [r3, #1]
 8005072:	3301      	adds	r3, #1
 8005074:	4a0f      	ldr	r2, [pc, #60]	@ (80050b4 <runFLTask+0x3e0>)
 8005076:	7892      	ldrb	r2, [r2, #2]
 8005078:	fb93 f1f2 	sdiv	r1, r3, r2
 800507c:	fb01 f202 	mul.w	r2, r1, r2
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	b2da      	uxtb	r2, r3
 8005084:	4b0b      	ldr	r3, [pc, #44]	@ (80050b4 <runFLTask+0x3e0>)
 8005086:	705a      	strb	r2, [r3, #1]
 8005088:	4a10      	ldr	r2, [pc, #64]	@ (80050cc <runFLTask+0x3f8>)
 800508a:	210f      	movs	r1, #15
 800508c:	480c      	ldr	r0, [pc, #48]	@ (80050c0 <runFLTask+0x3ec>)
 800508e:	f00a fe55 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_FL) osDelay(1000);
 8005092:	e623      	b.n	8004cdc <runFLTask+0x8>
 8005094:	20000004 	.word	0x20000004
 8005098:	20000418 	.word	0x20000418
 800509c:	2000069c 	.word	0x2000069c
 80050a0:	40020000 	.word	0x40020000
 80050a4:	20000580 	.word	0x20000580
 80050a8:	20000740 	.word	0x20000740
 80050ac:	20000134 	.word	0x20000134
 80050b0:	20000135 	.word	0x20000135
 80050b4:	20000650 	.word	0x20000650
 80050b8:	20000684 	.word	0x20000684
 80050bc:	08012d6c 	.word	0x08012d6c
 80050c0:	20000688 	.word	0x20000688
 80050c4:	08012d74 	.word	0x08012d74
 80050c8:	200005c8 	.word	0x200005c8
 80050cc:	08012d7c 	.word	0x08012d7c

080050d0 <runFRTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_FR) osDelay(1000);
 80050d8:	4b98      	ldr	r3, [pc, #608]	@ (800533c <runFRTask+0x26c>)
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b03      	cmp	r3, #3
 80050de:	d004      	beq.n	80050ea <runFRTask+0x1a>
 80050e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80050e4:	f007 fbe0 	bl	800c8a8 <osDelay>
 80050e8:	e7f6      	b.n	80050d8 <runFRTask+0x8>
	  else {
//		  osDelay(3000); // video demo only
		  switch(curCmd.val) {
 80050ea:	4b95      	ldr	r3, [pc, #596]	@ (8005340 <runFRTask+0x270>)
 80050ec:	885b      	ldrh	r3, [r3, #2]
 80050ee:	2b14      	cmp	r3, #20
 80050f0:	f000 8081 	beq.w	80051f6 <runFRTask+0x126>
 80050f4:	2b1e      	cmp	r3, #30
 80050f6:	f040 8108 	bne.w	800530a <runFRTask+0x23a>
		  case 30: // FR30 (4x2)
			  __SET_CMD_CONFIG(cfgs[CONFIG_FR30], &htim8, &htim1, targetAngle);
 80050fa:	4b92      	ldr	r3, [pc, #584]	@ (8005344 <runFRTask+0x274>)
 80050fc:	edd3 7a41 	vldr	s15, [r3, #260]	@ 0x104
 8005100:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8005348 <runFRTask+0x278>
 8005104:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800510c:	dd01      	ble.n	8005112 <runFRTask+0x42>
 800510e:	23dc      	movs	r3, #220	@ 0xdc
 8005110:	e012      	b.n	8005138 <runFRTask+0x68>
 8005112:	4b8c      	ldr	r3, [pc, #560]	@ (8005344 <runFRTask+0x274>)
 8005114:	edd3 7a41 	vldr	s15, [r3, #260]	@ 0x104
 8005118:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800511c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005124:	d501      	bpl.n	800512a <runFRTask+0x5a>
 8005126:	230a      	movs	r3, #10
 8005128:	e006      	b.n	8005138 <runFRTask+0x68>
 800512a:	4b86      	ldr	r3, [pc, #536]	@ (8005344 <runFRTask+0x274>)
 800512c:	edd3 7a41 	vldr	s15, [r3, #260]	@ 0x104
 8005130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005134:	ee17 3a90 	vmov	r3, s15
 8005138:	4a84      	ldr	r2, [pc, #528]	@ (800534c <runFRTask+0x27c>)
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	6413      	str	r3, [r2, #64]	@ 0x40
 800513e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005142:	f001 ffb3 	bl	80070ac <HAL_Delay>
 8005146:	4b7f      	ldr	r3, [pc, #508]	@ (8005344 <runFRTask+0x274>)
 8005148:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800514c:	4a80      	ldr	r2, [pc, #512]	@ (8005350 <runFRTask+0x280>)
 800514e:	6013      	str	r3, [r2, #0]
 8005150:	4b7c      	ldr	r3, [pc, #496]	@ (8005344 <runFRTask+0x274>)
 8005152:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8005156:	2b00      	cmp	r3, #0
 8005158:	bf0c      	ite	eq
 800515a:	2301      	moveq	r3, #1
 800515c:	2300      	movne	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	461a      	mov	r2, r3
 8005162:	2104      	movs	r1, #4
 8005164:	487b      	ldr	r0, [pc, #492]	@ (8005354 <runFRTask+0x284>)
 8005166:	f003 f83d 	bl	80081e4 <HAL_GPIO_WritePin>
 800516a:	4b76      	ldr	r3, [pc, #472]	@ (8005344 <runFRTask+0x274>)
 800516c:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8005170:	2b00      	cmp	r3, #0
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	461a      	mov	r2, r3
 800517c:	2108      	movs	r1, #8
 800517e:	4875      	ldr	r0, [pc, #468]	@ (8005354 <runFRTask+0x284>)
 8005180:	f003 f830 	bl	80081e4 <HAL_GPIO_WritePin>
 8005184:	4b6f      	ldr	r3, [pc, #444]	@ (8005344 <runFRTask+0x274>)
 8005186:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800518a:	2b00      	cmp	r3, #0
 800518c:	bf0c      	ite	eq
 800518e:	2301      	moveq	r3, #1
 8005190:	2300      	movne	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	461a      	mov	r2, r3
 8005196:	2120      	movs	r1, #32
 8005198:	486e      	ldr	r0, [pc, #440]	@ (8005354 <runFRTask+0x284>)
 800519a:	f003 f823 	bl	80081e4 <HAL_GPIO_WritePin>
 800519e:	4b69      	ldr	r3, [pc, #420]	@ (8005344 <runFRTask+0x274>)
 80051a0:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	461a      	mov	r2, r3
 80051b0:	2110      	movs	r1, #16
 80051b2:	4868      	ldr	r0, [pc, #416]	@ (8005354 <runFRTask+0x284>)
 80051b4:	f003 f816 	bl	80081e4 <HAL_GPIO_WritePin>
 80051b8:	4b62      	ldr	r3, [pc, #392]	@ (8005344 <runFRTask+0x274>)
 80051ba:	f8b3 2100 	ldrh.w	r2, [r3, #256]	@ 0x100
 80051be:	4b66      	ldr	r3, [pc, #408]	@ (8005358 <runFRTask+0x288>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80051c4:	4b5f      	ldr	r3, [pc, #380]	@ (8005344 <runFRTask+0x274>)
 80051c6:	f8b3 2102 	ldrh.w	r2, [r3, #258]	@ 0x102
 80051ca:	4b63      	ldr	r3, [pc, #396]	@ (8005358 <runFRTask+0x288>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 80051d0:	485f      	ldr	r0, [pc, #380]	@ (8005350 <runFRTask+0x280>)
 80051d2:	f7fe f95d 	bl	8003490 <RobotTurn>
			  osDelay(10);
 80051d6:	200a      	movs	r0, #10
 80051d8:	f007 fb66 	bl	800c8a8 <osDelay>
			  targetDist = 4;
 80051dc:	4b5f      	ldr	r3, [pc, #380]	@ (800535c <runFRTask+0x28c>)
 80051de:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80051e2:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80051e4:	2200      	movs	r2, #0
 80051e6:	2100      	movs	r1, #0
 80051e8:	485c      	ldr	r0, [pc, #368]	@ (800535c <runFRTask+0x28c>)
 80051ea:	f7fd fcdd 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80051ee:	200a      	movs	r0, #10
 80051f0:	f007 fb5a 	bl	800c8a8 <osDelay>
			  break;
 80051f4:	e10e      	b.n	8005414 <runFRTask+0x344>
		  case 20: // FR20 (outdoor 3x1)
			  targetDist = 4;
 80051f6:	4b59      	ldr	r3, [pc, #356]	@ (800535c <runFRTask+0x28c>)
 80051f8:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80051fc:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80051fe:	2200      	movs	r2, #0
 8005200:	2100      	movs	r1, #0
 8005202:	4856      	ldr	r0, [pc, #344]	@ (800535c <runFRTask+0x28c>)
 8005204:	f7fd fcd0 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8005208:	200a      	movs	r0, #10
 800520a:	f007 fb4d 	bl	800c8a8 <osDelay>
			  __SET_CMD_CONFIG(cfgs[CONFIG_FR20], &htim8, &htim1, targetAngle);
 800520e:	4b4d      	ldr	r3, [pc, #308]	@ (8005344 <runFRTask+0x274>)
 8005210:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8005214:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8005348 <runFRTask+0x278>
 8005218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800521c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005220:	dd01      	ble.n	8005226 <runFRTask+0x156>
 8005222:	23dc      	movs	r3, #220	@ 0xdc
 8005224:	e012      	b.n	800524c <runFRTask+0x17c>
 8005226:	4b47      	ldr	r3, [pc, #284]	@ (8005344 <runFRTask+0x274>)
 8005228:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 800522c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005238:	d501      	bpl.n	800523e <runFRTask+0x16e>
 800523a:	230a      	movs	r3, #10
 800523c:	e006      	b.n	800524c <runFRTask+0x17c>
 800523e:	4b41      	ldr	r3, [pc, #260]	@ (8005344 <runFRTask+0x274>)
 8005240:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8005244:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005248:	ee17 3a90 	vmov	r3, s15
 800524c:	4a3f      	ldr	r2, [pc, #252]	@ (800534c <runFRTask+0x27c>)
 800524e:	6812      	ldr	r2, [r2, #0]
 8005250:	6413      	str	r3, [r2, #64]	@ 0x40
 8005252:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005256:	f001 ff29 	bl	80070ac <HAL_Delay>
 800525a:	4b3a      	ldr	r3, [pc, #232]	@ (8005344 <runFRTask+0x274>)
 800525c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005260:	4a3b      	ldr	r2, [pc, #236]	@ (8005350 <runFRTask+0x280>)
 8005262:	6013      	str	r3, [r2, #0]
 8005264:	4b37      	ldr	r3, [pc, #220]	@ (8005344 <runFRTask+0x274>)
 8005266:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800526a:	2b00      	cmp	r3, #0
 800526c:	bf0c      	ite	eq
 800526e:	2301      	moveq	r3, #1
 8005270:	2300      	movne	r3, #0
 8005272:	b2db      	uxtb	r3, r3
 8005274:	461a      	mov	r2, r3
 8005276:	2104      	movs	r1, #4
 8005278:	4836      	ldr	r0, [pc, #216]	@ (8005354 <runFRTask+0x284>)
 800527a:	f002 ffb3 	bl	80081e4 <HAL_GPIO_WritePin>
 800527e:	4b31      	ldr	r3, [pc, #196]	@ (8005344 <runFRTask+0x274>)
 8005280:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 8005284:	2b00      	cmp	r3, #0
 8005286:	bf14      	ite	ne
 8005288:	2301      	movne	r3, #1
 800528a:	2300      	moveq	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	461a      	mov	r2, r3
 8005290:	2108      	movs	r1, #8
 8005292:	4830      	ldr	r0, [pc, #192]	@ (8005354 <runFRTask+0x284>)
 8005294:	f002 ffa6 	bl	80081e4 <HAL_GPIO_WritePin>
 8005298:	4b2a      	ldr	r3, [pc, #168]	@ (8005344 <runFRTask+0x274>)
 800529a:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800529e:	2b00      	cmp	r3, #0
 80052a0:	bf0c      	ite	eq
 80052a2:	2301      	moveq	r3, #1
 80052a4:	2300      	movne	r3, #0
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	461a      	mov	r2, r3
 80052aa:	2120      	movs	r1, #32
 80052ac:	4829      	ldr	r0, [pc, #164]	@ (8005354 <runFRTask+0x284>)
 80052ae:	f002 ff99 	bl	80081e4 <HAL_GPIO_WritePin>
 80052b2:	4b24      	ldr	r3, [pc, #144]	@ (8005344 <runFRTask+0x274>)
 80052b4:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	bf14      	ite	ne
 80052bc:	2301      	movne	r3, #1
 80052be:	2300      	moveq	r3, #0
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	461a      	mov	r2, r3
 80052c4:	2110      	movs	r1, #16
 80052c6:	4823      	ldr	r0, [pc, #140]	@ (8005354 <runFRTask+0x284>)
 80052c8:	f002 ff8c 	bl	80081e4 <HAL_GPIO_WritePin>
 80052cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005344 <runFRTask+0x274>)
 80052ce:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 80052d2:	4b21      	ldr	r3, [pc, #132]	@ (8005358 <runFRTask+0x288>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80052d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005344 <runFRTask+0x274>)
 80052da:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	@ 0xc2
 80052de:	4b1e      	ldr	r3, [pc, #120]	@ (8005358 <runFRTask+0x288>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 80052e4:	481a      	ldr	r0, [pc, #104]	@ (8005350 <runFRTask+0x280>)
 80052e6:	f7fe f8d3 	bl	8003490 <RobotTurn>
			  osDelay(10);
 80052ea:	200a      	movs	r0, #10
 80052ec:	f007 fadc 	bl	800c8a8 <osDelay>
			  targetDist = 8;
 80052f0:	4b1a      	ldr	r3, [pc, #104]	@ (800535c <runFRTask+0x28c>)
 80052f2:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80052f6:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80052f8:	2200      	movs	r2, #0
 80052fa:	2100      	movs	r1, #0
 80052fc:	4817      	ldr	r0, [pc, #92]	@ (800535c <runFRTask+0x28c>)
 80052fe:	f7fd fc53 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8005302:	200a      	movs	r0, #10
 8005304:	f007 fad0 	bl	800c8a8 <osDelay>
			  break;
 8005308:	e084      	b.n	8005414 <runFRTask+0x344>
		  default: // FR00 (indoor 3x1)
//			  targetDist = 3;
//			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
//			  osDelay(10);
			  __SET_CMD_CONFIG(cfgs[CONFIG_FR00], &htim8, &htim1, targetAngle);
 800530a:	4b0e      	ldr	r3, [pc, #56]	@ (8005344 <runFRTask+0x274>)
 800530c:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8005310:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005348 <runFRTask+0x278>
 8005314:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800531c:	dd01      	ble.n	8005322 <runFRTask+0x252>
 800531e:	23dc      	movs	r3, #220	@ 0xdc
 8005320:	e025      	b.n	800536e <runFRTask+0x29e>
 8005322:	4b08      	ldr	r3, [pc, #32]	@ (8005344 <runFRTask+0x274>)
 8005324:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8005328:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800532c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005334:	d514      	bpl.n	8005360 <runFRTask+0x290>
 8005336:	230a      	movs	r3, #10
 8005338:	e019      	b.n	800536e <runFRTask+0x29e>
 800533a:	bf00      	nop
 800533c:	20000134 	.word	0x20000134
 8005340:	20000684 	.word	0x20000684
 8005344:	20000004 	.word	0x20000004
 8005348:	435c0000 	.word	0x435c0000
 800534c:	20000418 	.word	0x20000418
 8005350:	2000069c 	.word	0x2000069c
 8005354:	40020000 	.word	0x40020000
 8005358:	20000580 	.word	0x20000580
 800535c:	200006b0 	.word	0x200006b0
 8005360:	4b4b      	ldr	r3, [pc, #300]	@ (8005490 <runFRTask+0x3c0>)
 8005362:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8005366:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800536a:	ee17 3a90 	vmov	r3, s15
 800536e:	4a49      	ldr	r2, [pc, #292]	@ (8005494 <runFRTask+0x3c4>)
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	6413      	str	r3, [r2, #64]	@ 0x40
 8005374:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005378:	f001 fe98 	bl	80070ac <HAL_Delay>
 800537c:	4b44      	ldr	r3, [pc, #272]	@ (8005490 <runFRTask+0x3c0>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005382:	4a45      	ldr	r2, [pc, #276]	@ (8005498 <runFRTask+0x3c8>)
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	4b42      	ldr	r3, [pc, #264]	@ (8005490 <runFRTask+0x3c0>)
 8005388:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800538c:	2b00      	cmp	r3, #0
 800538e:	bf0c      	ite	eq
 8005390:	2301      	moveq	r3, #1
 8005392:	2300      	movne	r3, #0
 8005394:	b2db      	uxtb	r3, r3
 8005396:	461a      	mov	r2, r3
 8005398:	2104      	movs	r1, #4
 800539a:	4840      	ldr	r0, [pc, #256]	@ (800549c <runFRTask+0x3cc>)
 800539c:	f002 ff22 	bl	80081e4 <HAL_GPIO_WritePin>
 80053a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005490 <runFRTask+0x3c0>)
 80053a2:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	bf14      	ite	ne
 80053aa:	2301      	movne	r3, #1
 80053ac:	2300      	moveq	r3, #0
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	461a      	mov	r2, r3
 80053b2:	2108      	movs	r1, #8
 80053b4:	4839      	ldr	r0, [pc, #228]	@ (800549c <runFRTask+0x3cc>)
 80053b6:	f002 ff15 	bl	80081e4 <HAL_GPIO_WritePin>
 80053ba:	4b35      	ldr	r3, [pc, #212]	@ (8005490 <runFRTask+0x3c0>)
 80053bc:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	bf0c      	ite	eq
 80053c4:	2301      	moveq	r3, #1
 80053c6:	2300      	movne	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	461a      	mov	r2, r3
 80053cc:	2120      	movs	r1, #32
 80053ce:	4833      	ldr	r0, [pc, #204]	@ (800549c <runFRTask+0x3cc>)
 80053d0:	f002 ff08 	bl	80081e4 <HAL_GPIO_WritePin>
 80053d4:	4b2e      	ldr	r3, [pc, #184]	@ (8005490 <runFRTask+0x3c0>)
 80053d6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bf14      	ite	ne
 80053de:	2301      	movne	r3, #1
 80053e0:	2300      	moveq	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	461a      	mov	r2, r3
 80053e6:	2110      	movs	r1, #16
 80053e8:	482c      	ldr	r0, [pc, #176]	@ (800549c <runFRTask+0x3cc>)
 80053ea:	f002 fefb 	bl	80081e4 <HAL_GPIO_WritePin>
 80053ee:	4b28      	ldr	r3, [pc, #160]	@ (8005490 <runFRTask+0x3c0>)
 80053f0:	f8b3 2080 	ldrh.w	r2, [r3, #128]	@ 0x80
 80053f4:	4b2a      	ldr	r3, [pc, #168]	@ (80054a0 <runFRTask+0x3d0>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80053fa:	4b25      	ldr	r3, [pc, #148]	@ (8005490 <runFRTask+0x3c0>)
 80053fc:	f8b3 2082 	ldrh.w	r2, [r3, #130]	@ 0x82
 8005400:	4b27      	ldr	r3, [pc, #156]	@ (80054a0 <runFRTask+0x3d0>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8005406:	4824      	ldr	r0, [pc, #144]	@ (8005498 <runFRTask+0x3c8>)
 8005408:	f7fe f842 	bl	8003490 <RobotTurn>
			  osDelay(10);
 800540c:	200a      	movs	r0, #10
 800540e:	f007 fa4b 	bl	800c8a8 <osDelay>
//			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
//			  osDelay(10);
//			  targetDist = 4;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  break;
 8005412:	bf00      	nop
		  }


		  clickOnce = 0;
 8005414:	4b23      	ldr	r3, [pc, #140]	@ (80054a4 <runFRTask+0x3d4>)
 8005416:	2200      	movs	r2, #0
 8005418:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 800541a:	4b23      	ldr	r3, [pc, #140]	@ (80054a8 <runFRTask+0x3d8>)
 800541c:	781a      	ldrb	r2, [r3, #0]
 800541e:	4b23      	ldr	r3, [pc, #140]	@ (80054ac <runFRTask+0x3dc>)
 8005420:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8005422:	4b21      	ldr	r3, [pc, #132]	@ (80054a8 <runFRTask+0x3d8>)
 8005424:	220b      	movs	r2, #11
 8005426:	701a      	strb	r2, [r3, #0]
		  if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8005428:	4b21      	ldr	r3, [pc, #132]	@ (80054b0 <runFRTask+0x3e0>)
 800542a:	781a      	ldrb	r2, [r3, #0]
 800542c:	4b20      	ldr	r3, [pc, #128]	@ (80054b0 <runFRTask+0x3e0>)
 800542e:	785b      	ldrb	r3, [r3, #1]
 8005430:	429a      	cmp	r2, r3
 8005432:	d112      	bne.n	800545a <runFRTask+0x38a>
				__CLEAR_CURCMD(curCmd);
 8005434:	4b1f      	ldr	r3, [pc, #124]	@ (80054b4 <runFRTask+0x3e4>)
 8005436:	2264      	movs	r2, #100	@ 0x64
 8005438:	701a      	strb	r2, [r3, #0]
 800543a:	4b1e      	ldr	r3, [pc, #120]	@ (80054b4 <runFRTask+0x3e4>)
 800543c:	2200      	movs	r2, #0
 800543e:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 8005440:	4a1d      	ldr	r2, [pc, #116]	@ (80054b8 <runFRTask+0x3e8>)
 8005442:	210f      	movs	r1, #15
 8005444:	481d      	ldr	r0, [pc, #116]	@ (80054bc <runFRTask+0x3ec>)
 8005446:	f00a fc79 	bl	800fd3c <sniprintf>
 800544a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800544e:	2206      	movs	r2, #6
 8005450:	491b      	ldr	r1, [pc, #108]	@ (80054c0 <runFRTask+0x3f0>)
 8005452:	481c      	ldr	r0, [pc, #112]	@ (80054c4 <runFRTask+0x3f4>)
 8005454:	f006 f8ed 	bl	800b632 <HAL_UART_Transmit>
 8005458:	e63e      	b.n	80050d8 <runFRTask+0x8>
		  } else __READ_COMMAND(cQueue, curCmd, rxMsg);
 800545a:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <runFRTask+0x3e0>)
 800545c:	785b      	ldrb	r3, [r3, #1]
 800545e:	4a15      	ldr	r2, [pc, #84]	@ (80054b4 <runFRTask+0x3e4>)
 8005460:	4913      	ldr	r1, [pc, #76]	@ (80054b0 <runFRTask+0x3e0>)
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <runFRTask+0x3e0>)
 800546c:	785b      	ldrb	r3, [r3, #1]
 800546e:	3301      	adds	r3, #1
 8005470:	4a0f      	ldr	r2, [pc, #60]	@ (80054b0 <runFRTask+0x3e0>)
 8005472:	7892      	ldrb	r2, [r2, #2]
 8005474:	fb93 f1f2 	sdiv	r1, r3, r2
 8005478:	fb01 f202 	mul.w	r2, r1, r2
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	b2da      	uxtb	r2, r3
 8005480:	4b0b      	ldr	r3, [pc, #44]	@ (80054b0 <runFRTask+0x3e0>)
 8005482:	705a      	strb	r2, [r3, #1]
 8005484:	4a10      	ldr	r2, [pc, #64]	@ (80054c8 <runFRTask+0x3f8>)
 8005486:	210f      	movs	r1, #15
 8005488:	480c      	ldr	r0, [pc, #48]	@ (80054bc <runFRTask+0x3ec>)
 800548a:	f00a fc57 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_FR) osDelay(1000);
 800548e:	e623      	b.n	80050d8 <runFRTask+0x8>
 8005490:	20000004 	.word	0x20000004
 8005494:	20000418 	.word	0x20000418
 8005498:	2000069c 	.word	0x2000069c
 800549c:	40020000 	.word	0x40020000
 80054a0:	20000580 	.word	0x20000580
 80054a4:	20000740 	.word	0x20000740
 80054a8:	20000134 	.word	0x20000134
 80054ac:	20000135 	.word	0x20000135
 80054b0:	20000650 	.word	0x20000650
 80054b4:	20000684 	.word	0x20000684
 80054b8:	08012d6c 	.word	0x08012d6c
 80054bc:	20000688 	.word	0x20000688
 80054c0:	08012d74 	.word	0x08012d74
 80054c4:	200005c8 	.word	0x200005c8
 80054c8:	08012d7c 	.word	0x08012d7c

080054cc <runBLTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_BL) osDelay(1000);
 80054d4:	4b96      	ldr	r3, [pc, #600]	@ (8005730 <runBLTask+0x264>)
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d004      	beq.n	80054e6 <runBLTask+0x1a>
 80054dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80054e0:	f007 f9e2 	bl	800c8a8 <osDelay>
 80054e4:	e7f6      	b.n	80054d4 <runBLTask+0x8>
	  else {
//		  osDelay(3000); // video demo only
		  switch(curCmd.val) {
 80054e6:	4b93      	ldr	r3, [pc, #588]	@ (8005734 <runBLTask+0x268>)
 80054e8:	885b      	ldrh	r3, [r3, #2]
 80054ea:	2b14      	cmp	r3, #20
 80054ec:	d07f      	beq.n	80055ee <runBLTask+0x122>
 80054ee:	2b1e      	cmp	r3, #30
 80054f0:	f040 8106 	bne.w	8005700 <runBLTask+0x234>
		  case 30: // BL30 (4x2)
			  __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 80054f4:	4b90      	ldr	r3, [pc, #576]	@ (8005738 <runBLTask+0x26c>)
 80054f6:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80054fa:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 800573c <runBLTask+0x270>
 80054fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005506:	dd01      	ble.n	800550c <runBLTask+0x40>
 8005508:	23dc      	movs	r3, #220	@ 0xdc
 800550a:	e012      	b.n	8005532 <runBLTask+0x66>
 800550c:	4b8a      	ldr	r3, [pc, #552]	@ (8005738 <runBLTask+0x26c>)
 800550e:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8005512:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800551a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800551e:	d501      	bpl.n	8005524 <runBLTask+0x58>
 8005520:	230a      	movs	r3, #10
 8005522:	e006      	b.n	8005532 <runBLTask+0x66>
 8005524:	4b84      	ldr	r3, [pc, #528]	@ (8005738 <runBLTask+0x26c>)
 8005526:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 800552a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800552e:	ee17 3a90 	vmov	r3, s15
 8005532:	4a83      	ldr	r2, [pc, #524]	@ (8005740 <runBLTask+0x274>)
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	6413      	str	r3, [r2, #64]	@ 0x40
 8005538:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800553c:	f001 fdb6 	bl	80070ac <HAL_Delay>
 8005540:	4b7d      	ldr	r3, [pc, #500]	@ (8005738 <runBLTask+0x26c>)
 8005542:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8005546:	4a7f      	ldr	r2, [pc, #508]	@ (8005744 <runBLTask+0x278>)
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	4b7b      	ldr	r3, [pc, #492]	@ (8005738 <runBLTask+0x26c>)
 800554c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8005550:	2b00      	cmp	r3, #0
 8005552:	bf0c      	ite	eq
 8005554:	2301      	moveq	r3, #1
 8005556:	2300      	movne	r3, #0
 8005558:	b2db      	uxtb	r3, r3
 800555a:	461a      	mov	r2, r3
 800555c:	2104      	movs	r1, #4
 800555e:	487a      	ldr	r0, [pc, #488]	@ (8005748 <runBLTask+0x27c>)
 8005560:	f002 fe40 	bl	80081e4 <HAL_GPIO_WritePin>
 8005564:	4b74      	ldr	r3, [pc, #464]	@ (8005738 <runBLTask+0x26c>)
 8005566:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800556a:	2b00      	cmp	r3, #0
 800556c:	bf14      	ite	ne
 800556e:	2301      	movne	r3, #1
 8005570:	2300      	moveq	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	461a      	mov	r2, r3
 8005576:	2108      	movs	r1, #8
 8005578:	4873      	ldr	r0, [pc, #460]	@ (8005748 <runBLTask+0x27c>)
 800557a:	f002 fe33 	bl	80081e4 <HAL_GPIO_WritePin>
 800557e:	4b6e      	ldr	r3, [pc, #440]	@ (8005738 <runBLTask+0x26c>)
 8005580:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8005584:	2b00      	cmp	r3, #0
 8005586:	bf0c      	ite	eq
 8005588:	2301      	moveq	r3, #1
 800558a:	2300      	movne	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	461a      	mov	r2, r3
 8005590:	2120      	movs	r1, #32
 8005592:	486d      	ldr	r0, [pc, #436]	@ (8005748 <runBLTask+0x27c>)
 8005594:	f002 fe26 	bl	80081e4 <HAL_GPIO_WritePin>
 8005598:	4b67      	ldr	r3, [pc, #412]	@ (8005738 <runBLTask+0x26c>)
 800559a:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bf14      	ite	ne
 80055a2:	2301      	movne	r3, #1
 80055a4:	2300      	moveq	r3, #0
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	461a      	mov	r2, r3
 80055aa:	2110      	movs	r1, #16
 80055ac:	4866      	ldr	r0, [pc, #408]	@ (8005748 <runBLTask+0x27c>)
 80055ae:	f002 fe19 	bl	80081e4 <HAL_GPIO_WritePin>
 80055b2:	4b61      	ldr	r3, [pc, #388]	@ (8005738 <runBLTask+0x26c>)
 80055b4:	f8b3 2110 	ldrh.w	r2, [r3, #272]	@ 0x110
 80055b8:	4b64      	ldr	r3, [pc, #400]	@ (800574c <runBLTask+0x280>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80055be:	4b5e      	ldr	r3, [pc, #376]	@ (8005738 <runBLTask+0x26c>)
 80055c0:	f8b3 2112 	ldrh.w	r2, [r3, #274]	@ 0x112
 80055c4:	4b61      	ldr	r3, [pc, #388]	@ (800574c <runBLTask+0x280>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 80055ca:	485e      	ldr	r0, [pc, #376]	@ (8005744 <runBLTask+0x278>)
 80055cc:	f7fd ff60 	bl	8003490 <RobotTurn>
			  osDelay(10);
 80055d0:	200a      	movs	r0, #10
 80055d2:	f007 f969 	bl	800c8a8 <osDelay>
			  targetDist = 4.5;
 80055d6:	4b5e      	ldr	r3, [pc, #376]	@ (8005750 <runBLTask+0x284>)
 80055d8:	4a5e      	ldr	r2, [pc, #376]	@ (8005754 <runBLTask+0x288>)
 80055da:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80055dc:	2200      	movs	r2, #0
 80055de:	2100      	movs	r1, #0
 80055e0:	485b      	ldr	r0, [pc, #364]	@ (8005750 <runBLTask+0x284>)
 80055e2:	f7fd fae1 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80055e6:	200a      	movs	r0, #10
 80055e8:	f007 f95e 	bl	800c8a8 <osDelay>
			  break;
 80055ec:	e110      	b.n	8005810 <runBLTask+0x344>
		  case 20: // BL20 (outdoor 3x1)
			  targetDist = 6;
 80055ee:	4b58      	ldr	r3, [pc, #352]	@ (8005750 <runBLTask+0x284>)
 80055f0:	4a59      	ldr	r2, [pc, #356]	@ (8005758 <runBLTask+0x28c>)
 80055f2:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80055f4:	2200      	movs	r2, #0
 80055f6:	2101      	movs	r1, #1
 80055f8:	4855      	ldr	r0, [pc, #340]	@ (8005750 <runBLTask+0x284>)
 80055fa:	f7fd fad5 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80055fe:	200a      	movs	r0, #10
 8005600:	f007 f952 	bl	800c8a8 <osDelay>
			  __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 8005604:	4b4c      	ldr	r3, [pc, #304]	@ (8005738 <runBLTask+0x26c>)
 8005606:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800560a:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800573c <runBLTask+0x270>
 800560e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005616:	dd01      	ble.n	800561c <runBLTask+0x150>
 8005618:	23dc      	movs	r3, #220	@ 0xdc
 800561a:	e012      	b.n	8005642 <runBLTask+0x176>
 800561c:	4b46      	ldr	r3, [pc, #280]	@ (8005738 <runBLTask+0x26c>)
 800561e:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8005622:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800562a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800562e:	d501      	bpl.n	8005634 <runBLTask+0x168>
 8005630:	230a      	movs	r3, #10
 8005632:	e006      	b.n	8005642 <runBLTask+0x176>
 8005634:	4b40      	ldr	r3, [pc, #256]	@ (8005738 <runBLTask+0x26c>)
 8005636:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800563a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800563e:	ee17 3a90 	vmov	r3, s15
 8005642:	4a3f      	ldr	r2, [pc, #252]	@ (8005740 <runBLTask+0x274>)
 8005644:	6812      	ldr	r2, [r2, #0]
 8005646:	6413      	str	r3, [r2, #64]	@ 0x40
 8005648:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800564c:	f001 fd2e 	bl	80070ac <HAL_Delay>
 8005650:	4b39      	ldr	r3, [pc, #228]	@ (8005738 <runBLTask+0x26c>)
 8005652:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005656:	4a3b      	ldr	r2, [pc, #236]	@ (8005744 <runBLTask+0x278>)
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b37      	ldr	r3, [pc, #220]	@ (8005738 <runBLTask+0x26c>)
 800565c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8005660:	2b00      	cmp	r3, #0
 8005662:	bf0c      	ite	eq
 8005664:	2301      	moveq	r3, #1
 8005666:	2300      	movne	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	461a      	mov	r2, r3
 800566c:	2104      	movs	r1, #4
 800566e:	4836      	ldr	r0, [pc, #216]	@ (8005748 <runBLTask+0x27c>)
 8005670:	f002 fdb8 	bl	80081e4 <HAL_GPIO_WritePin>
 8005674:	4b30      	ldr	r3, [pc, #192]	@ (8005738 <runBLTask+0x26c>)
 8005676:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800567a:	2b00      	cmp	r3, #0
 800567c:	bf14      	ite	ne
 800567e:	2301      	movne	r3, #1
 8005680:	2300      	moveq	r3, #0
 8005682:	b2db      	uxtb	r3, r3
 8005684:	461a      	mov	r2, r3
 8005686:	2108      	movs	r1, #8
 8005688:	482f      	ldr	r0, [pc, #188]	@ (8005748 <runBLTask+0x27c>)
 800568a:	f002 fdab 	bl	80081e4 <HAL_GPIO_WritePin>
 800568e:	4b2a      	ldr	r3, [pc, #168]	@ (8005738 <runBLTask+0x26c>)
 8005690:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8005694:	2b00      	cmp	r3, #0
 8005696:	bf0c      	ite	eq
 8005698:	2301      	moveq	r3, #1
 800569a:	2300      	movne	r3, #0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	461a      	mov	r2, r3
 80056a0:	2120      	movs	r1, #32
 80056a2:	4829      	ldr	r0, [pc, #164]	@ (8005748 <runBLTask+0x27c>)
 80056a4:	f002 fd9e 	bl	80081e4 <HAL_GPIO_WritePin>
 80056a8:	4b23      	ldr	r3, [pc, #140]	@ (8005738 <runBLTask+0x26c>)
 80056aa:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bf14      	ite	ne
 80056b2:	2301      	movne	r3, #1
 80056b4:	2300      	moveq	r3, #0
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	461a      	mov	r2, r3
 80056ba:	2110      	movs	r1, #16
 80056bc:	4822      	ldr	r0, [pc, #136]	@ (8005748 <runBLTask+0x27c>)
 80056be:	f002 fd91 	bl	80081e4 <HAL_GPIO_WritePin>
 80056c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005738 <runBLTask+0x26c>)
 80056c4:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 80056c8:	4b20      	ldr	r3, [pc, #128]	@ (800574c <runBLTask+0x280>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80056ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005738 <runBLTask+0x26c>)
 80056d0:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 80056d4:	4b1d      	ldr	r3, [pc, #116]	@ (800574c <runBLTask+0x280>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 80056da:	481a      	ldr	r0, [pc, #104]	@ (8005744 <runBLTask+0x278>)
 80056dc:	f7fd fed8 	bl	8003490 <RobotTurn>
			  osDelay(10);
 80056e0:	200a      	movs	r0, #10
 80056e2:	f007 f8e1 	bl	800c8a8 <osDelay>
			  targetDist = 2;
 80056e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005750 <runBLTask+0x284>)
 80056e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80056ec:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80056ee:	2200      	movs	r2, #0
 80056f0:	2101      	movs	r1, #1
 80056f2:	4817      	ldr	r0, [pc, #92]	@ (8005750 <runBLTask+0x284>)
 80056f4:	f7fd fa58 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80056f8:	200a      	movs	r0, #10
 80056fa:	f007 f8d5 	bl	800c8a8 <osDelay>
			  break;
 80056fe:	e087      	b.n	8005810 <runBLTask+0x344>
		  default: // BL00 (indoor 3x1)
//			  targetDist = 6;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 8005700:	4b0d      	ldr	r3, [pc, #52]	@ (8005738 <runBLTask+0x26c>)
 8005702:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8005706:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800573c <runBLTask+0x270>
 800570a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800570e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005712:	dd01      	ble.n	8005718 <runBLTask+0x24c>
 8005714:	23dc      	movs	r3, #220	@ 0xdc
 8005716:	e028      	b.n	800576a <runBLTask+0x29e>
 8005718:	4b07      	ldr	r3, [pc, #28]	@ (8005738 <runBLTask+0x26c>)
 800571a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800571e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005722:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572a:	d517      	bpl.n	800575c <runBLTask+0x290>
 800572c:	230a      	movs	r3, #10
 800572e:	e01c      	b.n	800576a <runBLTask+0x29e>
 8005730:	20000134 	.word	0x20000134
 8005734:	20000684 	.word	0x20000684
 8005738:	20000004 	.word	0x20000004
 800573c:	435c0000 	.word	0x435c0000
 8005740:	20000418 	.word	0x20000418
 8005744:	2000069c 	.word	0x2000069c
 8005748:	40020000 	.word	0x40020000
 800574c:	20000580 	.word	0x20000580
 8005750:	200006b0 	.word	0x200006b0
 8005754:	40900000 	.word	0x40900000
 8005758:	40c00000 	.word	0x40c00000
 800575c:	4b4b      	ldr	r3, [pc, #300]	@ (800588c <runBLTask+0x3c0>)
 800575e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8005762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005766:	ee17 3a90 	vmov	r3, s15
 800576a:	4a49      	ldr	r2, [pc, #292]	@ (8005890 <runBLTask+0x3c4>)
 800576c:	6812      	ldr	r2, [r2, #0]
 800576e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005770:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005774:	f001 fc9a 	bl	80070ac <HAL_Delay>
 8005778:	4b44      	ldr	r3, [pc, #272]	@ (800588c <runBLTask+0x3c0>)
 800577a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800577e:	4a45      	ldr	r2, [pc, #276]	@ (8005894 <runBLTask+0x3c8>)
 8005780:	6013      	str	r3, [r2, #0]
 8005782:	4b42      	ldr	r3, [pc, #264]	@ (800588c <runBLTask+0x3c0>)
 8005784:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8005788:	2b00      	cmp	r3, #0
 800578a:	bf0c      	ite	eq
 800578c:	2301      	moveq	r3, #1
 800578e:	2300      	movne	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	461a      	mov	r2, r3
 8005794:	2104      	movs	r1, #4
 8005796:	4840      	ldr	r0, [pc, #256]	@ (8005898 <runBLTask+0x3cc>)
 8005798:	f002 fd24 	bl	80081e4 <HAL_GPIO_WritePin>
 800579c:	4b3b      	ldr	r3, [pc, #236]	@ (800588c <runBLTask+0x3c0>)
 800579e:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	bf14      	ite	ne
 80057a6:	2301      	movne	r3, #1
 80057a8:	2300      	moveq	r3, #0
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	2108      	movs	r1, #8
 80057b0:	4839      	ldr	r0, [pc, #228]	@ (8005898 <runBLTask+0x3cc>)
 80057b2:	f002 fd17 	bl	80081e4 <HAL_GPIO_WritePin>
 80057b6:	4b35      	ldr	r3, [pc, #212]	@ (800588c <runBLTask+0x3c0>)
 80057b8:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80057bc:	2b00      	cmp	r3, #0
 80057be:	bf0c      	ite	eq
 80057c0:	2301      	moveq	r3, #1
 80057c2:	2300      	movne	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	461a      	mov	r2, r3
 80057c8:	2120      	movs	r1, #32
 80057ca:	4833      	ldr	r0, [pc, #204]	@ (8005898 <runBLTask+0x3cc>)
 80057cc:	f002 fd0a 	bl	80081e4 <HAL_GPIO_WritePin>
 80057d0:	4b2e      	ldr	r3, [pc, #184]	@ (800588c <runBLTask+0x3c0>)
 80057d2:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	bf14      	ite	ne
 80057da:	2301      	movne	r3, #1
 80057dc:	2300      	moveq	r3, #0
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	461a      	mov	r2, r3
 80057e2:	2110      	movs	r1, #16
 80057e4:	482c      	ldr	r0, [pc, #176]	@ (8005898 <runBLTask+0x3cc>)
 80057e6:	f002 fcfd 	bl	80081e4 <HAL_GPIO_WritePin>
 80057ea:	4b28      	ldr	r3, [pc, #160]	@ (800588c <runBLTask+0x3c0>)
 80057ec:	f8b3 2090 	ldrh.w	r2, [r3, #144]	@ 0x90
 80057f0:	4b2a      	ldr	r3, [pc, #168]	@ (800589c <runBLTask+0x3d0>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80057f6:	4b25      	ldr	r3, [pc, #148]	@ (800588c <runBLTask+0x3c0>)
 80057f8:	f8b3 2092 	ldrh.w	r2, [r3, #146]	@ 0x92
 80057fc:	4b27      	ldr	r3, [pc, #156]	@ (800589c <runBLTask+0x3d0>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8005802:	4824      	ldr	r0, [pc, #144]	@ (8005894 <runBLTask+0x3c8>)
 8005804:	f7fd fe44 	bl	8003490 <RobotTurn>
			  osDelay(10);
 8005808:	200a      	movs	r0, #10
 800580a:	f007 f84d 	bl	800c8a8 <osDelay>
//			  targetDist = 7.5;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  break;
 800580e:	bf00      	nop
		  }


		  clickOnce = 0;
 8005810:	4b23      	ldr	r3, [pc, #140]	@ (80058a0 <runBLTask+0x3d4>)
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 8005816:	4b23      	ldr	r3, [pc, #140]	@ (80058a4 <runBLTask+0x3d8>)
 8005818:	781a      	ldrb	r2, [r3, #0]
 800581a:	4b23      	ldr	r3, [pc, #140]	@ (80058a8 <runBLTask+0x3dc>)
 800581c:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 800581e:	4b21      	ldr	r3, [pc, #132]	@ (80058a4 <runBLTask+0x3d8>)
 8005820:	220b      	movs	r2, #11
 8005822:	701a      	strb	r2, [r3, #0]
		  if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8005824:	4b21      	ldr	r3, [pc, #132]	@ (80058ac <runBLTask+0x3e0>)
 8005826:	781a      	ldrb	r2, [r3, #0]
 8005828:	4b20      	ldr	r3, [pc, #128]	@ (80058ac <runBLTask+0x3e0>)
 800582a:	785b      	ldrb	r3, [r3, #1]
 800582c:	429a      	cmp	r2, r3
 800582e:	d112      	bne.n	8005856 <runBLTask+0x38a>
				__CLEAR_CURCMD(curCmd);
 8005830:	4b1f      	ldr	r3, [pc, #124]	@ (80058b0 <runBLTask+0x3e4>)
 8005832:	2264      	movs	r2, #100	@ 0x64
 8005834:	701a      	strb	r2, [r3, #0]
 8005836:	4b1e      	ldr	r3, [pc, #120]	@ (80058b0 <runBLTask+0x3e4>)
 8005838:	2200      	movs	r2, #0
 800583a:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 800583c:	4a1d      	ldr	r2, [pc, #116]	@ (80058b4 <runBLTask+0x3e8>)
 800583e:	210f      	movs	r1, #15
 8005840:	481d      	ldr	r0, [pc, #116]	@ (80058b8 <runBLTask+0x3ec>)
 8005842:	f00a fa7b 	bl	800fd3c <sniprintf>
 8005846:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800584a:	2206      	movs	r2, #6
 800584c:	491b      	ldr	r1, [pc, #108]	@ (80058bc <runBLTask+0x3f0>)
 800584e:	481c      	ldr	r0, [pc, #112]	@ (80058c0 <runBLTask+0x3f4>)
 8005850:	f005 feef 	bl	800b632 <HAL_UART_Transmit>
 8005854:	e63e      	b.n	80054d4 <runBLTask+0x8>
		  } else __READ_COMMAND(cQueue, curCmd, rxMsg);
 8005856:	4b15      	ldr	r3, [pc, #84]	@ (80058ac <runBLTask+0x3e0>)
 8005858:	785b      	ldrb	r3, [r3, #1]
 800585a:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <runBLTask+0x3e4>)
 800585c:	4913      	ldr	r1, [pc, #76]	@ (80058ac <runBLTask+0x3e0>)
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	4b11      	ldr	r3, [pc, #68]	@ (80058ac <runBLTask+0x3e0>)
 8005868:	785b      	ldrb	r3, [r3, #1]
 800586a:	3301      	adds	r3, #1
 800586c:	4a0f      	ldr	r2, [pc, #60]	@ (80058ac <runBLTask+0x3e0>)
 800586e:	7892      	ldrb	r2, [r2, #2]
 8005870:	fb93 f1f2 	sdiv	r1, r3, r2
 8005874:	fb01 f202 	mul.w	r2, r1, r2
 8005878:	1a9b      	subs	r3, r3, r2
 800587a:	b2da      	uxtb	r2, r3
 800587c:	4b0b      	ldr	r3, [pc, #44]	@ (80058ac <runBLTask+0x3e0>)
 800587e:	705a      	strb	r2, [r3, #1]
 8005880:	4a10      	ldr	r2, [pc, #64]	@ (80058c4 <runBLTask+0x3f8>)
 8005882:	210f      	movs	r1, #15
 8005884:	480c      	ldr	r0, [pc, #48]	@ (80058b8 <runBLTask+0x3ec>)
 8005886:	f00a fa59 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_BL) osDelay(1000);
 800588a:	e623      	b.n	80054d4 <runBLTask+0x8>
 800588c:	20000004 	.word	0x20000004
 8005890:	20000418 	.word	0x20000418
 8005894:	2000069c 	.word	0x2000069c
 8005898:	40020000 	.word	0x40020000
 800589c:	20000580 	.word	0x20000580
 80058a0:	20000740 	.word	0x20000740
 80058a4:	20000134 	.word	0x20000134
 80058a8:	20000135 	.word	0x20000135
 80058ac:	20000650 	.word	0x20000650
 80058b0:	20000684 	.word	0x20000684
 80058b4:	08012d6c 	.word	0x08012d6c
 80058b8:	20000688 	.word	0x20000688
 80058bc:	08012d74 	.word	0x08012d74
 80058c0:	200005c8 	.word	0x200005c8
 80058c4:	08012d7c 	.word	0x08012d7c

080058c8 <runBRTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_BR) osDelay(1000);
 80058d0:	4b96      	ldr	r3, [pc, #600]	@ (8005b2c <runBRTask+0x264>)
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2b05      	cmp	r3, #5
 80058d6:	d004      	beq.n	80058e2 <runBRTask+0x1a>
 80058d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80058dc:	f006 ffe4 	bl	800c8a8 <osDelay>
 80058e0:	e7f6      	b.n	80058d0 <runBRTask+0x8>
	  else {
//		  osDelay(3000); // video demo only
		  switch(curCmd.val) {
 80058e2:	4b93      	ldr	r3, [pc, #588]	@ (8005b30 <runBRTask+0x268>)
 80058e4:	885b      	ldrh	r3, [r3, #2]
 80058e6:	2b14      	cmp	r3, #20
 80058e8:	d07f      	beq.n	80059ea <runBRTask+0x122>
 80058ea:	2b1e      	cmp	r3, #30
 80058ec:	f040 8105 	bne.w	8005afa <runBRTask+0x232>
		  case 30: // BR30 (4x2)
			  __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 80058f0:	4b90      	ldr	r3, [pc, #576]	@ (8005b34 <runBRTask+0x26c>)
 80058f2:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 80058f6:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8005b38 <runBRTask+0x270>
 80058fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005902:	dd01      	ble.n	8005908 <runBRTask+0x40>
 8005904:	23dc      	movs	r3, #220	@ 0xdc
 8005906:	e012      	b.n	800592e <runBRTask+0x66>
 8005908:	4b8a      	ldr	r3, [pc, #552]	@ (8005b34 <runBRTask+0x26c>)
 800590a:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 800590e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005912:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800591a:	d501      	bpl.n	8005920 <runBRTask+0x58>
 800591c:	230a      	movs	r3, #10
 800591e:	e006      	b.n	800592e <runBRTask+0x66>
 8005920:	4b84      	ldr	r3, [pc, #528]	@ (8005b34 <runBRTask+0x26c>)
 8005922:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 8005926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800592a:	ee17 3a90 	vmov	r3, s15
 800592e:	4a83      	ldr	r2, [pc, #524]	@ (8005b3c <runBRTask+0x274>)
 8005930:	6812      	ldr	r2, [r2, #0]
 8005932:	6413      	str	r3, [r2, #64]	@ 0x40
 8005934:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005938:	f001 fbb8 	bl	80070ac <HAL_Delay>
 800593c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b34 <runBRTask+0x26c>)
 800593e:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8005942:	4a7f      	ldr	r2, [pc, #508]	@ (8005b40 <runBRTask+0x278>)
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	4b7b      	ldr	r3, [pc, #492]	@ (8005b34 <runBRTask+0x26c>)
 8005948:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800594c:	2b00      	cmp	r3, #0
 800594e:	bf0c      	ite	eq
 8005950:	2301      	moveq	r3, #1
 8005952:	2300      	movne	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	461a      	mov	r2, r3
 8005958:	2104      	movs	r1, #4
 800595a:	487a      	ldr	r0, [pc, #488]	@ (8005b44 <runBRTask+0x27c>)
 800595c:	f002 fc42 	bl	80081e4 <HAL_GPIO_WritePin>
 8005960:	4b74      	ldr	r3, [pc, #464]	@ (8005b34 <runBRTask+0x26c>)
 8005962:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8005966:	2b00      	cmp	r3, #0
 8005968:	bf14      	ite	ne
 800596a:	2301      	movne	r3, #1
 800596c:	2300      	moveq	r3, #0
 800596e:	b2db      	uxtb	r3, r3
 8005970:	461a      	mov	r2, r3
 8005972:	2108      	movs	r1, #8
 8005974:	4873      	ldr	r0, [pc, #460]	@ (8005b44 <runBRTask+0x27c>)
 8005976:	f002 fc35 	bl	80081e4 <HAL_GPIO_WritePin>
 800597a:	4b6e      	ldr	r3, [pc, #440]	@ (8005b34 <runBRTask+0x26c>)
 800597c:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8005980:	2b00      	cmp	r3, #0
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	461a      	mov	r2, r3
 800598c:	2120      	movs	r1, #32
 800598e:	486d      	ldr	r0, [pc, #436]	@ (8005b44 <runBRTask+0x27c>)
 8005990:	f002 fc28 	bl	80081e4 <HAL_GPIO_WritePin>
 8005994:	4b67      	ldr	r3, [pc, #412]	@ (8005b34 <runBRTask+0x26c>)
 8005996:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800599a:	2b00      	cmp	r3, #0
 800599c:	bf14      	ite	ne
 800599e:	2301      	movne	r3, #1
 80059a0:	2300      	moveq	r3, #0
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	2110      	movs	r1, #16
 80059a8:	4866      	ldr	r0, [pc, #408]	@ (8005b44 <runBRTask+0x27c>)
 80059aa:	f002 fc1b 	bl	80081e4 <HAL_GPIO_WritePin>
 80059ae:	4b61      	ldr	r3, [pc, #388]	@ (8005b34 <runBRTask+0x26c>)
 80059b0:	f8b3 2120 	ldrh.w	r2, [r3, #288]	@ 0x120
 80059b4:	4b64      	ldr	r3, [pc, #400]	@ (8005b48 <runBRTask+0x280>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80059ba:	4b5e      	ldr	r3, [pc, #376]	@ (8005b34 <runBRTask+0x26c>)
 80059bc:	f8b3 2122 	ldrh.w	r2, [r3, #290]	@ 0x122
 80059c0:	4b61      	ldr	r3, [pc, #388]	@ (8005b48 <runBRTask+0x280>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 80059c6:	485e      	ldr	r0, [pc, #376]	@ (8005b40 <runBRTask+0x278>)
 80059c8:	f7fd fd62 	bl	8003490 <RobotTurn>
			  osDelay(10);
 80059cc:	200a      	movs	r0, #10
 80059ce:	f006 ff6b 	bl	800c8a8 <osDelay>
			  targetDist = 5;
 80059d2:	4b5e      	ldr	r3, [pc, #376]	@ (8005b4c <runBRTask+0x284>)
 80059d4:	4a5e      	ldr	r2, [pc, #376]	@ (8005b50 <runBRTask+0x288>)
 80059d6:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80059d8:	2200      	movs	r2, #0
 80059da:	2100      	movs	r1, #0
 80059dc:	485b      	ldr	r0, [pc, #364]	@ (8005b4c <runBRTask+0x284>)
 80059de:	f7fd f8e3 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80059e2:	200a      	movs	r0, #10
 80059e4:	f006 ff60 	bl	800c8a8 <osDelay>
			  break;
 80059e8:	e112      	b.n	8005c10 <runBRTask+0x348>
		  case 20: // BR20 (outdoor 3x1)
			  targetDist = 7;
 80059ea:	4b58      	ldr	r3, [pc, #352]	@ (8005b4c <runBRTask+0x284>)
 80059ec:	4a59      	ldr	r2, [pc, #356]	@ (8005b54 <runBRTask+0x28c>)
 80059ee:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80059f0:	2200      	movs	r2, #0
 80059f2:	2101      	movs	r1, #1
 80059f4:	4855      	ldr	r0, [pc, #340]	@ (8005b4c <runBRTask+0x284>)
 80059f6:	f7fd f8d7 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 80059fa:	200a      	movs	r0, #10
 80059fc:	f006 ff54 	bl	800c8a8 <osDelay>
			  __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 8005a00:	4b4c      	ldr	r3, [pc, #304]	@ (8005b34 <runBRTask+0x26c>)
 8005a02:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 8005a06:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8005b38 <runBRTask+0x270>
 8005a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a12:	dd01      	ble.n	8005a18 <runBRTask+0x150>
 8005a14:	23dc      	movs	r3, #220	@ 0xdc
 8005a16:	e012      	b.n	8005a3e <runBRTask+0x176>
 8005a18:	4b46      	ldr	r3, [pc, #280]	@ (8005b34 <runBRTask+0x26c>)
 8005a1a:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 8005a1e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a2a:	d501      	bpl.n	8005a30 <runBRTask+0x168>
 8005a2c:	230a      	movs	r3, #10
 8005a2e:	e006      	b.n	8005a3e <runBRTask+0x176>
 8005a30:	4b40      	ldr	r3, [pc, #256]	@ (8005b34 <runBRTask+0x26c>)
 8005a32:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 8005a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a3a:	ee17 3a90 	vmov	r3, s15
 8005a3e:	4a3f      	ldr	r2, [pc, #252]	@ (8005b3c <runBRTask+0x274>)
 8005a40:	6812      	ldr	r2, [r2, #0]
 8005a42:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a44:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005a48:	f001 fb30 	bl	80070ac <HAL_Delay>
 8005a4c:	4b39      	ldr	r3, [pc, #228]	@ (8005b34 <runBRTask+0x26c>)
 8005a4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a52:	4a3b      	ldr	r2, [pc, #236]	@ (8005b40 <runBRTask+0x278>)
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	4b37      	ldr	r3, [pc, #220]	@ (8005b34 <runBRTask+0x26c>)
 8005a58:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	bf0c      	ite	eq
 8005a60:	2301      	moveq	r3, #1
 8005a62:	2300      	movne	r3, #0
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	461a      	mov	r2, r3
 8005a68:	2104      	movs	r1, #4
 8005a6a:	4836      	ldr	r0, [pc, #216]	@ (8005b44 <runBRTask+0x27c>)
 8005a6c:	f002 fbba 	bl	80081e4 <HAL_GPIO_WritePin>
 8005a70:	4b30      	ldr	r3, [pc, #192]	@ (8005b34 <runBRTask+0x26c>)
 8005a72:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	bf14      	ite	ne
 8005a7a:	2301      	movne	r3, #1
 8005a7c:	2300      	moveq	r3, #0
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	2108      	movs	r1, #8
 8005a84:	482f      	ldr	r0, [pc, #188]	@ (8005b44 <runBRTask+0x27c>)
 8005a86:	f002 fbad 	bl	80081e4 <HAL_GPIO_WritePin>
 8005a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8005b34 <runBRTask+0x26c>)
 8005a8c:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	bf0c      	ite	eq
 8005a94:	2301      	moveq	r3, #1
 8005a96:	2300      	movne	r3, #0
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	2120      	movs	r1, #32
 8005a9e:	4829      	ldr	r0, [pc, #164]	@ (8005b44 <runBRTask+0x27c>)
 8005aa0:	f002 fba0 	bl	80081e4 <HAL_GPIO_WritePin>
 8005aa4:	4b23      	ldr	r3, [pc, #140]	@ (8005b34 <runBRTask+0x26c>)
 8005aa6:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	bf14      	ite	ne
 8005aae:	2301      	movne	r3, #1
 8005ab0:	2300      	moveq	r3, #0
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	2110      	movs	r1, #16
 8005ab8:	4822      	ldr	r0, [pc, #136]	@ (8005b44 <runBRTask+0x27c>)
 8005aba:	f002 fb93 	bl	80081e4 <HAL_GPIO_WritePin>
 8005abe:	4b1d      	ldr	r3, [pc, #116]	@ (8005b34 <runBRTask+0x26c>)
 8005ac0:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	@ 0xe0
 8005ac4:	4b20      	ldr	r3, [pc, #128]	@ (8005b48 <runBRTask+0x280>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005aca:	4b1a      	ldr	r3, [pc, #104]	@ (8005b34 <runBRTask+0x26c>)
 8005acc:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	@ 0xe2
 8005ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8005b48 <runBRTask+0x280>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8005ad6:	481a      	ldr	r0, [pc, #104]	@ (8005b40 <runBRTask+0x278>)
 8005ad8:	f7fd fcda 	bl	8003490 <RobotTurn>
			  osDelay(10);
 8005adc:	200a      	movs	r0, #10
 8005ade:	f006 fee3 	bl	800c8a8 <osDelay>
			  targetDist = 3;
 8005ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8005b4c <runBRTask+0x284>)
 8005ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b58 <runBRTask+0x290>)
 8005ae6:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2101      	movs	r1, #1
 8005aec:	4817      	ldr	r0, [pc, #92]	@ (8005b4c <runBRTask+0x284>)
 8005aee:	f7fd f85b 	bl	8002ba8 <RobotMoveDist>
			  osDelay(10);
 8005af2:	200a      	movs	r0, #10
 8005af4:	f006 fed8 	bl	800c8a8 <osDelay>
			  break;
 8005af8:	e08a      	b.n	8005c10 <runBRTask+0x348>
		  default: // BR00 (indoor 3x1)
//			  targetDist = 7;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 8005afa:	4b0e      	ldr	r3, [pc, #56]	@ (8005b34 <runBRTask+0x26c>)
 8005afc:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8005b00:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005b38 <runBRTask+0x270>
 8005b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b0c:	dd01      	ble.n	8005b12 <runBRTask+0x24a>
 8005b0e:	23dc      	movs	r3, #220	@ 0xdc
 8005b10:	e02b      	b.n	8005b6a <runBRTask+0x2a2>
 8005b12:	4b08      	ldr	r3, [pc, #32]	@ (8005b34 <runBRTask+0x26c>)
 8005b14:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8005b18:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005b1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b24:	d51a      	bpl.n	8005b5c <runBRTask+0x294>
 8005b26:	230a      	movs	r3, #10
 8005b28:	e01f      	b.n	8005b6a <runBRTask+0x2a2>
 8005b2a:	bf00      	nop
 8005b2c:	20000134 	.word	0x20000134
 8005b30:	20000684 	.word	0x20000684
 8005b34:	20000004 	.word	0x20000004
 8005b38:	435c0000 	.word	0x435c0000
 8005b3c:	20000418 	.word	0x20000418
 8005b40:	2000069c 	.word	0x2000069c
 8005b44:	40020000 	.word	0x40020000
 8005b48:	20000580 	.word	0x20000580
 8005b4c:	200006b0 	.word	0x200006b0
 8005b50:	40a00000 	.word	0x40a00000
 8005b54:	40e00000 	.word	0x40e00000
 8005b58:	40400000 	.word	0x40400000
 8005b5c:	4b4b      	ldr	r3, [pc, #300]	@ (8005c8c <runBRTask+0x3c4>)
 8005b5e:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8005b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b66:	ee17 3a90 	vmov	r3, s15
 8005b6a:	4a49      	ldr	r2, [pc, #292]	@ (8005c90 <runBRTask+0x3c8>)
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b70:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005b74:	f001 fa9a 	bl	80070ac <HAL_Delay>
 8005b78:	4b44      	ldr	r3, [pc, #272]	@ (8005c8c <runBRTask+0x3c4>)
 8005b7a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b7e:	4a45      	ldr	r2, [pc, #276]	@ (8005c94 <runBRTask+0x3cc>)
 8005b80:	6013      	str	r3, [r2, #0]
 8005b82:	4b42      	ldr	r3, [pc, #264]	@ (8005c8c <runBRTask+0x3c4>)
 8005b84:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	bf0c      	ite	eq
 8005b8c:	2301      	moveq	r3, #1
 8005b8e:	2300      	movne	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	461a      	mov	r2, r3
 8005b94:	2104      	movs	r1, #4
 8005b96:	4840      	ldr	r0, [pc, #256]	@ (8005c98 <runBRTask+0x3d0>)
 8005b98:	f002 fb24 	bl	80081e4 <HAL_GPIO_WritePin>
 8005b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c8c <runBRTask+0x3c4>)
 8005b9e:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	bf14      	ite	ne
 8005ba6:	2301      	movne	r3, #1
 8005ba8:	2300      	moveq	r3, #0
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	461a      	mov	r2, r3
 8005bae:	2108      	movs	r1, #8
 8005bb0:	4839      	ldr	r0, [pc, #228]	@ (8005c98 <runBRTask+0x3d0>)
 8005bb2:	f002 fb17 	bl	80081e4 <HAL_GPIO_WritePin>
 8005bb6:	4b35      	ldr	r3, [pc, #212]	@ (8005c8c <runBRTask+0x3c4>)
 8005bb8:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	bf0c      	ite	eq
 8005bc0:	2301      	moveq	r3, #1
 8005bc2:	2300      	movne	r3, #0
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	2120      	movs	r1, #32
 8005bca:	4833      	ldr	r0, [pc, #204]	@ (8005c98 <runBRTask+0x3d0>)
 8005bcc:	f002 fb0a 	bl	80081e4 <HAL_GPIO_WritePin>
 8005bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8005c8c <runBRTask+0x3c4>)
 8005bd2:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	bf14      	ite	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	2300      	moveq	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	461a      	mov	r2, r3
 8005be2:	2110      	movs	r1, #16
 8005be4:	482c      	ldr	r0, [pc, #176]	@ (8005c98 <runBRTask+0x3d0>)
 8005be6:	f002 fafd 	bl	80081e4 <HAL_GPIO_WritePin>
 8005bea:	4b28      	ldr	r3, [pc, #160]	@ (8005c8c <runBRTask+0x3c4>)
 8005bec:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 8005bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c9c <runBRTask+0x3d4>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005bf6:	4b25      	ldr	r3, [pc, #148]	@ (8005c8c <runBRTask+0x3c4>)
 8005bf8:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	@ 0xa2
 8005bfc:	4b27      	ldr	r3, [pc, #156]	@ (8005c9c <runBRTask+0x3d4>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	639a      	str	r2, [r3, #56]	@ 0x38
			  RobotTurn(&targetAngle);
 8005c02:	4824      	ldr	r0, [pc, #144]	@ (8005c94 <runBRTask+0x3cc>)
 8005c04:	f7fd fc44 	bl	8003490 <RobotTurn>
			  osDelay(10);
 8005c08:	200a      	movs	r0, #10
 8005c0a:	f006 fe4d 	bl	800c8a8 <osDelay>
//			  targetDist = 3;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  targetDist = 3;
//			  RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
//			  osDelay(10);
			  break;
 8005c0e:	bf00      	nop
		  }


		  clickOnce = 0;
 8005c10:	4b23      	ldr	r3, [pc, #140]	@ (8005ca0 <runBRTask+0x3d8>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
		  prevTask = curTask;
 8005c16:	4b23      	ldr	r3, [pc, #140]	@ (8005ca4 <runBRTask+0x3dc>)
 8005c18:	781a      	ldrb	r2, [r3, #0]
 8005c1a:	4b23      	ldr	r3, [pc, #140]	@ (8005ca8 <runBRTask+0x3e0>)
 8005c1c:	701a      	strb	r2, [r3, #0]
		  curTask = TASK_NONE;
 8005c1e:	4b21      	ldr	r3, [pc, #132]	@ (8005ca4 <runBRTask+0x3dc>)
 8005c20:	220b      	movs	r2, #11
 8005c22:	701a      	strb	r2, [r3, #0]
		  if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 8005c24:	4b21      	ldr	r3, [pc, #132]	@ (8005cac <runBRTask+0x3e4>)
 8005c26:	781a      	ldrb	r2, [r3, #0]
 8005c28:	4b20      	ldr	r3, [pc, #128]	@ (8005cac <runBRTask+0x3e4>)
 8005c2a:	785b      	ldrb	r3, [r3, #1]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d112      	bne.n	8005c56 <runBRTask+0x38e>
				__CLEAR_CURCMD(curCmd);
 8005c30:	4b1f      	ldr	r3, [pc, #124]	@ (8005cb0 <runBRTask+0x3e8>)
 8005c32:	2264      	movs	r2, #100	@ 0x64
 8005c34:	701a      	strb	r2, [r3, #0]
 8005c36:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb0 <runBRTask+0x3e8>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	805a      	strh	r2, [r3, #2]
				__ACK_TASK_DONE(&huart3, rxMsg);
 8005c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb4 <runBRTask+0x3ec>)
 8005c3e:	210f      	movs	r1, #15
 8005c40:	481d      	ldr	r0, [pc, #116]	@ (8005cb8 <runBRTask+0x3f0>)
 8005c42:	f00a f87b 	bl	800fd3c <sniprintf>
 8005c46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c4a:	2206      	movs	r2, #6
 8005c4c:	491b      	ldr	r1, [pc, #108]	@ (8005cbc <runBRTask+0x3f4>)
 8005c4e:	481c      	ldr	r0, [pc, #112]	@ (8005cc0 <runBRTask+0x3f8>)
 8005c50:	f005 fcef 	bl	800b632 <HAL_UART_Transmit>
 8005c54:	e63c      	b.n	80058d0 <runBRTask+0x8>
		  } else __READ_COMMAND(cQueue, curCmd, rxMsg);
 8005c56:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <runBRTask+0x3e4>)
 8005c58:	785b      	ldrb	r3, [r3, #1]
 8005c5a:	4a15      	ldr	r2, [pc, #84]	@ (8005cb0 <runBRTask+0x3e8>)
 8005c5c:	4913      	ldr	r1, [pc, #76]	@ (8005cac <runBRTask+0x3e4>)
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	6013      	str	r3, [r2, #0]
 8005c66:	4b11      	ldr	r3, [pc, #68]	@ (8005cac <runBRTask+0x3e4>)
 8005c68:	785b      	ldrb	r3, [r3, #1]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	4a0f      	ldr	r2, [pc, #60]	@ (8005cac <runBRTask+0x3e4>)
 8005c6e:	7892      	ldrb	r2, [r2, #2]
 8005c70:	fb93 f1f2 	sdiv	r1, r3, r2
 8005c74:	fb01 f202 	mul.w	r2, r1, r2
 8005c78:	1a9b      	subs	r3, r3, r2
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005cac <runBRTask+0x3e4>)
 8005c7e:	705a      	strb	r2, [r3, #1]
 8005c80:	4a10      	ldr	r2, [pc, #64]	@ (8005cc4 <runBRTask+0x3fc>)
 8005c82:	210f      	movs	r1, #15
 8005c84:	480c      	ldr	r0, [pc, #48]	@ (8005cb8 <runBRTask+0x3f0>)
 8005c86:	f00a f859 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_BR) osDelay(1000);
 8005c8a:	e621      	b.n	80058d0 <runBRTask+0x8>
 8005c8c:	20000004 	.word	0x20000004
 8005c90:	20000418 	.word	0x20000418
 8005c94:	2000069c 	.word	0x2000069c
 8005c98:	40020000 	.word	0x40020000
 8005c9c:	20000580 	.word	0x20000580
 8005ca0:	20000740 	.word	0x20000740
 8005ca4:	20000134 	.word	0x20000134
 8005ca8:	20000135 	.word	0x20000135
 8005cac:	20000650 	.word	0x20000650
 8005cb0:	20000684 	.word	0x20000684
 8005cb4:	08012d6c 	.word	0x08012d6c
 8005cb8:	20000688 	.word	0x20000688
 8005cbc:	08012d74 	.word	0x08012d74
 8005cc0:	200005c8 	.word	0x200005c8
 8005cc4:	08012d7c 	.word	0x08012d7c

08005cc8 <runFastestPathTask_V2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runFastestPathTask_V2 */
void runFastestPathTask_V2(void *argument)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFastestPathTask_V2 */
	const float FL_Offset_Y = 1.5;
 8005cd0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005cd4:	60fb      	str	r3, [r7, #12]
	uint8_t turnSize = 2;
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	72bb      	strb	r3, [r7, #10]
	uint8_t speedModeFP = SPEED_MODE_2;
 8005cda:	2302      	movs	r3, #2
 8005cdc:	72fb      	strb	r3, [r7, #11]
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_FASTESTPATH_V2) osDelay(1000);
 8005cde:	4b50      	ldr	r3, [pc, #320]	@ (8005e20 <runFastestPathTask_V2+0x158>)
 8005ce0:	781b      	ldrb	r3, [r3, #0]
 8005ce2:	2b09      	cmp	r3, #9
 8005ce4:	d004      	beq.n	8005cf0 <runFastestPathTask_V2+0x28>
 8005ce6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005cea:	f006 fddd 	bl	800c8a8 <osDelay>
 8005cee:	e092      	b.n	8005e16 <runFastestPathTask_V2+0x14e>
	  else {
		  turnSize = curCmd.val;
 8005cf0:	4b4c      	ldr	r3, [pc, #304]	@ (8005e24 <runFastestPathTask_V2+0x15c>)
 8005cf2:	885b      	ldrh	r3, [r3, #2]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	72bb      	strb	r3, [r7, #10]
		  speedModeFP = (turnSize == 1 || turnSize == 2) ? SPEED_MODE_2 : SPEED_MODE_1;
 8005cf8:	7abb      	ldrb	r3, [r7, #10]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d002      	beq.n	8005d04 <runFastestPathTask_V2+0x3c>
 8005cfe:	7abb      	ldrb	r3, [r7, #10]
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d101      	bne.n	8005d08 <runFastestPathTask_V2+0x40>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e000      	b.n	8005d0a <runFastestPathTask_V2+0x42>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	72fb      	strb	r3, [r7, #11]
//		  if (turnSize == 3 || turnSize == 4) speedModeFP = SPEED_MODE_1;
//		   STEP 1: move forward until x cm behind the obstacle
//		  if (step == 0) {
			 targetDist = 70;
 8005d0c:	4b46      	ldr	r3, [pc, #280]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005d0e:	4a47      	ldr	r2, [pc, #284]	@ (8005e2c <runFastestPathTask_V2+0x164>)
 8005d10:	601a      	str	r2, [r3, #0]
			 RobotMoveDist(&targetDist, DIR_FORWARD, speedModeFP);
 8005d12:	7afb      	ldrb	r3, [r7, #11]
 8005d14:	461a      	mov	r2, r3
 8005d16:	2101      	movs	r1, #1
 8005d18:	4843      	ldr	r0, [pc, #268]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005d1a:	f7fc ff45 	bl	8002ba8 <RobotMoveDist>
		  switch (turnSize) {
 8005d1e:	7abb      	ldrb	r3, [r7, #10]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	2b03      	cmp	r3, #3
 8005d24:	d81e      	bhi.n	8005d64 <runFastestPathTask_V2+0x9c>
 8005d26:	a201      	add	r2, pc, #4	@ (adr r2, 8005d2c <runFastestPathTask_V2+0x64>)
 8005d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2c:	08005d3d 	.word	0x08005d3d
 8005d30:	08005d51 	.word	0x08005d51
 8005d34:	08005d3d 	.word	0x08005d3d
 8005d38:	08005d51 	.word	0x08005d51
		  case 1:
		  case 3:
			  targetDist = 20 + 7 + FL_Offset_Y;
 8005d3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d40:	eeb3 7a0b 	vmov.f32	s14, #59	@ 0x41d80000  27.0
 8005d44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d48:	4b37      	ldr	r3, [pc, #220]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005d4a:	edc3 7a00 	vstr	s15, [r3]
			  break;
 8005d4e:	e00a      	b.n	8005d66 <runFastestPathTask_V2+0x9e>
		  case 2:
		  case 4:
			  targetDist = 40 + 7 + FL_Offset_Y;
 8005d50:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d54:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005e30 <runFastestPathTask_V2+0x168>
 8005d58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d5c:	4b32      	ldr	r3, [pc, #200]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005d5e:	edc3 7a00 	vstr	s15, [r3]
			  break;
 8005d62:	e000      	b.n	8005d66 <runFastestPathTask_V2+0x9e>
		  default:
			  break;
 8005d64:	bf00      	nop
		  }

			  RobotMoveDistObstacle(&targetDist, speedModeFP);
 8005d66:	7afb      	ldrb	r3, [r7, #11]
 8005d68:	4619      	mov	r1, r3
 8005d6a:	482f      	ldr	r0, [pc, #188]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005d6c:	f7fd f8b0 	bl	8002ed0 <RobotMoveDistObstacle>
//		  } else if (step == 1) {
			  // STEP 2: turn left
			  FASTESTPATH_TURN_LEFT_90X(&turnSize);
 8005d70:	f107 030a 	add.w	r3, r7, #10
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7fd fd51 	bl	800381c <FASTESTPATH_TURN_LEFT_90X>
//		  } else if (step == 2) {
			  // STEP 3: turn right 180
			  FASTESTPATH_TURN_RIGHT_180X(&turnSize);
 8005d7a:	f107 030a 	add.w	r3, r7, #10
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fd fe1e 	bl	80039c0 <FASTESTPATH_TURN_RIGHT_180X>
//		  } else if (step == 3) {
			  // STEP 4: move right by 94cm
			  switch (turnSize) {
 8005d84:	7abb      	ldrb	r3, [r7, #10]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	2b03      	cmp	r3, #3
 8005d8a:	d813      	bhi.n	8005db4 <runFastestPathTask_V2+0xec>
 8005d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d94 <runFastestPathTask_V2+0xcc>)
 8005d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d92:	bf00      	nop
 8005d94:	08005da5 	.word	0x08005da5
 8005d98:	08005dad 	.word	0x08005dad
 8005d9c:	08005da5 	.word	0x08005da5
 8005da0:	08005dad 	.word	0x08005dad
			  case 1:
			  case 3:
				  targetDist = 52;
 8005da4:	4b20      	ldr	r3, [pc, #128]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005da6:	4a23      	ldr	r2, [pc, #140]	@ (8005e34 <runFastestPathTask_V2+0x16c>)
 8005da8:	601a      	str	r2, [r3, #0]
				  break;
 8005daa:	e004      	b.n	8005db6 <runFastestPathTask_V2+0xee>
			  case 2:
			  case 4:
				  targetDist = 70;
 8005dac:	4b1e      	ldr	r3, [pc, #120]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005dae:	4a1f      	ldr	r2, [pc, #124]	@ (8005e2c <runFastestPathTask_V2+0x164>)
 8005db0:	601a      	str	r2, [r3, #0]
//				  targetDist = 60;
				  break;
 8005db2:	e000      	b.n	8005db6 <runFastestPathTask_V2+0xee>
			  default:
				  break;
 8005db4:	bf00      	nop
			  }
			  RobotMoveDist(&targetDist, DIR_FORWARD, speedModeFP);
 8005db6:	7afb      	ldrb	r3, [r7, #11]
 8005db8:	461a      	mov	r2, r3
 8005dba:	2101      	movs	r1, #1
 8005dbc:	481a      	ldr	r0, [pc, #104]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005dbe:	f7fc fef3 	bl	8002ba8 <RobotMoveDist>
//		  } else if (step == 4) {
			  // STEP 5: turn right 180
			  FASTESTPATH_TURN_RIGHT_180X(&turnSize);
 8005dc2:	f107 030a 	add.w	r3, r7, #10
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fd fdfa 	bl	80039c0 <FASTESTPATH_TURN_RIGHT_180X>
//		  } else if (step == 5) {
			  // STEP 6: turn left (back to initial path)
//			  FASTESTPATH_TURN_LEFT_90X(&turnSize);
			  FASTESTPATH_TURN_LEFT_90X_RETURN(&turnSize);
 8005dcc:	f107 030a 	add.w	r3, r7, #10
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fd fd7f 	bl	80038d4 <FASTESTPATH_TURN_LEFT_90X_RETURN>
//		  } else if (step == 6) {
			  // STEP 7: move back to carpack
			  targetDist = 60;
 8005dd6:	4b14      	ldr	r3, [pc, #80]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005dd8:	4a17      	ldr	r2, [pc, #92]	@ (8005e38 <runFastestPathTask_V2+0x170>)
 8005dda:	601a      	str	r2, [r3, #0]
			  RobotMoveDist(&targetDist, DIR_FORWARD, speedModeFP);
 8005ddc:	7afb      	ldrb	r3, [r7, #11]
 8005dde:	461a      	mov	r2, r3
 8005de0:	2101      	movs	r1, #1
 8005de2:	4811      	ldr	r0, [pc, #68]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005de4:	f7fc fee0 	bl	8002ba8 <RobotMoveDist>
			  targetDist = 15;
 8005de8:	4b0f      	ldr	r3, [pc, #60]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005dea:	4a14      	ldr	r2, [pc, #80]	@ (8005e3c <runFastestPathTask_V2+0x174>)
 8005dec:	601a      	str	r2, [r3, #0]
			  RobotMoveDistObstacle(&targetDist, speedModeFP);
 8005dee:	7afb      	ldrb	r3, [r7, #11]
 8005df0:	4619      	mov	r1, r3
 8005df2:	480d      	ldr	r0, [pc, #52]	@ (8005e28 <runFastestPathTask_V2+0x160>)
 8005df4:	f7fd f86c 	bl	8002ed0 <RobotMoveDistObstacle>
//		  }

//		  step = (step + 1) % 7;

			// DONE.
			prevTask = curTask;
 8005df8:	4b09      	ldr	r3, [pc, #36]	@ (8005e20 <runFastestPathTask_V2+0x158>)
 8005dfa:	781a      	ldrb	r2, [r3, #0]
 8005dfc:	4b10      	ldr	r3, [pc, #64]	@ (8005e40 <runFastestPathTask_V2+0x178>)
 8005dfe:	701a      	strb	r2, [r3, #0]
			curTask = TASK_NONE;
 8005e00:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <runFastestPathTask_V2+0x158>)
 8005e02:	220b      	movs	r2, #11
 8005e04:	701a      	strb	r2, [r3, #0]
//			__ACK_TASK_DONE(&huart3, rxMsg);
			snprintf((char *)rxMsg, sizeof(rxMsg) - 1, "done!"); \
 8005e06:	4a0f      	ldr	r2, [pc, #60]	@ (8005e44 <runFastestPathTask_V2+0x17c>)
 8005e08:	210f      	movs	r1, #15
 8005e0a:	480f      	ldr	r0, [pc, #60]	@ (8005e48 <runFastestPathTask_V2+0x180>)
 8005e0c:	f009 ff96 	bl	800fd3c <sniprintf>
			//HAL_UART_Transmit(&huart3, (uint8_t *) &Distance, 7, 0xFFFF);
			//HAL_UART_Transmit(&huart3, (uint8_t *) "ACK|X\r\n", 7, 0xFFFF); \
			__CLEAR_CURCMD(curCmd);
			clickOnce = 0;
 8005e10:	4b0e      	ldr	r3, [pc, #56]	@ (8005e4c <runFastestPathTask_V2+0x184>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
	  }
    osDelay(1);
 8005e16:	2001      	movs	r0, #1
 8005e18:	f006 fd46 	bl	800c8a8 <osDelay>
	  if (curTask != TASK_FASTESTPATH_V2) osDelay(1000);
 8005e1c:	e75f      	b.n	8005cde <runFastestPathTask_V2+0x16>
 8005e1e:	bf00      	nop
 8005e20:	20000134 	.word	0x20000134
 8005e24:	20000684 	.word	0x20000684
 8005e28:	200006b0 	.word	0x200006b0
 8005e2c:	428c0000 	.word	0x428c0000
 8005e30:	423c0000 	.word	0x423c0000
 8005e34:	42500000 	.word	0x42500000
 8005e38:	42700000 	.word	0x42700000
 8005e3c:	41700000 	.word	0x41700000
 8005e40:	20000135 	.word	0x20000135
 8005e44:	08012d6c 	.word	0x08012d6c
 8005e48:	20000688 	.word	0x20000688
 8005e4c:	20000740 	.word	0x20000740

08005e50 <HCSR04_Read>:
  }
  /* USER CODE END runFastestPathTask_V2 */
}

void HCSR04_Read(void) //Call when u want to get reading from US
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_SET);
 8005e54:	2201      	movs	r2, #1
 8005e56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005e5a:	480b      	ldr	r0, [pc, #44]	@ (8005e88 <HCSR04_Read+0x38>)
 8005e5c:	f002 f9c2 	bl	80081e4 <HAL_GPIO_WritePin>
	delay_us(10);
 8005e60:	200a      	movs	r0, #10
 8005e62:	f000 f815 	bl	8005e90 <delay_us>
	HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8005e66:	2200      	movs	r2, #0
 8005e68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005e6c:	4806      	ldr	r0, [pc, #24]	@ (8005e88 <HCSR04_Read+0x38>)
 8005e6e:	f002 f9b9 	bl	80081e4 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 8005e72:	4b06      	ldr	r3, [pc, #24]	@ (8005e8c <HCSR04_Read+0x3c>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <HCSR04_Read+0x3c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0202 	orr.w	r2, r2, #2
 8005e80:	60da      	str	r2, [r3, #12]
}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	40020c00 	.word	0x40020c00
 8005e8c:	200004f0 	.word	0x200004f0

08005e90 <delay_us>:
void delay_us(uint16_t us)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4603      	mov	r3, r0
 8005e98:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4,0);  // set the counter value a 0
 8005e9a:	4b09      	ldr	r3, [pc, #36]	@ (8005ec0 <delay_us+0x30>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < us);  // wait for the counter to reach the us input in the parameter
 8005ea2:	bf00      	nop
 8005ea4:	4b06      	ldr	r3, [pc, #24]	@ (8005ec0 <delay_us+0x30>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005eaa:	88fb      	ldrh	r3, [r7, #6]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d3f9      	bcc.n	8005ea4 <delay_us+0x14>
}
 8005eb0:	bf00      	nop
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	200004f0 	.word	0x200004f0
 8005ec4:	00000000 	.word	0x00000000

08005ec8 <HAL_TIM_IC_CaptureCallback>:
//#define ECHO_PIN PE9
//#define ECHO_PORT PEB
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	7f1b      	ldrb	r3, [r3, #28]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	f040 8083 	bne.w	8005fe0 <HAL_TIM_IC_CaptureCallback+0x118>
		if (Is_First_Captured == 0) {
 8005eda:	4b45      	ldr	r3, [pc, #276]	@ (8005ff0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d11a      	bne.n	8005f18 <HAL_TIM_IC_CaptureCallback+0x50>
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f004 fdcf 	bl	800aa88 <HAL_TIM_ReadCapturedValue>
 8005eea:	4603      	mov	r3, r0
 8005eec:	4a41      	ldr	r2, [pc, #260]	@ (8005ff4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005eee:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;
 8005ef0:	4b3f      	ldr	r3, [pc, #252]	@ (8005ff0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6a1a      	ldr	r2, [r3, #32]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 020a 	bic.w	r2, r2, #10
 8005f04:	621a      	str	r2, [r3, #32]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6a1a      	ldr	r2, [r3, #32]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f042 0202 	orr.w	r2, r2, #2
 8005f14:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
		}
	}
}
 8005f16:	e063      	b.n	8005fe0 <HAL_TIM_IC_CaptureCallback+0x118>
		} else if (Is_First_Captured == 1) {
 8005f18:	4b35      	ldr	r3, [pc, #212]	@ (8005ff0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d15f      	bne.n	8005fe0 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8005f20:	2100      	movs	r1, #0
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f004 fdb0 	bl	800aa88 <HAL_TIM_ReadCapturedValue>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	4a33      	ldr	r2, [pc, #204]	@ (8005ff8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005f2c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2200      	movs	r2, #0
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1) {
 8005f36:	4b30      	ldr	r3, [pc, #192]	@ (8005ff8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8005ff4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d907      	bls.n	8005f52 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2 - IC_Val1;
 8005f42:	4b2d      	ldr	r3, [pc, #180]	@ (8005ff8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b2b      	ldr	r3, [pc, #172]	@ (8005ff4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8005ffc <HAL_TIM_IC_CaptureCallback+0x134>)
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	e00f      	b.n	8005f72 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2) {
 8005f52:	4b28      	ldr	r3, [pc, #160]	@ (8005ff4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	4b28      	ldr	r3, [pc, #160]	@ (8005ff8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d909      	bls.n	8005f72 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (65535 - IC_Val1) + IC_Val2;
 8005f5e:	4b26      	ldr	r3, [pc, #152]	@ (8005ff8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	4b24      	ldr	r3, [pc, #144]	@ (8005ff4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8005f6c:	33ff      	adds	r3, #255	@ 0xff
 8005f6e:	4a23      	ldr	r2, [pc, #140]	@ (8005ffc <HAL_TIM_IC_CaptureCallback+0x134>)
 8005f70:	6013      	str	r3, [r2, #0]
			Distance = Difference * .0343 / 2;
 8005f72:	4b22      	ldr	r3, [pc, #136]	@ (8005ffc <HAL_TIM_IC_CaptureCallback+0x134>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fa fac4 	bl	8000504 <__aeabi_ui2d>
 8005f7c:	a31a      	add	r3, pc, #104	@ (adr r3, 8005fe8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8005f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f82:	f7fa fb39 	bl	80005f8 <__aeabi_dmul>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	f04f 0200 	mov.w	r2, #0
 8005f92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f96:	f7fa fc59 	bl	800084c <__aeabi_ddiv>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4610      	mov	r0, r2
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	f7fa fe01 	bl	8000ba8 <__aeabi_d2uiz>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	4b15      	ldr	r3, [pc, #84]	@ (8006000 <HAL_TIM_IC_CaptureCallback+0x138>)
 8005fac:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0;
 8005fae:	4b10      	ldr	r3, [pc, #64]	@ (8005ff0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6a1a      	ldr	r2, [r3, #32]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 020a 	bic.w	r2, r2, #10
 8005fc2:	621a      	str	r2, [r3, #32]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	6a12      	ldr	r2, [r2, #32]
 8005fce:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
 8005fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68da      	ldr	r2, [r3, #12]
 8005fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006004 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0202 	bic.w	r2, r2, #2
 8005fde:	60da      	str	r2, [r3, #12]
}
 8005fe0:	bf00      	nop
 8005fe2:	3708      	adds	r7, #8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	04816f00 	.word	0x04816f00
 8005fec:	3fa18fc5 	.word	0x3fa18fc5
 8005ff0:	20000728 	.word	0x20000728
 8005ff4:	20000720 	.word	0x20000720
 8005ff8:	20000724 	.word	0x20000724
 8005ffc:	2000072c 	.word	0x2000072c
 8006000:	20000730 	.word	0x20000730
 8006004:	200004f0 	.word	0x200004f0

08006008 <sensorTask>:
void sensorTask(void *argument) {
 8006008:	b580      	push	{r7, lr}
 800600a:	b088      	sub	sp, #32
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
	uint8_t usVal[20] = { 0 };
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
 8006014:	f107 0310 	add.w	r3, r7, #16
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	605a      	str	r2, [r3, #4]
 800601e:	609a      	str	r2, [r3, #8]
 8006020:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN StartUltrasonicTask */
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);  // HC-SR04 Sensor
 8006022:	2100      	movs	r1, #0
 8006024:	4813      	ldr	r0, [pc, #76]	@ (8006074 <sensorTask+0x6c>)
 8006026:	f003 fef7 	bl	8009e18 <HAL_TIM_IC_Start_IT>
		/* Infinite loop */
		for (;;) {
			HCSR04_Read();
 800602a:	f7ff ff11 	bl	8005e50 <HCSR04_Read>
			sprintf(usVal, "Distance: %d \0", (int) Distance);
 800602e:	4b12      	ldr	r3, [pc, #72]	@ (8006078 <sensorTask+0x70>)
 8006030:	881b      	ldrh	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	f107 030c 	add.w	r3, r7, #12
 8006038:	4910      	ldr	r1, [pc, #64]	@ (800607c <sensorTask+0x74>)
 800603a:	4618      	mov	r0, r3
 800603c:	f009 feb2 	bl	800fda4 <siprintf>
			OLED_ShowString(0, 20, usVal);
 8006040:	f107 030c 	add.w	r3, r7, #12
 8006044:	461a      	mov	r2, r3
 8006046:	2114      	movs	r1, #20
 8006048:	2000      	movs	r0, #0
 800604a:	f000 fa91 	bl	8006570 <OLED_ShowString>

			if (Distance <= usThreshold && usFlag == 1) {
 800604e:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <sensorTask+0x70>)
 8006050:	881a      	ldrh	r2, [r3, #0]
 8006052:	4b0b      	ldr	r3, [pc, #44]	@ (8006080 <sensorTask+0x78>)
 8006054:	881b      	ldrh	r3, [r3, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d808      	bhi.n	800606c <sensorTask+0x64>
 800605a:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <sensorTask+0x7c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d104      	bne.n	800606c <sensorTask+0x64>
				usFlag = 0;
 8006062:	4b08      	ldr	r3, [pc, #32]	@ (8006084 <sensorTask+0x7c>)
 8006064:	2200      	movs	r2, #0
 8006066:	601a      	str	r2, [r3, #0]
				//moveCarStop();
				motorStop();
 8006068:	f000 f832 	bl	80060d0 <motorStop>
			}

			osDelay(100);
 800606c:	2064      	movs	r0, #100	@ 0x64
 800606e:	f006 fc1b 	bl	800c8a8 <osDelay>
			HCSR04_Read();
 8006072:	e7da      	b.n	800602a <sensorTask+0x22>
 8006074:	200004f0 	.word	0x200004f0
 8006078:	20000730 	.word	0x20000730
 800607c:	08012dbc 	.word	0x08012dbc
 8006080:	2000013c 	.word	0x2000013c
 8006084:	20000734 	.word	0x20000734

08006088 <setLeftPWM>:
		}
		/* USER CODE END StartUltrasonicTask */

}
void setLeftPWM(uint16_t dutyCycle) {
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	4603      	mov	r3, r0
 8006090:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, dutyCycle);
 8006092:	4b05      	ldr	r3, [pc, #20]	@ (80060a8 <setLeftPWM+0x20>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	88fa      	ldrh	r2, [r7, #6]
 8006098:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800609a:	bf00      	nop
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	20000580 	.word	0x20000580

080060ac <setRightPWM>:

void setRightPWM(uint16_t dutyCycle) {
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	4603      	mov	r3, r0
 80060b4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, dutyCycle);
 80060b6:	4b05      	ldr	r3, [pc, #20]	@ (80060cc <setRightPWM+0x20>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	88fa      	ldrh	r2, [r7, #6]
 80060bc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80060be:	bf00      	nop
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	20000580 	.word	0x20000580

080060d0 <motorStop>:

void motorStop() {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	af00      	add	r7, sp, #0
	// ------- left motor
	HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 80060d4:	2200      	movs	r2, #0
 80060d6:	2120      	movs	r1, #32
 80060d8:	480c      	ldr	r0, [pc, #48]	@ (800610c <motorStop+0x3c>)
 80060da:	f002 f883 	bl	80081e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80060de:	2200      	movs	r2, #0
 80060e0:	2110      	movs	r1, #16
 80060e2:	480a      	ldr	r0, [pc, #40]	@ (800610c <motorStop+0x3c>)
 80060e4:	f002 f87e 	bl	80081e4 <HAL_GPIO_WritePin>
	// ------- right motor
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80060e8:	2200      	movs	r2, #0
 80060ea:	2104      	movs	r1, #4
 80060ec:	4807      	ldr	r0, [pc, #28]	@ (800610c <motorStop+0x3c>)
 80060ee:	f002 f879 	bl	80081e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80060f2:	2200      	movs	r2, #0
 80060f4:	2108      	movs	r1, #8
 80060f6:	4805      	ldr	r0, [pc, #20]	@ (800610c <motorStop+0x3c>)
 80060f8:	f002 f874 	bl	80081e4 <HAL_GPIO_WritePin>
	setLeftPWM(0);
 80060fc:	2000      	movs	r0, #0
 80060fe:	f7ff ffc3 	bl	8006088 <setLeftPWM>
	setRightPWM(0);
 8006102:	2000      	movs	r0, #0
 8006104:	f7ff ffd2 	bl	80060ac <setRightPWM>
}
 8006108:	bf00      	nop
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40020000 	.word	0x40020000

08006110 <runBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runBatteryTask */
void runBatteryTask(void *argument)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBatteryTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc2);
 8006118:	4819      	ldr	r0, [pc, #100]	@ (8006180 <runBatteryTask+0x70>)
 800611a:	f001 f82f 	bl	800717c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2,20);
 800611e:	2114      	movs	r1, #20
 8006120:	4817      	ldr	r0, [pc, #92]	@ (8006180 <runBatteryTask+0x70>)
 8006122:	f001 f930 	bl	8007386 <HAL_ADC_PollForConversion>
	batteryVal = HAL_ADC_GetValue(&hadc2) / 1421.752066 * 100;
 8006126:	4816      	ldr	r0, [pc, #88]	@ (8006180 <runBatteryTask+0x70>)
 8006128:	f001 fac8 	bl	80076bc <HAL_ADC_GetValue>
 800612c:	4603      	mov	r3, r0
 800612e:	4618      	mov	r0, r3
 8006130:	f7fa f9e8 	bl	8000504 <__aeabi_ui2d>
 8006134:	a310      	add	r3, pc, #64	@ (adr r3, 8006178 <runBatteryTask+0x68>)
 8006136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613a:	f7fa fb87 	bl	800084c <__aeabi_ddiv>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4610      	mov	r0, r2
 8006144:	4619      	mov	r1, r3
 8006146:	f04f 0200 	mov.w	r2, #0
 800614a:	4b0e      	ldr	r3, [pc, #56]	@ (8006184 <runBatteryTask+0x74>)
 800614c:	f7fa fa54 	bl	80005f8 <__aeabi_dmul>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	4610      	mov	r0, r2
 8006156:	4619      	mov	r1, r3
 8006158:	f7fa fd46 	bl	8000be8 <__aeabi_d2f>
 800615c:	4603      	mov	r3, r0
 800615e:	4a0a      	ldr	r2, [pc, #40]	@ (8006188 <runBatteryTask+0x78>)
 8006160:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc2);
 8006162:	4807      	ldr	r0, [pc, #28]	@ (8006180 <runBatteryTask+0x70>)
 8006164:	f001 f8dc 	bl	8007320 <HAL_ADC_Stop>
    osDelay(30000); // check battery level every 30 seconds
 8006168:	f247 5030 	movw	r0, #30000	@ 0x7530
 800616c:	f006 fb9c 	bl	800c8a8 <osDelay>
	HAL_ADC_Start(&hadc2);
 8006170:	bf00      	nop
 8006172:	e7d1      	b.n	8006118 <runBatteryTask+0x8>
 8006174:	f3af 8000 	nop.w
 8006178:	1d96e9bc 	.word	0x1d96e9bc
 800617c:	40963702 	.word	0x40963702
 8006180:	2000037c 	.word	0x2000037c
 8006184:	40590000 	.word	0x40590000
 8006188:	2000070c 	.word	0x2000070c

0800618c <runMoveDistObsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_runMoveDistObsTask */
void runMoveDistObsTask(void *argument)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistObsTask */
  /* Infinite loop */
  for(;;)
  {
	  if (curTask != TASK_MOVE_OBS) osDelay(1000);
 8006194:	4b2d      	ldr	r3, [pc, #180]	@ (800624c <runMoveDistObsTask+0xc0>)
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	2b07      	cmp	r3, #7
 800619a:	d004      	beq.n	80061a6 <runMoveDistObsTask+0x1a>
 800619c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80061a0:	f006 fb82 	bl	800c8a8 <osDelay>
 80061a4:	e7f6      	b.n	8006194 <runMoveDistObsTask+0x8>
	  else {
		  targetDist = (float) curCmd.val;
 80061a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006250 <runMoveDistObsTask+0xc4>)
 80061a8:	885b      	ldrh	r3, [r3, #2]
 80061aa:	ee07 3a90 	vmov	s15, r3
 80061ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b2:	4b28      	ldr	r3, [pc, #160]	@ (8006254 <runMoveDistObsTask+0xc8>)
 80061b4:	edc3 7a00 	vstr	s15, [r3]
		  RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 80061b8:	2102      	movs	r1, #2
 80061ba:	4826      	ldr	r0, [pc, #152]	@ (8006254 <runMoveDistObsTask+0xc8>)
 80061bc:	f7fc fe88 	bl	8002ed0 <RobotMoveDistObstacle>

		  __ON_TASK_END(&htim8, prevTask, curTask);
 80061c0:	4b25      	ldr	r3, [pc, #148]	@ (8006258 <runMoveDistObsTask+0xcc>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2200      	movs	r2, #0
 80061c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80061c8:	4b23      	ldr	r3, [pc, #140]	@ (8006258 <runMoveDistObsTask+0xcc>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2200      	movs	r2, #0
 80061ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80061d0:	4b1e      	ldr	r3, [pc, #120]	@ (800624c <runMoveDistObsTask+0xc0>)
 80061d2:	781a      	ldrb	r2, [r3, #0]
 80061d4:	4b21      	ldr	r3, [pc, #132]	@ (800625c <runMoveDistObsTask+0xd0>)
 80061d6:	701a      	strb	r2, [r3, #0]
 80061d8:	4b1c      	ldr	r3, [pc, #112]	@ (800624c <runMoveDistObsTask+0xc0>)
 80061da:	220b      	movs	r2, #11
 80061dc:	701a      	strb	r2, [r3, #0]
		  clickOnce = 0;
 80061de:	4b20      	ldr	r3, [pc, #128]	@ (8006260 <runMoveDistObsTask+0xd4>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	601a      	str	r2, [r3, #0]

		if (__COMMAND_QUEUE_IS_EMPTY(cQueue)) {
 80061e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006264 <runMoveDistObsTask+0xd8>)
 80061e6:	781a      	ldrb	r2, [r3, #0]
 80061e8:	4b1e      	ldr	r3, [pc, #120]	@ (8006264 <runMoveDistObsTask+0xd8>)
 80061ea:	785b      	ldrb	r3, [r3, #1]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d112      	bne.n	8006216 <runMoveDistObsTask+0x8a>
			__CLEAR_CURCMD(curCmd);
 80061f0:	4b17      	ldr	r3, [pc, #92]	@ (8006250 <runMoveDistObsTask+0xc4>)
 80061f2:	2264      	movs	r2, #100	@ 0x64
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	4b16      	ldr	r3, [pc, #88]	@ (8006250 <runMoveDistObsTask+0xc4>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	805a      	strh	r2, [r3, #2]
			__ACK_TASK_DONE(&huart3, rxMsg);
 80061fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006268 <runMoveDistObsTask+0xdc>)
 80061fe:	210f      	movs	r1, #15
 8006200:	481a      	ldr	r0, [pc, #104]	@ (800626c <runMoveDistObsTask+0xe0>)
 8006202:	f009 fd9b 	bl	800fd3c <sniprintf>
 8006206:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800620a:	2206      	movs	r2, #6
 800620c:	4918      	ldr	r1, [pc, #96]	@ (8006270 <runMoveDistObsTask+0xe4>)
 800620e:	4819      	ldr	r0, [pc, #100]	@ (8006274 <runMoveDistObsTask+0xe8>)
 8006210:	f005 fa0f 	bl	800b632 <HAL_UART_Transmit>
 8006214:	e7be      	b.n	8006194 <runMoveDistObsTask+0x8>
		} else __READ_COMMAND(cQueue, curCmd, rxMsg);
 8006216:	4b13      	ldr	r3, [pc, #76]	@ (8006264 <runMoveDistObsTask+0xd8>)
 8006218:	785b      	ldrb	r3, [r3, #1]
 800621a:	4a0d      	ldr	r2, [pc, #52]	@ (8006250 <runMoveDistObsTask+0xc4>)
 800621c:	4911      	ldr	r1, [pc, #68]	@ (8006264 <runMoveDistObsTask+0xd8>)
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	440b      	add	r3, r1
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	4b0f      	ldr	r3, [pc, #60]	@ (8006264 <runMoveDistObsTask+0xd8>)
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	3301      	adds	r3, #1
 800622c:	4a0d      	ldr	r2, [pc, #52]	@ (8006264 <runMoveDistObsTask+0xd8>)
 800622e:	7892      	ldrb	r2, [r2, #2]
 8006230:	fb93 f1f2 	sdiv	r1, r3, r2
 8006234:	fb01 f202 	mul.w	r2, r1, r2
 8006238:	1a9b      	subs	r3, r3, r2
 800623a:	b2da      	uxtb	r2, r3
 800623c:	4b09      	ldr	r3, [pc, #36]	@ (8006264 <runMoveDistObsTask+0xd8>)
 800623e:	705a      	strb	r2, [r3, #1]
 8006240:	4a0d      	ldr	r2, [pc, #52]	@ (8006278 <runMoveDistObsTask+0xec>)
 8006242:	210f      	movs	r1, #15
 8006244:	4809      	ldr	r0, [pc, #36]	@ (800626c <runMoveDistObsTask+0xe0>)
 8006246:	f009 fd79 	bl	800fd3c <sniprintf>
	  if (curTask != TASK_MOVE_OBS) osDelay(1000);
 800624a:	e7a3      	b.n	8006194 <runMoveDistObsTask+0x8>
 800624c:	20000134 	.word	0x20000134
 8006250:	20000684 	.word	0x20000684
 8006254:	200006b0 	.word	0x200006b0
 8006258:	20000580 	.word	0x20000580
 800625c:	20000135 	.word	0x20000135
 8006260:	20000740 	.word	0x20000740
 8006264:	20000650 	.word	0x20000650
 8006268:	08012d6c 	.word	0x08012d6c
 800626c:	20000688 	.word	0x20000688
 8006270:	08012d74 	.word	0x08012d74
 8006274:	200005c8 	.word	0x200005c8
 8006278:	08012d7c 	.word	0x08012d7c

0800627c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800627c:	b480      	push	{r7}
 800627e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006280:	b672      	cpsid	i
}
 8006282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006284:	bf00      	nop
 8006286:	e7fd      	b.n	8006284 <Error_Handler+0x8>

08006288 <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800628e:	2300      	movs	r3, #0
 8006290:	71fb      	strb	r3, [r7, #7]
 8006292:	e026      	b.n	80062e2 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8006294:	79fb      	ldrb	r3, [r7, #7]
 8006296:	3b50      	subs	r3, #80	@ 0x50
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2100      	movs	r1, #0
 800629c:	4618      	mov	r0, r3
 800629e:	f000 f82b 	bl	80062f8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80062a2:	2100      	movs	r1, #0
 80062a4:	2000      	movs	r0, #0
 80062a6:	f000 f827 	bl	80062f8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80062aa:	2100      	movs	r1, #0
 80062ac:	2010      	movs	r0, #16
 80062ae:	f000 f823 	bl	80062f8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80062b2:	2300      	movs	r3, #0
 80062b4:	71bb      	strb	r3, [r7, #6]
 80062b6:	e00d      	b.n	80062d4 <OLED_Refresh_Gram+0x4c>
 80062b8:	79ba      	ldrb	r2, [r7, #6]
 80062ba:	79fb      	ldrb	r3, [r7, #7]
 80062bc:	490d      	ldr	r1, [pc, #52]	@ (80062f4 <OLED_Refresh_Gram+0x6c>)
 80062be:	00d2      	lsls	r2, r2, #3
 80062c0:	440a      	add	r2, r1
 80062c2:	4413      	add	r3, r2
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	2101      	movs	r1, #1
 80062c8:	4618      	mov	r0, r3
 80062ca:	f000 f815 	bl	80062f8 <OLED_WR_Byte>
 80062ce:	79bb      	ldrb	r3, [r7, #6]
 80062d0:	3301      	adds	r3, #1
 80062d2:	71bb      	strb	r3, [r7, #6]
 80062d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	daed      	bge.n	80062b8 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	3301      	adds	r3, #1
 80062e0:	71fb      	strb	r3, [r7, #7]
 80062e2:	79fb      	ldrb	r3, [r7, #7]
 80062e4:	2b07      	cmp	r3, #7
 80062e6:	d9d5      	bls.n	8006294 <OLED_Refresh_Gram+0xc>
	}   
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	3708      	adds	r7, #8
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	2000074c 	.word	0x2000074c

080062f8 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	460a      	mov	r2, r1
 8006302:	71fb      	strb	r3, [r7, #7]
 8006304:	4613      	mov	r3, r2
 8006306:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8006308:	79bb      	ldrb	r3, [r7, #6]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d006      	beq.n	800631c <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 800630e:	2201      	movs	r2, #1
 8006310:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006314:	481c      	ldr	r0, [pc, #112]	@ (8006388 <OLED_WR_Byte+0x90>)
 8006316:	f001 ff65 	bl	80081e4 <HAL_GPIO_WritePin>
 800631a:	e005      	b.n	8006328 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 800631c:	2200      	movs	r2, #0
 800631e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006322:	4819      	ldr	r0, [pc, #100]	@ (8006388 <OLED_WR_Byte+0x90>)
 8006324:	f001 ff5e 	bl	80081e4 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8006328:	2300      	movs	r3, #0
 800632a:	73fb      	strb	r3, [r7, #15]
 800632c:	e01e      	b.n	800636c <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 800632e:	2200      	movs	r2, #0
 8006330:	2120      	movs	r1, #32
 8006332:	4815      	ldr	r0, [pc, #84]	@ (8006388 <OLED_WR_Byte+0x90>)
 8006334:	f001 ff56 	bl	80081e4 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8006338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800633c:	2b00      	cmp	r3, #0
 800633e:	da05      	bge.n	800634c <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8006340:	2201      	movs	r2, #1
 8006342:	2140      	movs	r1, #64	@ 0x40
 8006344:	4810      	ldr	r0, [pc, #64]	@ (8006388 <OLED_WR_Byte+0x90>)
 8006346:	f001 ff4d 	bl	80081e4 <HAL_GPIO_WritePin>
 800634a:	e004      	b.n	8006356 <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 800634c:	2200      	movs	r2, #0
 800634e:	2140      	movs	r1, #64	@ 0x40
 8006350:	480d      	ldr	r0, [pc, #52]	@ (8006388 <OLED_WR_Byte+0x90>)
 8006352:	f001 ff47 	bl	80081e4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8006356:	2201      	movs	r2, #1
 8006358:	2120      	movs	r1, #32
 800635a:	480b      	ldr	r0, [pc, #44]	@ (8006388 <OLED_WR_Byte+0x90>)
 800635c:	f001 ff42 	bl	80081e4 <HAL_GPIO_WritePin>
		dat<<=1;   
 8006360:	79fb      	ldrb	r3, [r7, #7]
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8006366:	7bfb      	ldrb	r3, [r7, #15]
 8006368:	3301      	adds	r3, #1
 800636a:	73fb      	strb	r3, [r7, #15]
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	2b07      	cmp	r3, #7
 8006370:	d9dd      	bls.n	800632e <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8006372:	2201      	movs	r2, #1
 8006374:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006378:	4803      	ldr	r0, [pc, #12]	@ (8006388 <OLED_WR_Byte+0x90>)
 800637a:	f001 ff33 	bl	80081e4 <HAL_GPIO_WritePin>
} 
 800637e:	bf00      	nop
 8006380:	3710      	adds	r7, #16
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	40021000 	.word	0x40021000

0800638c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8006392:	2300      	movs	r3, #0
 8006394:	71fb      	strb	r3, [r7, #7]
 8006396:	e014      	b.n	80063c2 <OLED_Clear+0x36>
 8006398:	2300      	movs	r3, #0
 800639a:	71bb      	strb	r3, [r7, #6]
 800639c:	e00a      	b.n	80063b4 <OLED_Clear+0x28>
 800639e:	79ba      	ldrb	r2, [r7, #6]
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	490c      	ldr	r1, [pc, #48]	@ (80063d4 <OLED_Clear+0x48>)
 80063a4:	00d2      	lsls	r2, r2, #3
 80063a6:	440a      	add	r2, r1
 80063a8:	4413      	add	r3, r2
 80063aa:	2200      	movs	r2, #0
 80063ac:	701a      	strb	r2, [r3, #0]
 80063ae:	79bb      	ldrb	r3, [r7, #6]
 80063b0:	3301      	adds	r3, #1
 80063b2:	71bb      	strb	r3, [r7, #6]
 80063b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	daf0      	bge.n	800639e <OLED_Clear+0x12>
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	3301      	adds	r3, #1
 80063c0:	71fb      	strb	r3, [r7, #7]
 80063c2:	79fb      	ldrb	r3, [r7, #7]
 80063c4:	2b07      	cmp	r3, #7
 80063c6:	d9e7      	bls.n	8006398 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80063c8:	f7ff ff5e 	bl	8006288 <OLED_Refresh_Gram>
}
 80063cc:	bf00      	nop
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	2000074c 	.word	0x2000074c

080063d8 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	71fb      	strb	r3, [r7, #7]
 80063e2:	460b      	mov	r3, r1
 80063e4:	71bb      	strb	r3, [r7, #6]
 80063e6:	4613      	mov	r3, r2
 80063e8:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80063ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	db41      	blt.n	800647a <OLED_DrawPoint+0xa2>
 80063f6:	79bb      	ldrb	r3, [r7, #6]
 80063f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80063fa:	d83e      	bhi.n	800647a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80063fc:	79bb      	ldrb	r3, [r7, #6]
 80063fe:	08db      	lsrs	r3, r3, #3
 8006400:	b2db      	uxtb	r3, r3
 8006402:	f1c3 0307 	rsb	r3, r3, #7
 8006406:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8006408:	79bb      	ldrb	r3, [r7, #6]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8006410:	7b7b      	ldrb	r3, [r7, #13]
 8006412:	f1c3 0307 	rsb	r3, r3, #7
 8006416:	2201      	movs	r2, #1
 8006418:	fa02 f303 	lsl.w	r3, r2, r3
 800641c:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800641e:	797b      	ldrb	r3, [r7, #5]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d012      	beq.n	800644a <OLED_DrawPoint+0x72>
 8006424:	79fa      	ldrb	r2, [r7, #7]
 8006426:	7bbb      	ldrb	r3, [r7, #14]
 8006428:	4917      	ldr	r1, [pc, #92]	@ (8006488 <OLED_DrawPoint+0xb0>)
 800642a:	00d2      	lsls	r2, r2, #3
 800642c:	440a      	add	r2, r1
 800642e:	4413      	add	r3, r2
 8006430:	7818      	ldrb	r0, [r3, #0]
 8006432:	79fa      	ldrb	r2, [r7, #7]
 8006434:	7bbb      	ldrb	r3, [r7, #14]
 8006436:	7bf9      	ldrb	r1, [r7, #15]
 8006438:	4301      	orrs	r1, r0
 800643a:	b2c8      	uxtb	r0, r1
 800643c:	4912      	ldr	r1, [pc, #72]	@ (8006488 <OLED_DrawPoint+0xb0>)
 800643e:	00d2      	lsls	r2, r2, #3
 8006440:	440a      	add	r2, r1
 8006442:	4413      	add	r3, r2
 8006444:	4602      	mov	r2, r0
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	e018      	b.n	800647c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800644a:	79fa      	ldrb	r2, [r7, #7]
 800644c:	7bbb      	ldrb	r3, [r7, #14]
 800644e:	490e      	ldr	r1, [pc, #56]	@ (8006488 <OLED_DrawPoint+0xb0>)
 8006450:	00d2      	lsls	r2, r2, #3
 8006452:	440a      	add	r2, r1
 8006454:	4413      	add	r3, r2
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	b25a      	sxtb	r2, r3
 800645a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800645e:	43db      	mvns	r3, r3
 8006460:	b25b      	sxtb	r3, r3
 8006462:	4013      	ands	r3, r2
 8006464:	b259      	sxtb	r1, r3
 8006466:	79fa      	ldrb	r2, [r7, #7]
 8006468:	7bbb      	ldrb	r3, [r7, #14]
 800646a:	b2c8      	uxtb	r0, r1
 800646c:	4906      	ldr	r1, [pc, #24]	@ (8006488 <OLED_DrawPoint+0xb0>)
 800646e:	00d2      	lsls	r2, r2, #3
 8006470:	440a      	add	r2, r1
 8006472:	4413      	add	r3, r2
 8006474:	4602      	mov	r2, r0
 8006476:	701a      	strb	r2, [r3, #0]
 8006478:	e000      	b.n	800647c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800647a:	bf00      	nop
}
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	2000074c 	.word	0x2000074c

0800648c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800648c:	b590      	push	{r4, r7, lr}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	4611      	mov	r1, r2
 8006498:	461a      	mov	r2, r3
 800649a:	4623      	mov	r3, r4
 800649c:	71fb      	strb	r3, [r7, #7]
 800649e:	4603      	mov	r3, r0
 80064a0:	71bb      	strb	r3, [r7, #6]
 80064a2:	460b      	mov	r3, r1
 80064a4:	717b      	strb	r3, [r7, #5]
 80064a6:	4613      	mov	r3, r2
 80064a8:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80064aa:	79bb      	ldrb	r3, [r7, #6]
 80064ac:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80064ae:	797b      	ldrb	r3, [r7, #5]
 80064b0:	3b20      	subs	r3, #32
 80064b2:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80064b4:	2300      	movs	r3, #0
 80064b6:	73bb      	strb	r3, [r7, #14]
 80064b8:	e04d      	b.n	8006556 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80064ba:	793b      	ldrb	r3, [r7, #4]
 80064bc:	2b0c      	cmp	r3, #12
 80064be:	d10b      	bne.n	80064d8 <OLED_ShowChar+0x4c>
 80064c0:	797a      	ldrb	r2, [r7, #5]
 80064c2:	7bb9      	ldrb	r1, [r7, #14]
 80064c4:	4828      	ldr	r0, [pc, #160]	@ (8006568 <OLED_ShowChar+0xdc>)
 80064c6:	4613      	mov	r3, r2
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	4413      	add	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4403      	add	r3, r0
 80064d0:	440b      	add	r3, r1
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	73fb      	strb	r3, [r7, #15]
 80064d6:	e007      	b.n	80064e8 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80064d8:	797a      	ldrb	r2, [r7, #5]
 80064da:	7bbb      	ldrb	r3, [r7, #14]
 80064dc:	4923      	ldr	r1, [pc, #140]	@ (800656c <OLED_ShowChar+0xe0>)
 80064de:	0112      	lsls	r2, r2, #4
 80064e0:	440a      	add	r2, r1
 80064e2:	4413      	add	r3, r2
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80064e8:	2300      	movs	r3, #0
 80064ea:	737b      	strb	r3, [r7, #13]
 80064ec:	e02d      	b.n	800654a <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80064ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	da07      	bge.n	8006506 <OLED_ShowChar+0x7a>
 80064f6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80064fa:	79b9      	ldrb	r1, [r7, #6]
 80064fc:	79fb      	ldrb	r3, [r7, #7]
 80064fe:	4618      	mov	r0, r3
 8006500:	f7ff ff6a 	bl	80063d8 <OLED_DrawPoint>
 8006504:	e00c      	b.n	8006520 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8006506:	f897 3020 	ldrb.w	r3, [r7, #32]
 800650a:	2b00      	cmp	r3, #0
 800650c:	bf0c      	ite	eq
 800650e:	2301      	moveq	r3, #1
 8006510:	2300      	movne	r3, #0
 8006512:	b2db      	uxtb	r3, r3
 8006514:	461a      	mov	r2, r3
 8006516:	79b9      	ldrb	r1, [r7, #6]
 8006518:	79fb      	ldrb	r3, [r7, #7]
 800651a:	4618      	mov	r0, r3
 800651c:	f7ff ff5c 	bl	80063d8 <OLED_DrawPoint>
			temp<<=1;
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	73fb      	strb	r3, [r7, #15]
			y++;
 8006526:	79bb      	ldrb	r3, [r7, #6]
 8006528:	3301      	adds	r3, #1
 800652a:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800652c:	79ba      	ldrb	r2, [r7, #6]
 800652e:	7b3b      	ldrb	r3, [r7, #12]
 8006530:	1ad2      	subs	r2, r2, r3
 8006532:	793b      	ldrb	r3, [r7, #4]
 8006534:	429a      	cmp	r2, r3
 8006536:	d105      	bne.n	8006544 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8006538:	7b3b      	ldrb	r3, [r7, #12]
 800653a:	71bb      	strb	r3, [r7, #6]
				x++;
 800653c:	79fb      	ldrb	r3, [r7, #7]
 800653e:	3301      	adds	r3, #1
 8006540:	71fb      	strb	r3, [r7, #7]
				break;
 8006542:	e005      	b.n	8006550 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8006544:	7b7b      	ldrb	r3, [r7, #13]
 8006546:	3301      	adds	r3, #1
 8006548:	737b      	strb	r3, [r7, #13]
 800654a:	7b7b      	ldrb	r3, [r7, #13]
 800654c:	2b07      	cmp	r3, #7
 800654e:	d9ce      	bls.n	80064ee <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8006550:	7bbb      	ldrb	r3, [r7, #14]
 8006552:	3301      	adds	r3, #1
 8006554:	73bb      	strb	r3, [r7, #14]
 8006556:	7bba      	ldrb	r2, [r7, #14]
 8006558:	793b      	ldrb	r3, [r7, #4]
 800655a:	429a      	cmp	r2, r3
 800655c:	d3ad      	bcc.n	80064ba <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	bd90      	pop	{r4, r7, pc}
 8006568:	08012fdc 	.word	0x08012fdc
 800656c:	08013450 	.word	0x08013450

08006570 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af02      	add	r7, sp, #8
 8006576:	4603      	mov	r3, r0
 8006578:	603a      	str	r2, [r7, #0]
 800657a:	71fb      	strb	r3, [r7, #7]
 800657c:	460b      	mov	r3, r1
 800657e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8006580:	e01f      	b.n	80065c2 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8006582:	79fb      	ldrb	r3, [r7, #7]
 8006584:	2b7a      	cmp	r3, #122	@ 0x7a
 8006586:	d904      	bls.n	8006592 <OLED_ShowString+0x22>
 8006588:	2300      	movs	r3, #0
 800658a:	71fb      	strb	r3, [r7, #7]
 800658c:	79bb      	ldrb	r3, [r7, #6]
 800658e:	3310      	adds	r3, #16
 8006590:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8006592:	79bb      	ldrb	r3, [r7, #6]
 8006594:	2b3a      	cmp	r3, #58	@ 0x3a
 8006596:	d905      	bls.n	80065a4 <OLED_ShowString+0x34>
 8006598:	2300      	movs	r3, #0
 800659a:	71fb      	strb	r3, [r7, #7]
 800659c:	79fb      	ldrb	r3, [r7, #7]
 800659e:	71bb      	strb	r3, [r7, #6]
 80065a0:	f7ff fef4 	bl	800638c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	781a      	ldrb	r2, [r3, #0]
 80065a8:	79b9      	ldrb	r1, [r7, #6]
 80065aa:	79f8      	ldrb	r0, [r7, #7]
 80065ac:	2301      	movs	r3, #1
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	230c      	movs	r3, #12
 80065b2:	f7ff ff6b 	bl	800648c <OLED_ShowChar>
        x+=8;
 80065b6:	79fb      	ldrb	r3, [r7, #7]
 80065b8:	3308      	adds	r3, #8
 80065ba:	71fb      	strb	r3, [r7, #7]
        p++;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	3301      	adds	r3, #1
 80065c0:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1db      	bne.n	8006582 <OLED_ShowString+0x12>
    }  
}	 
 80065ca:	bf00      	nop
 80065cc:	bf00      	nop
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <OLED_Init>:

void OLED_Init(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80065d8:	f002 fdde 	bl	8009198 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80065dc:	4b41      	ldr	r3, [pc, #260]	@ (80066e4 <OLED_Init+0x110>)
 80065de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e0:	4a40      	ldr	r2, [pc, #256]	@ (80066e4 <OLED_Init+0x110>)
 80065e2:	f023 0301 	bic.w	r3, r3, #1
 80065e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065e8:	4b3e      	ldr	r3, [pc, #248]	@ (80066e4 <OLED_Init+0x110>)
 80065ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ec:	4a3d      	ldr	r2, [pc, #244]	@ (80066e4 <OLED_Init+0x110>)
 80065ee:	f023 0304 	bic.w	r3, r3, #4
 80065f2:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80065f4:	f002 fde4 	bl	80091c0 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80065f8:	2200      	movs	r2, #0
 80065fa:	2180      	movs	r1, #128	@ 0x80
 80065fc:	483a      	ldr	r0, [pc, #232]	@ (80066e8 <OLED_Init+0x114>)
 80065fe:	f001 fdf1 	bl	80081e4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8006602:	2064      	movs	r0, #100	@ 0x64
 8006604:	f000 fd52 	bl	80070ac <HAL_Delay>
	OLED_RST_Set();
 8006608:	2201      	movs	r2, #1
 800660a:	2180      	movs	r1, #128	@ 0x80
 800660c:	4836      	ldr	r0, [pc, #216]	@ (80066e8 <OLED_Init+0x114>)
 800660e:	f001 fde9 	bl	80081e4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8006612:	2100      	movs	r1, #0
 8006614:	20ae      	movs	r0, #174	@ 0xae
 8006616:	f7ff fe6f 	bl	80062f8 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800661a:	2100      	movs	r1, #0
 800661c:	20d5      	movs	r0, #213	@ 0xd5
 800661e:	f7ff fe6b 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8006622:	2100      	movs	r1, #0
 8006624:	2050      	movs	r0, #80	@ 0x50
 8006626:	f7ff fe67 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800662a:	2100      	movs	r1, #0
 800662c:	20a8      	movs	r0, #168	@ 0xa8
 800662e:	f7ff fe63 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8006632:	2100      	movs	r1, #0
 8006634:	203f      	movs	r0, #63	@ 0x3f
 8006636:	f7ff fe5f 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800663a:	2100      	movs	r1, #0
 800663c:	20d3      	movs	r0, #211	@ 0xd3
 800663e:	f7ff fe5b 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8006642:	2100      	movs	r1, #0
 8006644:	2000      	movs	r0, #0
 8006646:	f7ff fe57 	bl	80062f8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800664a:	2100      	movs	r1, #0
 800664c:	2040      	movs	r0, #64	@ 0x40
 800664e:	f7ff fe53 	bl	80062f8 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8006652:	2100      	movs	r1, #0
 8006654:	208d      	movs	r0, #141	@ 0x8d
 8006656:	f7ff fe4f 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800665a:	2100      	movs	r1, #0
 800665c:	2014      	movs	r0, #20
 800665e:	f7ff fe4b 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8006662:	2100      	movs	r1, #0
 8006664:	2020      	movs	r0, #32
 8006666:	f7ff fe47 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800666a:	2100      	movs	r1, #0
 800666c:	2002      	movs	r0, #2
 800666e:	f7ff fe43 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8006672:	2100      	movs	r1, #0
 8006674:	20a1      	movs	r0, #161	@ 0xa1
 8006676:	f7ff fe3f 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800667a:	2100      	movs	r1, #0
 800667c:	20c0      	movs	r0, #192	@ 0xc0
 800667e:	f7ff fe3b 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8006682:	2100      	movs	r1, #0
 8006684:	20da      	movs	r0, #218	@ 0xda
 8006686:	f7ff fe37 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800668a:	2100      	movs	r1, #0
 800668c:	2012      	movs	r0, #18
 800668e:	f7ff fe33 	bl	80062f8 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8006692:	2100      	movs	r1, #0
 8006694:	2081      	movs	r0, #129	@ 0x81
 8006696:	f7ff fe2f 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800669a:	2100      	movs	r1, #0
 800669c:	20ef      	movs	r0, #239	@ 0xef
 800669e:	f7ff fe2b 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80066a2:	2100      	movs	r1, #0
 80066a4:	20d9      	movs	r0, #217	@ 0xd9
 80066a6:	f7ff fe27 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80066aa:	2100      	movs	r1, #0
 80066ac:	20f1      	movs	r0, #241	@ 0xf1
 80066ae:	f7ff fe23 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80066b2:	2100      	movs	r1, #0
 80066b4:	20db      	movs	r0, #219	@ 0xdb
 80066b6:	f7ff fe1f 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80066ba:	2100      	movs	r1, #0
 80066bc:	2030      	movs	r0, #48	@ 0x30
 80066be:	f7ff fe1b 	bl	80062f8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80066c2:	2100      	movs	r1, #0
 80066c4:	20a4      	movs	r0, #164	@ 0xa4
 80066c6:	f7ff fe17 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80066ca:	2100      	movs	r1, #0
 80066cc:	20a6      	movs	r0, #166	@ 0xa6
 80066ce:	f7ff fe13 	bl	80062f8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80066d2:	2100      	movs	r1, #0
 80066d4:	20af      	movs	r0, #175	@ 0xaf
 80066d6:	f7ff fe0f 	bl	80062f8 <OLED_WR_Byte>
	OLED_Clear(); 
 80066da:	f7ff fe57 	bl	800638c <OLED_Clear>
}
 80066de:	bf00      	nop
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	40023800 	.word	0x40023800
 80066e8:	40021000 	.word	0x40021000

080066ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80066f2:	2300      	movs	r3, #0
 80066f4:	607b      	str	r3, [r7, #4]
 80066f6:	4b16      	ldr	r3, [pc, #88]	@ (8006750 <HAL_MspInit+0x64>)
 80066f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fa:	4a15      	ldr	r2, [pc, #84]	@ (8006750 <HAL_MspInit+0x64>)
 80066fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006700:	6453      	str	r3, [r2, #68]	@ 0x44
 8006702:	4b13      	ldr	r3, [pc, #76]	@ (8006750 <HAL_MspInit+0x64>)
 8006704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800670a:	607b      	str	r3, [r7, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800670e:	2300      	movs	r3, #0
 8006710:	603b      	str	r3, [r7, #0]
 8006712:	4b0f      	ldr	r3, [pc, #60]	@ (8006750 <HAL_MspInit+0x64>)
 8006714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006716:	4a0e      	ldr	r2, [pc, #56]	@ (8006750 <HAL_MspInit+0x64>)
 8006718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800671c:	6413      	str	r3, [r2, #64]	@ 0x40
 800671e:	4b0c      	ldr	r3, [pc, #48]	@ (8006750 <HAL_MspInit+0x64>)
 8006720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006726:	603b      	str	r3, [r7, #0]
 8006728:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800672a:	2200      	movs	r2, #0
 800672c:	210f      	movs	r1, #15
 800672e:	f06f 0001 	mvn.w	r0, #1
 8006732:	f001 faf2 	bl	8007d1a <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8006736:	2200      	movs	r2, #0
 8006738:	2105      	movs	r1, #5
 800673a:	2005      	movs	r0, #5
 800673c:	f001 faed 	bl	8007d1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8006740:	2005      	movs	r0, #5
 8006742:	f001 fb06 	bl	8007d52 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006746:	bf00      	nop
 8006748:	3708      	adds	r7, #8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	40023800 	.word	0x40023800

08006754 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b08c      	sub	sp, #48	@ 0x30
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800675c:	f107 031c 	add.w	r3, r7, #28
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	609a      	str	r2, [r3, #8]
 8006768:	60da      	str	r2, [r3, #12]
 800676a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a36      	ldr	r2, [pc, #216]	@ (800684c <HAL_ADC_MspInit+0xf8>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d130      	bne.n	80067d8 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006776:	2300      	movs	r3, #0
 8006778:	61bb      	str	r3, [r7, #24]
 800677a:	4b35      	ldr	r3, [pc, #212]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 800677c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677e:	4a34      	ldr	r2, [pc, #208]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006784:	6453      	str	r3, [r2, #68]	@ 0x44
 8006786:	4b32      	ldr	r3, [pc, #200]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800678a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800678e:	61bb      	str	r3, [r7, #24]
 8006790:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006792:	2300      	movs	r3, #0
 8006794:	617b      	str	r3, [r7, #20]
 8006796:	4b2e      	ldr	r3, [pc, #184]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679a:	4a2d      	ldr	r2, [pc, #180]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 800679c:	f043 0301 	orr.w	r3, r3, #1
 80067a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80067a2:	4b2b      	ldr	r3, [pc, #172]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 80067a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	617b      	str	r3, [r7, #20]
 80067ac:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80067ae:	2301      	movs	r3, #1
 80067b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067b2:	2303      	movs	r3, #3
 80067b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b6:	2300      	movs	r3, #0
 80067b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067ba:	f107 031c 	add.w	r3, r7, #28
 80067be:	4619      	mov	r1, r3
 80067c0:	4824      	ldr	r0, [pc, #144]	@ (8006854 <HAL_ADC_MspInit+0x100>)
 80067c2:	f001 fb73 	bl	8007eac <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80067c6:	2200      	movs	r2, #0
 80067c8:	2105      	movs	r1, #5
 80067ca:	2012      	movs	r0, #18
 80067cc:	f001 faa5 	bl	8007d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80067d0:	2012      	movs	r0, #18
 80067d2:	f001 fabe 	bl	8007d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80067d6:	e034      	b.n	8006842 <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006858 <HAL_ADC_MspInit+0x104>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d12f      	bne.n	8006842 <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80067e2:	2300      	movs	r3, #0
 80067e4:	613b      	str	r3, [r7, #16]
 80067e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 80067e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ea:	4a19      	ldr	r2, [pc, #100]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 80067ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80067f2:	4b17      	ldr	r3, [pc, #92]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 80067f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067fa:	613b      	str	r3, [r7, #16]
 80067fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067fe:	2300      	movs	r3, #0
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	4b13      	ldr	r3, [pc, #76]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006806:	4a12      	ldr	r2, [pc, #72]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006808:	f043 0301 	orr.w	r3, r3, #1
 800680c:	6313      	str	r3, [r2, #48]	@ 0x30
 800680e:	4b10      	ldr	r3, [pc, #64]	@ (8006850 <HAL_ADC_MspInit+0xfc>)
 8006810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	60fb      	str	r3, [r7, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800681a:	2302      	movs	r3, #2
 800681c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800681e:	2303      	movs	r3, #3
 8006820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006822:	2300      	movs	r3, #0
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006826:	f107 031c 	add.w	r3, r7, #28
 800682a:	4619      	mov	r1, r3
 800682c:	4809      	ldr	r0, [pc, #36]	@ (8006854 <HAL_ADC_MspInit+0x100>)
 800682e:	f001 fb3d 	bl	8007eac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8006832:	2200      	movs	r2, #0
 8006834:	2105      	movs	r1, #5
 8006836:	2012      	movs	r0, #18
 8006838:	f001 fa6f 	bl	8007d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800683c:	2012      	movs	r0, #18
 800683e:	f001 fa88 	bl	8007d52 <HAL_NVIC_EnableIRQ>
}
 8006842:	bf00      	nop
 8006844:	3730      	adds	r7, #48	@ 0x30
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	40012000 	.word	0x40012000
 8006850:	40023800 	.word	0x40023800
 8006854:	40020000 	.word	0x40020000
 8006858:	40012100 	.word	0x40012100

0800685c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08a      	sub	sp, #40	@ 0x28
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006864:	f107 0314 	add.w	r3, r7, #20
 8006868:	2200      	movs	r2, #0
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	605a      	str	r2, [r3, #4]
 800686e:	609a      	str	r2, [r3, #8]
 8006870:	60da      	str	r2, [r3, #12]
 8006872:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a19      	ldr	r2, [pc, #100]	@ (80068e0 <HAL_I2C_MspInit+0x84>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d12c      	bne.n	80068d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800687e:	2300      	movs	r3, #0
 8006880:	613b      	str	r3, [r7, #16]
 8006882:	4b18      	ldr	r3, [pc, #96]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 8006884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006886:	4a17      	ldr	r2, [pc, #92]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 8006888:	f043 0302 	orr.w	r3, r3, #2
 800688c:	6313      	str	r3, [r2, #48]	@ 0x30
 800688e:	4b15      	ldr	r3, [pc, #84]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 8006890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006892:	f003 0302 	and.w	r3, r3, #2
 8006896:	613b      	str	r3, [r7, #16]
 8006898:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800689a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800689e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80068a0:	2312      	movs	r3, #18
 80068a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068a4:	2300      	movs	r3, #0
 80068a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068a8:	2303      	movs	r3, #3
 80068aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80068ac:	2304      	movs	r3, #4
 80068ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068b0:	f107 0314 	add.w	r3, r7, #20
 80068b4:	4619      	mov	r1, r3
 80068b6:	480c      	ldr	r0, [pc, #48]	@ (80068e8 <HAL_I2C_MspInit+0x8c>)
 80068b8:	f001 faf8 	bl	8007eac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	4b08      	ldr	r3, [pc, #32]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 80068c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c4:	4a07      	ldr	r2, [pc, #28]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 80068c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80068cc:	4b05      	ldr	r3, [pc, #20]	@ (80068e4 <HAL_I2C_MspInit+0x88>)
 80068ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068d4:	60fb      	str	r3, [r7, #12]
 80068d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80068d8:	bf00      	nop
 80068da:	3728      	adds	r7, #40	@ 0x28
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	40005400 	.word	0x40005400
 80068e4:	40023800 	.word	0x40023800
 80068e8:	40020400 	.word	0x40020400

080068ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b08c      	sub	sp, #48	@ 0x30
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068f4:	f107 031c 	add.w	r3, r7, #28
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	605a      	str	r2, [r3, #4]
 80068fe:	609a      	str	r2, [r3, #8]
 8006900:	60da      	str	r2, [r3, #12]
 8006902:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a40      	ldr	r2, [pc, #256]	@ (8006a0c <HAL_TIM_Base_MspInit+0x120>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d135      	bne.n	800697a <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800690e:	2300      	movs	r3, #0
 8006910:	61bb      	str	r3, [r7, #24]
 8006912:	4b3f      	ldr	r3, [pc, #252]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006916:	4a3e      	ldr	r2, [pc, #248]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006918:	f043 0301 	orr.w	r3, r3, #1
 800691c:	6453      	str	r3, [r2, #68]	@ 0x44
 800691e:	4b3c      	ldr	r3, [pc, #240]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	61bb      	str	r3, [r7, #24]
 8006928:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	4b38      	ldr	r3, [pc, #224]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006932:	4a37      	ldr	r2, [pc, #220]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006934:	f043 0310 	orr.w	r3, r3, #16
 8006938:	6313      	str	r3, [r2, #48]	@ 0x30
 800693a:	4b35      	ldr	r3, [pc, #212]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 800693c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693e:	f003 0310 	and.w	r3, r3, #16
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006946:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800694a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800694c:	2302      	movs	r3, #2
 800694e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006950:	2300      	movs	r3, #0
 8006952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006954:	2300      	movs	r3, #0
 8006956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006958:	2301      	movs	r3, #1
 800695a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800695c:	f107 031c 	add.w	r3, r7, #28
 8006960:	4619      	mov	r1, r3
 8006962:	482c      	ldr	r0, [pc, #176]	@ (8006a14 <HAL_TIM_Base_MspInit+0x128>)
 8006964:	f001 faa2 	bl	8007eac <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8006968:	2200      	movs	r2, #0
 800696a:	2105      	movs	r1, #5
 800696c:	201b      	movs	r0, #27
 800696e:	f001 f9d4 	bl	8007d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8006972:	201b      	movs	r0, #27
 8006974:	f001 f9ed 	bl	8007d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8006978:	e044      	b.n	8006a04 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM6)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a26      	ldr	r2, [pc, #152]	@ (8006a18 <HAL_TIM_Base_MspInit+0x12c>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d10e      	bne.n	80069a2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006984:	2300      	movs	r3, #0
 8006986:	613b      	str	r3, [r7, #16]
 8006988:	4b21      	ldr	r3, [pc, #132]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 800698a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698c:	4a20      	ldr	r2, [pc, #128]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 800698e:	f043 0310 	orr.w	r3, r3, #16
 8006992:	6413      	str	r3, [r2, #64]	@ 0x40
 8006994:	4b1e      	ldr	r3, [pc, #120]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 8006996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006998:	f003 0310 	and.w	r3, r3, #16
 800699c:	613b      	str	r3, [r7, #16]
 800699e:	693b      	ldr	r3, [r7, #16]
}
 80069a0:	e030      	b.n	8006a04 <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM8)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a1d      	ldr	r2, [pc, #116]	@ (8006a1c <HAL_TIM_Base_MspInit+0x130>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d12b      	bne.n	8006a04 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80069ac:	2300      	movs	r3, #0
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	4b17      	ldr	r3, [pc, #92]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069b4:	4a16      	ldr	r2, [pc, #88]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069b6:	f043 0302 	orr.w	r3, r3, #2
 80069ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80069bc:	4b14      	ldr	r3, [pc, #80]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80069c8:	2300      	movs	r3, #0
 80069ca:	60bb      	str	r3, [r7, #8]
 80069cc:	4b10      	ldr	r3, [pc, #64]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	4a0f      	ldr	r2, [pc, #60]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069d2:	f043 0304 	orr.w	r3, r3, #4
 80069d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80069d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006a10 <HAL_TIM_Base_MspInit+0x124>)
 80069da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069dc:	f003 0304 	and.w	r3, r3, #4
 80069e0:	60bb      	str	r3, [r7, #8]
 80069e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 80069e4:	23c0      	movs	r3, #192	@ 0xc0
 80069e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069e8:	2302      	movs	r3, #2
 80069ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069ec:	2300      	movs	r3, #0
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069f0:	2300      	movs	r3, #0
 80069f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80069f4:	2303      	movs	r3, #3
 80069f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069f8:	f107 031c 	add.w	r3, r7, #28
 80069fc:	4619      	mov	r1, r3
 80069fe:	4808      	ldr	r0, [pc, #32]	@ (8006a20 <HAL_TIM_Base_MspInit+0x134>)
 8006a00:	f001 fa54 	bl	8007eac <HAL_GPIO_Init>
}
 8006a04:	bf00      	nop
 8006a06:	3730      	adds	r7, #48	@ 0x30
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	40010000 	.word	0x40010000
 8006a10:	40023800 	.word	0x40023800
 8006a14:	40021000 	.word	0x40021000
 8006a18:	40001000 	.word	0x40001000
 8006a1c:	40010400 	.word	0x40010400
 8006a20:	40020800 	.word	0x40020800

08006a24 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08c      	sub	sp, #48	@ 0x30
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a2c:	f107 031c 	add.w	r3, r7, #28
 8006a30:	2200      	movs	r2, #0
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	605a      	str	r2, [r3, #4]
 8006a36:	609a      	str	r2, [r3, #8]
 8006a38:	60da      	str	r2, [r3, #12]
 8006a3a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a44:	d14b      	bne.n	8006ade <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006a46:	2300      	movs	r3, #0
 8006a48:	61bb      	str	r3, [r7, #24]
 8006a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a50:	f043 0301 	orr.w	r3, r3, #1
 8006a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a56:	4b3c      	ldr	r3, [pc, #240]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	61bb      	str	r3, [r7, #24]
 8006a60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a62:	2300      	movs	r3, #0
 8006a64:	617b      	str	r3, [r7, #20]
 8006a66:	4b38      	ldr	r3, [pc, #224]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a6a:	4a37      	ldr	r2, [pc, #220]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a6c:	f043 0301 	orr.w	r3, r3, #1
 8006a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a72:	4b35      	ldr	r3, [pc, #212]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a7e:	2300      	movs	r3, #0
 8006a80:	613b      	str	r3, [r7, #16]
 8006a82:	4b31      	ldr	r3, [pc, #196]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a86:	4a30      	ldr	r2, [pc, #192]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a88:	f043 0302 	orr.w	r3, r3, #2
 8006a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	613b      	str	r3, [r7, #16]
 8006a98:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = EncoderA_CH1_Pin;
 8006a9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006aa0:	2302      	movs	r3, #2
 8006aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006aac:	2301      	movs	r3, #1
 8006aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(EncoderA_CH1_GPIO_Port, &GPIO_InitStruct);
 8006ab0:	f107 031c 	add.w	r3, r7, #28
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	4825      	ldr	r0, [pc, #148]	@ (8006b4c <HAL_TIM_Encoder_MspInit+0x128>)
 8006ab8:	f001 f9f8 	bl	8007eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EncoderA_CH2_Pin;
 8006abc:	2308      	movs	r3, #8
 8006abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006acc:	2301      	movs	r3, #1
 8006ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(EncoderA_CH2_GPIO_Port, &GPIO_InitStruct);
 8006ad0:	f107 031c 	add.w	r3, r7, #28
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	481e      	ldr	r0, [pc, #120]	@ (8006b50 <HAL_TIM_Encoder_MspInit+0x12c>)
 8006ad8:	f001 f9e8 	bl	8007eac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006adc:	e030      	b.n	8006b40 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8006b54 <HAL_TIM_Encoder_MspInit+0x130>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d12b      	bne.n	8006b40 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006ae8:	2300      	movs	r3, #0
 8006aea:	60fb      	str	r3, [r7, #12]
 8006aec:	4b16      	ldr	r3, [pc, #88]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af0:	4a15      	ldr	r2, [pc, #84]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006af2:	f043 0302 	orr.w	r3, r3, #2
 8006af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8006af8:	4b13      	ldr	r3, [pc, #76]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afc:	f003 0302 	and.w	r3, r3, #2
 8006b00:	60fb      	str	r3, [r7, #12]
 8006b02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b04:	2300      	movs	r3, #0
 8006b06:	60bb      	str	r3, [r7, #8]
 8006b08:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006b0e:	f043 0301 	orr.w	r3, r3, #1
 8006b12:	6313      	str	r3, [r2, #48]	@ 0x30
 8006b14:	4b0c      	ldr	r3, [pc, #48]	@ (8006b48 <HAL_TIM_Encoder_MspInit+0x124>)
 8006b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b18:	f003 0301 	and.w	r3, r3, #1
 8006b1c:	60bb      	str	r3, [r7, #8]
 8006b1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = EncoderB_CH1_Pin|EncoderB_CH2_Pin;
 8006b20:	23c0      	movs	r3, #192	@ 0xc0
 8006b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b24:	2302      	movs	r3, #2
 8006b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006b30:	2302      	movs	r3, #2
 8006b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b34:	f107 031c 	add.w	r3, r7, #28
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4804      	ldr	r0, [pc, #16]	@ (8006b4c <HAL_TIM_Encoder_MspInit+0x128>)
 8006b3c:	f001 f9b6 	bl	8007eac <HAL_GPIO_Init>
}
 8006b40:	bf00      	nop
 8006b42:	3730      	adds	r7, #48	@ 0x30
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	40023800 	.word	0x40023800
 8006b4c:	40020000 	.word	0x40020000
 8006b50:	40020400 	.word	0x40020400
 8006b54:	40000400 	.word	0x40000400

08006b58 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b08a      	sub	sp, #40	@ 0x28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b60:	f107 0314 	add.w	r3, r7, #20
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]
 8006b68:	605a      	str	r2, [r3, #4]
 8006b6a:	609a      	str	r2, [r3, #8]
 8006b6c:	60da      	str	r2, [r3, #12]
 8006b6e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a1d      	ldr	r2, [pc, #116]	@ (8006bec <HAL_TIM_IC_MspInit+0x94>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d134      	bne.n	8006be4 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	613b      	str	r3, [r7, #16]
 8006b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b82:	4a1b      	ldr	r2, [pc, #108]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006b84:	f043 0304 	orr.w	r3, r3, #4
 8006b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b8a:	4b19      	ldr	r3, [pc, #100]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8e:	f003 0304 	and.w	r3, r3, #4
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b96:	2300      	movs	r3, #0
 8006b98:	60fb      	str	r3, [r7, #12]
 8006b9a:	4b15      	ldr	r3, [pc, #84]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9e:	4a14      	ldr	r2, [pc, #80]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006ba0:	f043 0308 	orr.w	r3, r3, #8
 8006ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ba6:	4b12      	ldr	r3, [pc, #72]	@ (8006bf0 <HAL_TIM_IC_MspInit+0x98>)
 8006ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006baa:	f003 0308 	and.w	r3, r3, #8
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8006bb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bb8:	2302      	movs	r3, #2
 8006bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8006bc8:	f107 0314 	add.w	r3, r7, #20
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4809      	ldr	r0, [pc, #36]	@ (8006bf4 <HAL_TIM_IC_MspInit+0x9c>)
 8006bd0:	f001 f96c 	bl	8007eac <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2105      	movs	r1, #5
 8006bd8:	201e      	movs	r0, #30
 8006bda:	f001 f89e 	bl	8007d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006bde:	201e      	movs	r0, #30
 8006be0:	f001 f8b7 	bl	8007d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006be4:	bf00      	nop
 8006be6:	3728      	adds	r7, #40	@ 0x28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	40000800 	.word	0x40000800
 8006bf0:	40023800 	.word	0x40023800
 8006bf4:	40020c00 	.word	0x40020c00

08006bf8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c00:	f107 030c 	add.w	r3, r7, #12
 8006c04:	2200      	movs	r2, #0
 8006c06:	601a      	str	r2, [r3, #0]
 8006c08:	605a      	str	r2, [r3, #4]
 8006c0a:	609a      	str	r2, [r3, #8]
 8006c0c:	60da      	str	r2, [r3, #12]
 8006c0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a12      	ldr	r2, [pc, #72]	@ (8006c60 <HAL_TIM_MspPostInit+0x68>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d11e      	bne.n	8006c58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60bb      	str	r3, [r7, #8]
 8006c1e:	4b11      	ldr	r3, [pc, #68]	@ (8006c64 <HAL_TIM_MspPostInit+0x6c>)
 8006c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c22:	4a10      	ldr	r2, [pc, #64]	@ (8006c64 <HAL_TIM_MspPostInit+0x6c>)
 8006c24:	f043 0310 	orr.w	r3, r3, #16
 8006c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8006c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8006c64 <HAL_TIM_MspPostInit+0x6c>)
 8006c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c2e:	f003 0310 	and.w	r3, r3, #16
 8006c32:	60bb      	str	r3, [r7, #8]
 8006c34:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006c36:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c44:	2300      	movs	r3, #0
 8006c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c4c:	f107 030c 	add.w	r3, r7, #12
 8006c50:	4619      	mov	r1, r3
 8006c52:	4805      	ldr	r0, [pc, #20]	@ (8006c68 <HAL_TIM_MspPostInit+0x70>)
 8006c54:	f001 f92a 	bl	8007eac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006c58:	bf00      	nop
 8006c5a:	3720      	adds	r7, #32
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40010000 	.word	0x40010000
 8006c64:	40023800 	.word	0x40023800
 8006c68:	40021000 	.word	0x40021000

08006c6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b08a      	sub	sp, #40	@ 0x28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c74:	f107 0314 	add.w	r3, r7, #20
 8006c78:	2200      	movs	r2, #0
 8006c7a:	601a      	str	r2, [r3, #0]
 8006c7c:	605a      	str	r2, [r3, #4]
 8006c7e:	609a      	str	r2, [r3, #8]
 8006c80:	60da      	str	r2, [r3, #12]
 8006c82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a1d      	ldr	r2, [pc, #116]	@ (8006d00 <HAL_UART_MspInit+0x94>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d134      	bne.n	8006cf8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c8e:	2300      	movs	r3, #0
 8006c90:	613b      	str	r3, [r7, #16]
 8006c92:	4b1c      	ldr	r3, [pc, #112]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c96:	4a1b      	ldr	r2, [pc, #108]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c9e:	4b19      	ldr	r3, [pc, #100]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006caa:	2300      	movs	r3, #0
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	4b15      	ldr	r3, [pc, #84]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cb2:	4a14      	ldr	r2, [pc, #80]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006cb4:	f043 0304 	orr.w	r3, r3, #4
 8006cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cba:	4b12      	ldr	r3, [pc, #72]	@ (8006d04 <HAL_UART_MspInit+0x98>)
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbe:	f003 0304 	and.w	r3, r3, #4
 8006cc2:	60fb      	str	r3, [r7, #12]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006cc6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ccc:	2302      	movs	r3, #2
 8006cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006cd8:	2307      	movs	r3, #7
 8006cda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006cdc:	f107 0314 	add.w	r3, r7, #20
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	4809      	ldr	r0, [pc, #36]	@ (8006d08 <HAL_UART_MspInit+0x9c>)
 8006ce4:	f001 f8e2 	bl	8007eac <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2105      	movs	r1, #5
 8006cec:	2027      	movs	r0, #39	@ 0x27
 8006cee:	f001 f814 	bl	8007d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006cf2:	2027      	movs	r0, #39	@ 0x27
 8006cf4:	f001 f82d 	bl	8007d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006cf8:	bf00      	nop
 8006cfa:	3728      	adds	r7, #40	@ 0x28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	40004800 	.word	0x40004800
 8006d04:	40023800 	.word	0x40023800
 8006d08:	40020800 	.word	0x40020800

08006d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006d10:	bf00      	nop
 8006d12:	e7fd      	b.n	8006d10 <NMI_Handler+0x4>

08006d14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006d14:	b480      	push	{r7}
 8006d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006d18:	bf00      	nop
 8006d1a:	e7fd      	b.n	8006d18 <HardFault_Handler+0x4>

08006d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006d20:	bf00      	nop
 8006d22:	e7fd      	b.n	8006d20 <MemManage_Handler+0x4>

08006d24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006d24:	b480      	push	{r7}
 8006d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006d28:	bf00      	nop
 8006d2a:	e7fd      	b.n	8006d28 <BusFault_Handler+0x4>

08006d2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006d30:	bf00      	nop
 8006d32:	e7fd      	b.n	8006d30 <UsageFault_Handler+0x4>

08006d34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006d34:	b480      	push	{r7}
 8006d36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006d38:	bf00      	nop
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006d42:	b580      	push	{r7, lr}
 8006d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006d46:	f000 f991 	bl	800706c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8006d4a:	f007 f9d5 	bl	800e0f8 <xTaskGetSchedulerState>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d001      	beq.n	8006d58 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8006d54:	f007 ffd0 	bl	800ecf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006d58:	bf00      	nop
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8006d60:	bf00      	nop
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
	...

08006d6c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006d70:	4803      	ldr	r0, [pc, #12]	@ (8006d80 <ADC_IRQHandler+0x14>)
 8006d72:	f000 fb93 	bl	800749c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006d76:	4803      	ldr	r0, [pc, #12]	@ (8006d84 <ADC_IRQHandler+0x18>)
 8006d78:	f000 fb90 	bl	800749c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006d7c:	bf00      	nop
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	20000334 	.word	0x20000334
 8006d84:	2000037c 	.word	0x2000037c

08006d88 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006d8c:	4802      	ldr	r0, [pc, #8]	@ (8006d98 <TIM1_CC_IRQHandler+0x10>)
 8006d8e:	f003 fb4d 	bl	800a42c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8006d92:	bf00      	nop
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000418 	.word	0x20000418

08006d9c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006da0:	4802      	ldr	r0, [pc, #8]	@ (8006dac <TIM4_IRQHandler+0x10>)
 8006da2:	f003 fb43 	bl	800a42c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006da6:	bf00      	nop
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	200004f0 	.word	0x200004f0

08006db0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006db4:	4802      	ldr	r0, [pc, #8]	@ (8006dc0 <USART3_IRQHandler+0x10>)
 8006db6:	f004 fcff 	bl	800b7b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006dba:	bf00      	nop
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	200005c8 	.word	0x200005c8

08006dc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	af00      	add	r7, sp, #0
	return 1;
 8006dc8:	2301      	movs	r3, #1
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <_kill>:

int _kill(int pid, int sig)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006dde:	f009 f897 	bl	800ff10 <__errno>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2216      	movs	r2, #22
 8006de6:	601a      	str	r2, [r3, #0]
	return -1;
 8006de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3708      	adds	r7, #8
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <_exit>:

void _exit (int status)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f7ff ffe7 	bl	8006dd4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <_exit+0x12>

08006e0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b086      	sub	sp, #24
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	60f8      	str	r0, [r7, #12]
 8006e12:	60b9      	str	r1, [r7, #8]
 8006e14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e16:	2300      	movs	r3, #0
 8006e18:	617b      	str	r3, [r7, #20]
 8006e1a:	e00a      	b.n	8006e32 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006e1c:	f3af 8000 	nop.w
 8006e20:	4601      	mov	r1, r0
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	60ba      	str	r2, [r7, #8]
 8006e28:	b2ca      	uxtb	r2, r1
 8006e2a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	617b      	str	r3, [r7, #20]
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	dbf0      	blt.n	8006e1c <_read+0x12>
	}

return len;
 8006e3a:	687b      	ldr	r3, [r7, #4]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e50:	2300      	movs	r3, #0
 8006e52:	617b      	str	r3, [r7, #20]
 8006e54:	e009      	b.n	8006e6a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	60ba      	str	r2, [r7, #8]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	3301      	adds	r3, #1
 8006e68:	617b      	str	r3, [r7, #20]
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	dbf1      	blt.n	8006e56 <_write+0x12>
	}
	return len;
 8006e72:	687b      	ldr	r3, [r7, #4]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3718      	adds	r7, #24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <_close>:

int _close(int file)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
	return -1;
 8006e84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006ea4:	605a      	str	r2, [r3, #4]
	return 0;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <_isatty>:

int _isatty(int file)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
	return 1;
 8006ebc:	2301      	movs	r3, #1
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b085      	sub	sp, #20
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	60f8      	str	r0, [r7, #12]
 8006ed2:	60b9      	str	r1, [r7, #8]
 8006ed4:	607a      	str	r2, [r7, #4]
	return 0;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006eec:	4a14      	ldr	r2, [pc, #80]	@ (8006f40 <_sbrk+0x5c>)
 8006eee:	4b15      	ldr	r3, [pc, #84]	@ (8006f44 <_sbrk+0x60>)
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006ef8:	4b13      	ldr	r3, [pc, #76]	@ (8006f48 <_sbrk+0x64>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d102      	bne.n	8006f06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006f00:	4b11      	ldr	r3, [pc, #68]	@ (8006f48 <_sbrk+0x64>)
 8006f02:	4a12      	ldr	r2, [pc, #72]	@ (8006f4c <_sbrk+0x68>)
 8006f04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006f06:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <_sbrk+0x64>)
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d207      	bcs.n	8006f24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006f14:	f008 fffc 	bl	800ff10 <__errno>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	220c      	movs	r2, #12
 8006f1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f22:	e009      	b.n	8006f38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006f24:	4b08      	ldr	r3, [pc, #32]	@ (8006f48 <_sbrk+0x64>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006f2a:	4b07      	ldr	r3, [pc, #28]	@ (8006f48 <_sbrk+0x64>)
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4413      	add	r3, r2
 8006f32:	4a05      	ldr	r2, [pc, #20]	@ (8006f48 <_sbrk+0x64>)
 8006f34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006f36:	68fb      	ldr	r3, [r7, #12]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	20020000 	.word	0x20020000
 8006f44:	00000400 	.word	0x00000400
 8006f48:	20000b4c 	.word	0x20000b4c
 8006f4c:	200055f0 	.word	0x200055f0

08006f50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006f50:	b480      	push	{r7}
 8006f52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006f54:	4b06      	ldr	r3, [pc, #24]	@ (8006f70 <SystemInit+0x20>)
 8006f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f5a:	4a05      	ldr	r2, [pc, #20]	@ (8006f70 <SystemInit+0x20>)
 8006f5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006f60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006f64:	bf00      	nop
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	e000ed00 	.word	0xe000ed00

08006f74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006f74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006fac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006f78:	480d      	ldr	r0, [pc, #52]	@ (8006fb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006f7a:	490e      	ldr	r1, [pc, #56]	@ (8006fb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8006fb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006f7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006f80:	e002      	b.n	8006f88 <LoopCopyDataInit>

08006f82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006f82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006f84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006f86:	3304      	adds	r3, #4

08006f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006f88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006f8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006f8c:	d3f9      	bcc.n	8006f82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006f8e:	4a0b      	ldr	r2, [pc, #44]	@ (8006fbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006f90:	4c0b      	ldr	r4, [pc, #44]	@ (8006fc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006f92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006f94:	e001      	b.n	8006f9a <LoopFillZerobss>

08006f96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006f96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006f98:	3204      	adds	r2, #4

08006f9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006f9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006f9c:	d3fb      	bcc.n	8006f96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006f9e:	f7ff ffd7 	bl	8006f50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006fa2:	f008 ffbb 	bl	800ff1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006fa6:	f7fa f89f 	bl	80010e8 <main>
  bx  lr    
 8006faa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006fac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006fb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006fb4:	20000318 	.word	0x20000318
  ldr r2, =_sidata
 8006fb8:	080141c8 	.word	0x080141c8
  ldr r2, =_sbss
 8006fbc:	20000318 	.word	0x20000318
  ldr r4, =_ebss
 8006fc0:	200055f0 	.word	0x200055f0

08006fc4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006fc4:	e7fe      	b.n	8006fc4 <CAN1_RX0_IRQHandler>
	...

08006fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8007008 <HAL_Init+0x40>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8007008 <HAL_Init+0x40>)
 8006fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006fd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8007008 <HAL_Init+0x40>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8007008 <HAL_Init+0x40>)
 8006fde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006fe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006fe4:	4b08      	ldr	r3, [pc, #32]	@ (8007008 <HAL_Init+0x40>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a07      	ldr	r2, [pc, #28]	@ (8007008 <HAL_Init+0x40>)
 8006fea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006ff0:	2003      	movs	r0, #3
 8006ff2:	f000 fe87 	bl	8007d04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006ff6:	200f      	movs	r0, #15
 8006ff8:	f000 f808 	bl	800700c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006ffc:	f7ff fb76 	bl	80066ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	40023c00 	.word	0x40023c00

0800700c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007014:	4b12      	ldr	r3, [pc, #72]	@ (8007060 <HAL_InitTick+0x54>)
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	4b12      	ldr	r3, [pc, #72]	@ (8007064 <HAL_InitTick+0x58>)
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	4619      	mov	r1, r3
 800701e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007022:	fbb3 f3f1 	udiv	r3, r3, r1
 8007026:	fbb2 f3f3 	udiv	r3, r2, r3
 800702a:	4618      	mov	r0, r3
 800702c:	f000 fe9f 	bl	8007d6e <HAL_SYSTICK_Config>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e00e      	b.n	8007058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2b0f      	cmp	r3, #15
 800703e:	d80a      	bhi.n	8007056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007040:	2200      	movs	r2, #0
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	f04f 30ff 	mov.w	r0, #4294967295
 8007048:	f000 fe67 	bl	8007d1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800704c:	4a06      	ldr	r2, [pc, #24]	@ (8007068 <HAL_InitTick+0x5c>)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007052:	2300      	movs	r3, #0
 8007054:	e000      	b.n	8007058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
}
 8007058:	4618      	mov	r0, r3
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	20000140 	.word	0x20000140
 8007064:	20000148 	.word	0x20000148
 8007068:	20000144 	.word	0x20000144

0800706c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007070:	4b06      	ldr	r3, [pc, #24]	@ (800708c <HAL_IncTick+0x20>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	461a      	mov	r2, r3
 8007076:	4b06      	ldr	r3, [pc, #24]	@ (8007090 <HAL_IncTick+0x24>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4413      	add	r3, r2
 800707c:	4a04      	ldr	r2, [pc, #16]	@ (8007090 <HAL_IncTick+0x24>)
 800707e:	6013      	str	r3, [r2, #0]
}
 8007080:	bf00      	nop
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	20000148 	.word	0x20000148
 8007090:	20000b50 	.word	0x20000b50

08007094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007094:	b480      	push	{r7}
 8007096:	af00      	add	r7, sp, #0
  return uwTick;
 8007098:	4b03      	ldr	r3, [pc, #12]	@ (80070a8 <HAL_GetTick+0x14>)
 800709a:	681b      	ldr	r3, [r3, #0]
}
 800709c:	4618      	mov	r0, r3
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	20000b50 	.word	0x20000b50

080070ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80070b4:	f7ff ffee 	bl	8007094 <HAL_GetTick>
 80070b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c4:	d005      	beq.n	80070d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80070c6:	4b0a      	ldr	r3, [pc, #40]	@ (80070f0 <HAL_Delay+0x44>)
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	4413      	add	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80070d2:	bf00      	nop
 80070d4:	f7ff ffde 	bl	8007094 <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d8f7      	bhi.n	80070d4 <HAL_Delay+0x28>
  {
  }
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	20000148 	.word	0x20000148

080070f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80070fc:	2300      	movs	r3, #0
 80070fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e033      	b.n	8007172 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d109      	bne.n	8007126 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7ff fb1e 	bl	8006754 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712a:	f003 0310 	and.w	r3, r3, #16
 800712e:	2b00      	cmp	r3, #0
 8007130:	d118      	bne.n	8007164 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007136:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800713a:	f023 0302 	bic.w	r3, r3, #2
 800713e:	f043 0202 	orr.w	r2, r3, #2
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fc06 	bl	8007958 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007156:	f023 0303 	bic.w	r3, r3, #3
 800715a:	f043 0201 	orr.w	r2, r3, #1
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	641a      	str	r2, [r3, #64]	@ 0x40
 8007162:	e001      	b.n	8007168 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007170:	7bfb      	ldrb	r3, [r7, #15]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
	...

0800717c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800718e:	2b01      	cmp	r3, #1
 8007190:	d101      	bne.n	8007196 <HAL_ADC_Start+0x1a>
 8007192:	2302      	movs	r3, #2
 8007194:	e0b2      	b.n	80072fc <HAL_ADC_Start+0x180>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2201      	movs	r2, #1
 800719a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d018      	beq.n	80071de <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689a      	ldr	r2, [r3, #8]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80071bc:	4b52      	ldr	r3, [pc, #328]	@ (8007308 <HAL_ADC_Start+0x18c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a52      	ldr	r2, [pc, #328]	@ (800730c <HAL_ADC_Start+0x190>)
 80071c2:	fba2 2303 	umull	r2, r3, r2, r3
 80071c6:	0c9a      	lsrs	r2, r3, #18
 80071c8:	4613      	mov	r3, r2
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	4413      	add	r3, r2
 80071ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80071d0:	e002      	b.n	80071d8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	3b01      	subs	r3, #1
 80071d6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1f9      	bne.n	80071d2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d17a      	bne.n	80072e2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80071f4:	f023 0301 	bic.w	r3, r3, #1
 80071f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800720a:	2b00      	cmp	r3, #0
 800720c:	d007      	beq.n	800721e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007212:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007216:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800722a:	d106      	bne.n	800723a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007230:	f023 0206 	bic.w	r2, r3, #6
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	645a      	str	r2, [r3, #68]	@ 0x44
 8007238:	e002      	b.n	8007240 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007248:	4b31      	ldr	r3, [pc, #196]	@ (8007310 <HAL_ADC_Start+0x194>)
 800724a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007254:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f003 031f 	and.w	r3, r3, #31
 800725e:	2b00      	cmp	r3, #0
 8007260:	d12a      	bne.n	80072b8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a2b      	ldr	r2, [pc, #172]	@ (8007314 <HAL_ADC_Start+0x198>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d015      	beq.n	8007298 <HAL_ADC_Start+0x11c>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a29      	ldr	r2, [pc, #164]	@ (8007318 <HAL_ADC_Start+0x19c>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d105      	bne.n	8007282 <HAL_ADC_Start+0x106>
 8007276:	4b26      	ldr	r3, [pc, #152]	@ (8007310 <HAL_ADC_Start+0x194>)
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	f003 031f 	and.w	r3, r3, #31
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a25      	ldr	r2, [pc, #148]	@ (800731c <HAL_ADC_Start+0x1a0>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d136      	bne.n	80072fa <HAL_ADC_Start+0x17e>
 800728c:	4b20      	ldr	r3, [pc, #128]	@ (8007310 <HAL_ADC_Start+0x194>)
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f003 0310 	and.w	r3, r3, #16
 8007294:	2b00      	cmp	r3, #0
 8007296:	d130      	bne.n	80072fa <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d129      	bne.n	80072fa <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80072b4:	609a      	str	r2, [r3, #8]
 80072b6:	e020      	b.n	80072fa <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a15      	ldr	r2, [pc, #84]	@ (8007314 <HAL_ADC_Start+0x198>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d11b      	bne.n	80072fa <HAL_ADC_Start+0x17e>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d114      	bne.n	80072fa <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	689a      	ldr	r2, [r3, #8]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80072de:	609a      	str	r2, [r3, #8]
 80072e0:	e00b      	b.n	80072fa <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e6:	f043 0210 	orr.w	r2, r3, #16
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072f2:	f043 0201 	orr.w	r2, r3, #1
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	20000140 	.word	0x20000140
 800730c:	431bde83 	.word	0x431bde83
 8007310:	40012300 	.word	0x40012300
 8007314:	40012000 	.word	0x40012000
 8007318:	40012100 	.word	0x40012100
 800731c:	40012200 	.word	0x40012200

08007320 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800732e:	2b01      	cmp	r3, #1
 8007330:	d101      	bne.n	8007336 <HAL_ADC_Stop+0x16>
 8007332:	2302      	movs	r3, #2
 8007334:	e021      	b.n	800737a <HAL_ADC_Stop+0x5a>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2201      	movs	r2, #1
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	689a      	ldr	r2, [r3, #8]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 0201 	bic.w	r2, r2, #1
 800734c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d109      	bne.n	8007370 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007360:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007364:	f023 0301 	bic.w	r3, r3, #1
 8007368:	f043 0201 	orr.w	r2, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b084      	sub	sp, #16
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
 800738e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800739e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a2:	d113      	bne.n	80073cc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80073ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073b2:	d10b      	bne.n	80073cc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b8:	f043 0220 	orr.w	r2, r3, #32
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e063      	b.n	8007494 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80073cc:	f7ff fe62 	bl	8007094 <HAL_GetTick>
 80073d0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80073d2:	e021      	b.n	8007418 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073da:	d01d      	beq.n	8007418 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d007      	beq.n	80073f2 <HAL_ADC_PollForConversion+0x6c>
 80073e2:	f7ff fe57 	bl	8007094 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d212      	bcs.n	8007418 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d00b      	beq.n	8007418 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007404:	f043 0204 	orr.w	r2, r3, #4
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e03d      	b.n	8007494 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b02      	cmp	r3, #2
 8007424:	d1d6      	bne.n	80073d4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f06f 0212 	mvn.w	r2, #18
 800742e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007434:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d123      	bne.n	8007492 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800744e:	2b00      	cmp	r3, #0
 8007450:	d11f      	bne.n	8007492 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007458:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800745c:	2b00      	cmp	r3, #0
 800745e:	d006      	beq.n	800746e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800746a:	2b00      	cmp	r3, #0
 800746c:	d111      	bne.n	8007492 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007472:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d105      	bne.n	8007492 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748a:	f043 0201 	orr.w	r2, r3, #1
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3710      	adds	r7, #16
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b086      	sub	sp, #24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80074a4:	2300      	movs	r3, #0
 80074a6:	617b      	str	r3, [r7, #20]
 80074a8:	2300      	movs	r3, #0
 80074aa:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d049      	beq.n	8007566 <HAL_ADC_IRQHandler+0xca>
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d046      	beq.n	8007566 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074dc:	f003 0310 	and.w	r3, r3, #16
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d105      	bne.n	80074f0 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d12b      	bne.n	8007556 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007502:	2b00      	cmp	r3, #0
 8007504:	d127      	bne.n	8007556 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007510:	2b00      	cmp	r3, #0
 8007512:	d006      	beq.n	8007522 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800751e:	2b00      	cmp	r3, #0
 8007520:	d119      	bne.n	8007556 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685a      	ldr	r2, [r3, #4]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f022 0220 	bic.w	r2, r2, #32
 8007530:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007536:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007542:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d105      	bne.n	8007556 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754e:	f043 0201 	orr.w	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 f8bd 	bl	80076d6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f06f 0212 	mvn.w	r2, #18
 8007564:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f003 0304 	and.w	r3, r3, #4
 800756c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007574:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d057      	beq.n	800762c <HAL_ADC_IRQHandler+0x190>
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d054      	beq.n	800762c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007586:	f003 0310 	and.w	r3, r3, #16
 800758a:	2b00      	cmp	r3, #0
 800758c:	d105      	bne.n	800759a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d139      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ae:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d006      	beq.n	80075c4 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d12b      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d124      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d11d      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d119      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	685a      	ldr	r2, [r3, #4]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800760c:	2b00      	cmp	r3, #0
 800760e:	d105      	bne.n	800761c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007614:	f043 0201 	orr.w	r2, r3, #1
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 fa97 	bl	8007b50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f06f 020c 	mvn.w	r2, #12
 800762a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f003 0301 	and.w	r3, r3, #1
 8007632:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d017      	beq.n	8007672 <HAL_ADC_IRQHandler+0x1d6>
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d014      	beq.n	8007672 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	2b01      	cmp	r3, #1
 8007654:	d10d      	bne.n	8007672 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 f841 	bl	80076ea <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f06f 0201 	mvn.w	r2, #1
 8007670:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f003 0320 	and.w	r3, r3, #32
 8007678:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007680:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d015      	beq.n	80076b4 <HAL_ADC_IRQHandler+0x218>
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d012      	beq.n	80076b4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007692:	f043 0202 	orr.w	r2, r3, #2
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f06f 0220 	mvn.w	r2, #32
 80076a2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 f82a 	bl	80076fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f06f 0220 	mvn.w	r2, #32
 80076b2:	601a      	str	r2, [r3, #0]
  }
}
 80076b4:	bf00      	nop
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b083      	sub	sp, #12
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr

080076ea <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80076ea:	b480      	push	{r7}
 80076ec:	b083      	sub	sp, #12
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80076f2:	bf00      	nop
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80076fe:	b480      	push	{r7}
 8007700:	b083      	sub	sp, #12
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007706:	bf00      	nop
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
	...

08007714 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800771e:	2300      	movs	r3, #0
 8007720:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <HAL_ADC_ConfigChannel+0x1c>
 800772c:	2302      	movs	r3, #2
 800772e:	e105      	b.n	800793c <HAL_ADC_ConfigChannel+0x228>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b09      	cmp	r3, #9
 800773e:	d925      	bls.n	800778c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68d9      	ldr	r1, [r3, #12]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	b29b      	uxth	r3, r3
 800774c:	461a      	mov	r2, r3
 800774e:	4613      	mov	r3, r2
 8007750:	005b      	lsls	r3, r3, #1
 8007752:	4413      	add	r3, r2
 8007754:	3b1e      	subs	r3, #30
 8007756:	2207      	movs	r2, #7
 8007758:	fa02 f303 	lsl.w	r3, r2, r3
 800775c:	43da      	mvns	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	400a      	ands	r2, r1
 8007764:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68d9      	ldr	r1, [r3, #12]
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	b29b      	uxth	r3, r3
 8007776:	4618      	mov	r0, r3
 8007778:	4603      	mov	r3, r0
 800777a:	005b      	lsls	r3, r3, #1
 800777c:	4403      	add	r3, r0
 800777e:	3b1e      	subs	r3, #30
 8007780:	409a      	lsls	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	60da      	str	r2, [r3, #12]
 800778a:	e022      	b.n	80077d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6919      	ldr	r1, [r3, #16]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	b29b      	uxth	r3, r3
 8007798:	461a      	mov	r2, r3
 800779a:	4613      	mov	r3, r2
 800779c:	005b      	lsls	r3, r3, #1
 800779e:	4413      	add	r3, r2
 80077a0:	2207      	movs	r2, #7
 80077a2:	fa02 f303 	lsl.w	r3, r2, r3
 80077a6:	43da      	mvns	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	400a      	ands	r2, r1
 80077ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	6919      	ldr	r1, [r3, #16]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	689a      	ldr	r2, [r3, #8]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	b29b      	uxth	r3, r3
 80077c0:	4618      	mov	r0, r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	005b      	lsls	r3, r3, #1
 80077c6:	4403      	add	r3, r0
 80077c8:	409a      	lsls	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	2b06      	cmp	r3, #6
 80077d8:	d824      	bhi.n	8007824 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685a      	ldr	r2, [r3, #4]
 80077e4:	4613      	mov	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4413      	add	r3, r2
 80077ea:	3b05      	subs	r3, #5
 80077ec:	221f      	movs	r2, #31
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	43da      	mvns	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	400a      	ands	r2, r1
 80077fa:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	b29b      	uxth	r3, r3
 8007808:	4618      	mov	r0, r3
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	4613      	mov	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4413      	add	r3, r2
 8007814:	3b05      	subs	r3, #5
 8007816:	fa00 f203 	lsl.w	r2, r0, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	430a      	orrs	r2, r1
 8007820:	635a      	str	r2, [r3, #52]	@ 0x34
 8007822:	e04c      	b.n	80078be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	2b0c      	cmp	r3, #12
 800782a:	d824      	bhi.n	8007876 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	3b23      	subs	r3, #35	@ 0x23
 800783e:	221f      	movs	r2, #31
 8007840:	fa02 f303 	lsl.w	r3, r2, r3
 8007844:	43da      	mvns	r2, r3
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	400a      	ands	r2, r1
 800784c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	b29b      	uxth	r3, r3
 800785a:	4618      	mov	r0, r3
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	4613      	mov	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4413      	add	r3, r2
 8007866:	3b23      	subs	r3, #35	@ 0x23
 8007868:	fa00 f203 	lsl.w	r2, r0, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	430a      	orrs	r2, r1
 8007872:	631a      	str	r2, [r3, #48]	@ 0x30
 8007874:	e023      	b.n	80078be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	3b41      	subs	r3, #65	@ 0x41
 8007888:	221f      	movs	r2, #31
 800788a:	fa02 f303 	lsl.w	r3, r2, r3
 800788e:	43da      	mvns	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	400a      	ands	r2, r1
 8007896:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	4618      	mov	r0, r3
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	4613      	mov	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	3b41      	subs	r3, #65	@ 0x41
 80078b2:	fa00 f203 	lsl.w	r2, r0, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80078be:	4b22      	ldr	r3, [pc, #136]	@ (8007948 <HAL_ADC_ConfigChannel+0x234>)
 80078c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a21      	ldr	r2, [pc, #132]	@ (800794c <HAL_ADC_ConfigChannel+0x238>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d109      	bne.n	80078e0 <HAL_ADC_ConfigChannel+0x1cc>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b12      	cmp	r3, #18
 80078d2:	d105      	bne.n	80078e0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a19      	ldr	r2, [pc, #100]	@ (800794c <HAL_ADC_ConfigChannel+0x238>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d123      	bne.n	8007932 <HAL_ADC_ConfigChannel+0x21e>
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d003      	beq.n	80078fa <HAL_ADC_ConfigChannel+0x1e6>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2b11      	cmp	r3, #17
 80078f8:	d11b      	bne.n	8007932 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2b10      	cmp	r3, #16
 800790c:	d111      	bne.n	8007932 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800790e:	4b10      	ldr	r3, [pc, #64]	@ (8007950 <HAL_ADC_ConfigChannel+0x23c>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a10      	ldr	r2, [pc, #64]	@ (8007954 <HAL_ADC_ConfigChannel+0x240>)
 8007914:	fba2 2303 	umull	r2, r3, r2, r3
 8007918:	0c9a      	lsrs	r2, r3, #18
 800791a:	4613      	mov	r3, r2
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	005b      	lsls	r3, r3, #1
 8007922:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007924:	e002      	b.n	800792c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	3b01      	subs	r3, #1
 800792a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1f9      	bne.n	8007926 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3714      	adds	r7, #20
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr
 8007948:	40012300 	.word	0x40012300
 800794c:	40012000 	.word	0x40012000
 8007950:	20000140 	.word	0x20000140
 8007954:	431bde83 	.word	0x431bde83

08007958 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007960:	4b79      	ldr	r3, [pc, #484]	@ (8007b48 <ADC_Init+0x1f0>)
 8007962:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	431a      	orrs	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	685a      	ldr	r2, [r3, #4]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800798c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	6859      	ldr	r1, [r3, #4]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	021a      	lsls	r2, r3, #8
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	430a      	orrs	r2, r1
 80079a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685a      	ldr	r2, [r3, #4]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80079b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	6859      	ldr	r1, [r3, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	689a      	ldr	r2, [r3, #8]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	689a      	ldr	r2, [r3, #8]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6899      	ldr	r1, [r3, #8]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	430a      	orrs	r2, r1
 80079e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ea:	4a58      	ldr	r2, [pc, #352]	@ (8007b4c <ADC_Init+0x1f4>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d022      	beq.n	8007a36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689a      	ldr	r2, [r3, #8]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80079fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6899      	ldr	r1, [r3, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007a20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6899      	ldr	r1, [r3, #8]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	430a      	orrs	r2, r1
 8007a32:	609a      	str	r2, [r3, #8]
 8007a34:	e00f      	b.n	8007a56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689a      	ldr	r2, [r3, #8]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	689a      	ldr	r2, [r3, #8]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007a54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	689a      	ldr	r2, [r3, #8]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 0202 	bic.w	r2, r2, #2
 8007a64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6899      	ldr	r1, [r3, #8]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	7e1b      	ldrb	r3, [r3, #24]
 8007a70:	005a      	lsls	r2, r3, #1
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	430a      	orrs	r2, r1
 8007a78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d01b      	beq.n	8007abc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685a      	ldr	r2, [r3, #4]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8007aa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6859      	ldr	r1, [r3, #4]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	035a      	lsls	r2, r3, #13
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	605a      	str	r2, [r3, #4]
 8007aba:	e007      	b.n	8007acc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007aca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8007ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	051a      	lsls	r2, r3, #20
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	689a      	ldr	r2, [r3, #8]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007b00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	6899      	ldr	r1, [r3, #8]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007b0e:	025a      	lsls	r2, r3, #9
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	430a      	orrs	r2, r1
 8007b16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689a      	ldr	r2, [r3, #8]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	6899      	ldr	r1, [r3, #8]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	695b      	ldr	r3, [r3, #20]
 8007b32:	029a      	lsls	r2, r3, #10
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	430a      	orrs	r2, r1
 8007b3a:	609a      	str	r2, [r3, #8]
}
 8007b3c:	bf00      	nop
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	40012300 	.word	0x40012300
 8007b4c:	0f000001 	.word	0x0f000001

08007b50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b085      	sub	sp, #20
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f003 0307 	and.w	r3, r3, #7
 8007b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007b74:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007b7a:	68ba      	ldr	r2, [r7, #8]
 8007b7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007b80:	4013      	ands	r3, r2
 8007b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007b8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b96:	4a04      	ldr	r2, [pc, #16]	@ (8007ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	60d3      	str	r3, [r2, #12]
}
 8007b9c:	bf00      	nop
 8007b9e:	3714      	adds	r7, #20
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr
 8007ba8:	e000ed00 	.word	0xe000ed00

08007bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007bac:	b480      	push	{r7}
 8007bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007bb0:	4b04      	ldr	r3, [pc, #16]	@ (8007bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	0a1b      	lsrs	r3, r3, #8
 8007bb6:	f003 0307 	and.w	r3, r3, #7
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	e000ed00 	.word	0xe000ed00

08007bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	db0b      	blt.n	8007bf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	f003 021f 	and.w	r2, r3, #31
 8007be0:	4907      	ldr	r1, [pc, #28]	@ (8007c00 <__NVIC_EnableIRQ+0x38>)
 8007be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007be6:	095b      	lsrs	r3, r3, #5
 8007be8:	2001      	movs	r0, #1
 8007bea:	fa00 f202 	lsl.w	r2, r0, r2
 8007bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007bf2:	bf00      	nop
 8007bf4:	370c      	adds	r7, #12
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	e000e100 	.word	0xe000e100

08007c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	6039      	str	r1, [r7, #0]
 8007c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	db0a      	blt.n	8007c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	b2da      	uxtb	r2, r3
 8007c1c:	490c      	ldr	r1, [pc, #48]	@ (8007c50 <__NVIC_SetPriority+0x4c>)
 8007c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c22:	0112      	lsls	r2, r2, #4
 8007c24:	b2d2      	uxtb	r2, r2
 8007c26:	440b      	add	r3, r1
 8007c28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c2c:	e00a      	b.n	8007c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	b2da      	uxtb	r2, r3
 8007c32:	4908      	ldr	r1, [pc, #32]	@ (8007c54 <__NVIC_SetPriority+0x50>)
 8007c34:	79fb      	ldrb	r3, [r7, #7]
 8007c36:	f003 030f 	and.w	r3, r3, #15
 8007c3a:	3b04      	subs	r3, #4
 8007c3c:	0112      	lsls	r2, r2, #4
 8007c3e:	b2d2      	uxtb	r2, r2
 8007c40:	440b      	add	r3, r1
 8007c42:	761a      	strb	r2, [r3, #24]
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr
 8007c50:	e000e100 	.word	0xe000e100
 8007c54:	e000ed00 	.word	0xe000ed00

08007c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b089      	sub	sp, #36	@ 0x24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f003 0307 	and.w	r3, r3, #7
 8007c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	f1c3 0307 	rsb	r3, r3, #7
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	bf28      	it	cs
 8007c76:	2304      	movcs	r3, #4
 8007c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	3304      	adds	r3, #4
 8007c7e:	2b06      	cmp	r3, #6
 8007c80:	d902      	bls.n	8007c88 <NVIC_EncodePriority+0x30>
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	3b03      	subs	r3, #3
 8007c86:	e000      	b.n	8007c8a <NVIC_EncodePriority+0x32>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	fa02 f303 	lsl.w	r3, r2, r3
 8007c96:	43da      	mvns	r2, r3
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	401a      	ands	r2, r3
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8007caa:	43d9      	mvns	r1, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cb0:	4313      	orrs	r3, r2
         );
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3724      	adds	r7, #36	@ 0x24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
	...

08007cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cd0:	d301      	bcc.n	8007cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e00f      	b.n	8007cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8007d00 <SysTick_Config+0x40>)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007cde:	210f      	movs	r1, #15
 8007ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce4:	f7ff ff8e 	bl	8007c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007ce8:	4b05      	ldr	r3, [pc, #20]	@ (8007d00 <SysTick_Config+0x40>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007cee:	4b04      	ldr	r3, [pc, #16]	@ (8007d00 <SysTick_Config+0x40>)
 8007cf0:	2207      	movs	r2, #7
 8007cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	e000e010 	.word	0xe000e010

08007d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f7ff ff29 	bl	8007b64 <__NVIC_SetPriorityGrouping>
}
 8007d12:	bf00      	nop
 8007d14:	3708      	adds	r7, #8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b086      	sub	sp, #24
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	4603      	mov	r3, r0
 8007d22:	60b9      	str	r1, [r7, #8]
 8007d24:	607a      	str	r2, [r7, #4]
 8007d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007d2c:	f7ff ff3e 	bl	8007bac <__NVIC_GetPriorityGrouping>
 8007d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	6978      	ldr	r0, [r7, #20]
 8007d38:	f7ff ff8e 	bl	8007c58 <NVIC_EncodePriority>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d42:	4611      	mov	r1, r2
 8007d44:	4618      	mov	r0, r3
 8007d46:	f7ff ff5d 	bl	8007c04 <__NVIC_SetPriority>
}
 8007d4a:	bf00      	nop
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b082      	sub	sp, #8
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	4603      	mov	r3, r0
 8007d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7ff ff31 	bl	8007bc8 <__NVIC_EnableIRQ>
}
 8007d66:	bf00      	nop
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b082      	sub	sp, #8
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff ffa2 	bl	8007cc0 <SysTick_Config>
 8007d7c:	4603      	mov	r3, r0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3708      	adds	r7, #8
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d86:	b580      	push	{r7, lr}
 8007d88:	b084      	sub	sp, #16
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d92:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007d94:	f7ff f97e 	bl	8007094 <HAL_GetTick>
 8007d98:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	d008      	beq.n	8007db8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2280      	movs	r2, #128	@ 0x80
 8007daa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e052      	b.n	8007e5e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f022 0216 	bic.w	r2, r2, #22
 8007dc6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	695a      	ldr	r2, [r3, #20]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dd6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d103      	bne.n	8007de8 <HAL_DMA_Abort+0x62>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d007      	beq.n	8007df8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f022 0208 	bic.w	r2, r2, #8
 8007df6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f022 0201 	bic.w	r2, r2, #1
 8007e06:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e08:	e013      	b.n	8007e32 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007e0a:	f7ff f943 	bl	8007094 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	2b05      	cmp	r3, #5
 8007e16:	d90c      	bls.n	8007e32 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2203      	movs	r2, #3
 8007e22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e015      	b.n	8007e5e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1e4      	bne.n	8007e0a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e44:	223f      	movs	r2, #63	@ 0x3f
 8007e46:	409a      	lsls	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e66:	b480      	push	{r7}
 8007e68:	b083      	sub	sp, #12
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d004      	beq.n	8007e84 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2280      	movs	r2, #128	@ 0x80
 8007e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e00c      	b.n	8007e9e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2205      	movs	r2, #5
 8007e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f022 0201 	bic.w	r2, r2, #1
 8007e9a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	370c      	adds	r7, #12
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
	...

08007eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b089      	sub	sp, #36	@ 0x24
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	61fb      	str	r3, [r7, #28]
 8007ec6:	e16b      	b.n	80081a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007ec8:	2201      	movs	r2, #1
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	4013      	ands	r3, r2
 8007eda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	f040 815a 	bne.w	800819a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	f003 0303 	and.w	r3, r3, #3
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d005      	beq.n	8007efe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d130      	bne.n	8007f60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	005b      	lsls	r3, r3, #1
 8007f08:	2203      	movs	r2, #3
 8007f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0e:	43db      	mvns	r3, r3
 8007f10:	69ba      	ldr	r2, [r7, #24]
 8007f12:	4013      	ands	r3, r2
 8007f14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	68da      	ldr	r2, [r3, #12]
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	005b      	lsls	r3, r3, #1
 8007f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f22:	69ba      	ldr	r2, [r7, #24]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f34:	2201      	movs	r2, #1
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3c:	43db      	mvns	r3, r3
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	4013      	ands	r3, r2
 8007f42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	091b      	lsrs	r3, r3, #4
 8007f4a:	f003 0201 	and.w	r2, r3, #1
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	fa02 f303 	lsl.w	r3, r2, r3
 8007f54:	69ba      	ldr	r2, [r7, #24]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	69ba      	ldr	r2, [r7, #24]
 8007f5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	f003 0303 	and.w	r3, r3, #3
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d017      	beq.n	8007f9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	005b      	lsls	r3, r3, #1
 8007f76:	2203      	movs	r2, #3
 8007f78:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7c:	43db      	mvns	r3, r3
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	4013      	ands	r3, r2
 8007f82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f90:	69ba      	ldr	r2, [r7, #24]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	69ba      	ldr	r2, [r7, #24]
 8007f9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f003 0303 	and.w	r3, r3, #3
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d123      	bne.n	8007ff0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	08da      	lsrs	r2, r3, #3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	3208      	adds	r2, #8
 8007fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	f003 0307 	and.w	r3, r3, #7
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	220f      	movs	r2, #15
 8007fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc4:	43db      	mvns	r3, r3
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	691a      	ldr	r2, [r3, #16]
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	f003 0307 	and.w	r3, r3, #7
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	08da      	lsrs	r2, r3, #3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	3208      	adds	r2, #8
 8007fea:	69b9      	ldr	r1, [r7, #24]
 8007fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	2203      	movs	r2, #3
 8007ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8008000:	43db      	mvns	r3, r3
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	4013      	ands	r3, r2
 8008006:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	f003 0203 	and.w	r2, r3, #3
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	005b      	lsls	r3, r3, #1
 8008014:	fa02 f303 	lsl.w	r3, r2, r3
 8008018:	69ba      	ldr	r2, [r7, #24]
 800801a:	4313      	orrs	r3, r2
 800801c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	69ba      	ldr	r2, [r7, #24]
 8008022:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800802c:	2b00      	cmp	r3, #0
 800802e:	f000 80b4 	beq.w	800819a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008032:	2300      	movs	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]
 8008036:	4b60      	ldr	r3, [pc, #384]	@ (80081b8 <HAL_GPIO_Init+0x30c>)
 8008038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800803a:	4a5f      	ldr	r2, [pc, #380]	@ (80081b8 <HAL_GPIO_Init+0x30c>)
 800803c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008040:	6453      	str	r3, [r2, #68]	@ 0x44
 8008042:	4b5d      	ldr	r3, [pc, #372]	@ (80081b8 <HAL_GPIO_Init+0x30c>)
 8008044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008046:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800804a:	60fb      	str	r3, [r7, #12]
 800804c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800804e:	4a5b      	ldr	r2, [pc, #364]	@ (80081bc <HAL_GPIO_Init+0x310>)
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	089b      	lsrs	r3, r3, #2
 8008054:	3302      	adds	r3, #2
 8008056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800805a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	f003 0303 	and.w	r3, r3, #3
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	220f      	movs	r2, #15
 8008066:	fa02 f303 	lsl.w	r3, r2, r3
 800806a:	43db      	mvns	r3, r3
 800806c:	69ba      	ldr	r2, [r7, #24]
 800806e:	4013      	ands	r3, r2
 8008070:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a52      	ldr	r2, [pc, #328]	@ (80081c0 <HAL_GPIO_Init+0x314>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d02b      	beq.n	80080d2 <HAL_GPIO_Init+0x226>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a51      	ldr	r2, [pc, #324]	@ (80081c4 <HAL_GPIO_Init+0x318>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d025      	beq.n	80080ce <HAL_GPIO_Init+0x222>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a50      	ldr	r2, [pc, #320]	@ (80081c8 <HAL_GPIO_Init+0x31c>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d01f      	beq.n	80080ca <HAL_GPIO_Init+0x21e>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a4f      	ldr	r2, [pc, #316]	@ (80081cc <HAL_GPIO_Init+0x320>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d019      	beq.n	80080c6 <HAL_GPIO_Init+0x21a>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a4e      	ldr	r2, [pc, #312]	@ (80081d0 <HAL_GPIO_Init+0x324>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d013      	beq.n	80080c2 <HAL_GPIO_Init+0x216>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a4d      	ldr	r2, [pc, #308]	@ (80081d4 <HAL_GPIO_Init+0x328>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d00d      	beq.n	80080be <HAL_GPIO_Init+0x212>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a4c      	ldr	r2, [pc, #304]	@ (80081d8 <HAL_GPIO_Init+0x32c>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d007      	beq.n	80080ba <HAL_GPIO_Init+0x20e>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a4b      	ldr	r2, [pc, #300]	@ (80081dc <HAL_GPIO_Init+0x330>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d101      	bne.n	80080b6 <HAL_GPIO_Init+0x20a>
 80080b2:	2307      	movs	r3, #7
 80080b4:	e00e      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080b6:	2308      	movs	r3, #8
 80080b8:	e00c      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080ba:	2306      	movs	r3, #6
 80080bc:	e00a      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080be:	2305      	movs	r3, #5
 80080c0:	e008      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080c2:	2304      	movs	r3, #4
 80080c4:	e006      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080c6:	2303      	movs	r3, #3
 80080c8:	e004      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080ca:	2302      	movs	r3, #2
 80080cc:	e002      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080ce:	2301      	movs	r3, #1
 80080d0:	e000      	b.n	80080d4 <HAL_GPIO_Init+0x228>
 80080d2:	2300      	movs	r3, #0
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	f002 0203 	and.w	r2, r2, #3
 80080da:	0092      	lsls	r2, r2, #2
 80080dc:	4093      	lsls	r3, r2
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80080e4:	4935      	ldr	r1, [pc, #212]	@ (80081bc <HAL_GPIO_Init+0x310>)
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	089b      	lsrs	r3, r3, #2
 80080ea:	3302      	adds	r3, #2
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80080f2:	4b3b      	ldr	r3, [pc, #236]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	43db      	mvns	r3, r3
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	4013      	ands	r3, r2
 8008100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d003      	beq.n	8008116 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	4313      	orrs	r3, r2
 8008114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008116:	4a32      	ldr	r2, [pc, #200]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800811c:	4b30      	ldr	r3, [pc, #192]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	43db      	mvns	r3, r3
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	4013      	ands	r3, r2
 800812a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008138:	69ba      	ldr	r2, [r7, #24]
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	4313      	orrs	r3, r2
 800813e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008140:	4a27      	ldr	r2, [pc, #156]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008146:	4b26      	ldr	r3, [pc, #152]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	43db      	mvns	r3, r3
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	4013      	ands	r3, r2
 8008154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008162:	69ba      	ldr	r2, [r7, #24]
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800816a:	4a1d      	ldr	r2, [pc, #116]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 800816c:	69bb      	ldr	r3, [r7, #24]
 800816e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008170:	4b1b      	ldr	r3, [pc, #108]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	43db      	mvns	r3, r3
 800817a:	69ba      	ldr	r2, [r7, #24]
 800817c:	4013      	ands	r3, r2
 800817e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800818c:	69ba      	ldr	r2, [r7, #24]
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	4313      	orrs	r3, r2
 8008192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008194:	4a12      	ldr	r2, [pc, #72]	@ (80081e0 <HAL_GPIO_Init+0x334>)
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	3301      	adds	r3, #1
 800819e:	61fb      	str	r3, [r7, #28]
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	2b0f      	cmp	r3, #15
 80081a4:	f67f ae90 	bls.w	8007ec8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	3724      	adds	r7, #36	@ 0x24
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	40023800 	.word	0x40023800
 80081bc:	40013800 	.word	0x40013800
 80081c0:	40020000 	.word	0x40020000
 80081c4:	40020400 	.word	0x40020400
 80081c8:	40020800 	.word	0x40020800
 80081cc:	40020c00 	.word	0x40020c00
 80081d0:	40021000 	.word	0x40021000
 80081d4:	40021400 	.word	0x40021400
 80081d8:	40021800 	.word	0x40021800
 80081dc:	40021c00 	.word	0x40021c00
 80081e0:	40013c00 	.word	0x40013c00

080081e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	460b      	mov	r3, r1
 80081ee:	807b      	strh	r3, [r7, #2]
 80081f0:	4613      	mov	r3, r2
 80081f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80081f4:	787b      	ldrb	r3, [r7, #1]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d003      	beq.n	8008202 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80081fa:	887a      	ldrh	r2, [r7, #2]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008200:	e003      	b.n	800820a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008202:	887b      	ldrh	r3, [r7, #2]
 8008204:	041a      	lsls	r2, r3, #16
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	619a      	str	r2, [r3, #24]
}
 800820a:	bf00      	nop
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
	...

08008218 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d101      	bne.n	800822a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e12b      	b.n	8008482 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008230:	b2db      	uxtb	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d106      	bne.n	8008244 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f7fe fb0c 	bl	800685c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2224      	movs	r2, #36	@ 0x24
 8008248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f022 0201 	bic.w	r2, r2, #1
 800825a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800826a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800827a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800827c:	f001 fbe4 	bl	8009a48 <HAL_RCC_GetPCLK1Freq>
 8008280:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	4a81      	ldr	r2, [pc, #516]	@ (800848c <HAL_I2C_Init+0x274>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d807      	bhi.n	800829c <HAL_I2C_Init+0x84>
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4a80      	ldr	r2, [pc, #512]	@ (8008490 <HAL_I2C_Init+0x278>)
 8008290:	4293      	cmp	r3, r2
 8008292:	bf94      	ite	ls
 8008294:	2301      	movls	r3, #1
 8008296:	2300      	movhi	r3, #0
 8008298:	b2db      	uxtb	r3, r3
 800829a:	e006      	b.n	80082aa <HAL_I2C_Init+0x92>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	4a7d      	ldr	r2, [pc, #500]	@ (8008494 <HAL_I2C_Init+0x27c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	bf94      	ite	ls
 80082a4:	2301      	movls	r3, #1
 80082a6:	2300      	movhi	r3, #0
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d001      	beq.n	80082b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e0e7      	b.n	8008482 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	4a78      	ldr	r2, [pc, #480]	@ (8008498 <HAL_I2C_Init+0x280>)
 80082b6:	fba2 2303 	umull	r2, r3, r2, r3
 80082ba:	0c9b      	lsrs	r3, r3, #18
 80082bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68ba      	ldr	r2, [r7, #8]
 80082ce:	430a      	orrs	r2, r1
 80082d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	6a1b      	ldr	r3, [r3, #32]
 80082d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	4a6a      	ldr	r2, [pc, #424]	@ (800848c <HAL_I2C_Init+0x274>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d802      	bhi.n	80082ec <HAL_I2C_Init+0xd4>
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	3301      	adds	r3, #1
 80082ea:	e009      	b.n	8008300 <HAL_I2C_Init+0xe8>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80082f2:	fb02 f303 	mul.w	r3, r2, r3
 80082f6:	4a69      	ldr	r2, [pc, #420]	@ (800849c <HAL_I2C_Init+0x284>)
 80082f8:	fba2 2303 	umull	r2, r3, r2, r3
 80082fc:	099b      	lsrs	r3, r3, #6
 80082fe:	3301      	adds	r3, #1
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	6812      	ldr	r2, [r2, #0]
 8008304:	430b      	orrs	r3, r1
 8008306:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	69db      	ldr	r3, [r3, #28]
 800830e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8008312:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	495c      	ldr	r1, [pc, #368]	@ (800848c <HAL_I2C_Init+0x274>)
 800831c:	428b      	cmp	r3, r1
 800831e:	d819      	bhi.n	8008354 <HAL_I2C_Init+0x13c>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	1e59      	subs	r1, r3, #1
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	fbb1 f3f3 	udiv	r3, r1, r3
 800832e:	1c59      	adds	r1, r3, #1
 8008330:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008334:	400b      	ands	r3, r1
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00a      	beq.n	8008350 <HAL_I2C_Init+0x138>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	1e59      	subs	r1, r3, #1
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	005b      	lsls	r3, r3, #1
 8008344:	fbb1 f3f3 	udiv	r3, r1, r3
 8008348:	3301      	adds	r3, #1
 800834a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800834e:	e051      	b.n	80083f4 <HAL_I2C_Init+0x1dc>
 8008350:	2304      	movs	r3, #4
 8008352:	e04f      	b.n	80083f4 <HAL_I2C_Init+0x1dc>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d111      	bne.n	8008380 <HAL_I2C_Init+0x168>
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	1e58      	subs	r0, r3, #1
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6859      	ldr	r1, [r3, #4]
 8008364:	460b      	mov	r3, r1
 8008366:	005b      	lsls	r3, r3, #1
 8008368:	440b      	add	r3, r1
 800836a:	fbb0 f3f3 	udiv	r3, r0, r3
 800836e:	3301      	adds	r3, #1
 8008370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008374:	2b00      	cmp	r3, #0
 8008376:	bf0c      	ite	eq
 8008378:	2301      	moveq	r3, #1
 800837a:	2300      	movne	r3, #0
 800837c:	b2db      	uxtb	r3, r3
 800837e:	e012      	b.n	80083a6 <HAL_I2C_Init+0x18e>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	1e58      	subs	r0, r3, #1
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6859      	ldr	r1, [r3, #4]
 8008388:	460b      	mov	r3, r1
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	440b      	add	r3, r1
 800838e:	0099      	lsls	r1, r3, #2
 8008390:	440b      	add	r3, r1
 8008392:	fbb0 f3f3 	udiv	r3, r0, r3
 8008396:	3301      	adds	r3, #1
 8008398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800839c:	2b00      	cmp	r3, #0
 800839e:	bf0c      	ite	eq
 80083a0:	2301      	moveq	r3, #1
 80083a2:	2300      	movne	r3, #0
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <HAL_I2C_Init+0x196>
 80083aa:	2301      	movs	r3, #1
 80083ac:	e022      	b.n	80083f4 <HAL_I2C_Init+0x1dc>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10e      	bne.n	80083d4 <HAL_I2C_Init+0x1bc>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	1e58      	subs	r0, r3, #1
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6859      	ldr	r1, [r3, #4]
 80083be:	460b      	mov	r3, r1
 80083c0:	005b      	lsls	r3, r3, #1
 80083c2:	440b      	add	r3, r1
 80083c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80083c8:	3301      	adds	r3, #1
 80083ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083d2:	e00f      	b.n	80083f4 <HAL_I2C_Init+0x1dc>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	1e58      	subs	r0, r3, #1
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6859      	ldr	r1, [r3, #4]
 80083dc:	460b      	mov	r3, r1
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	440b      	add	r3, r1
 80083e2:	0099      	lsls	r1, r3, #2
 80083e4:	440b      	add	r3, r1
 80083e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80083ea:	3301      	adds	r3, #1
 80083ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083f4:	6879      	ldr	r1, [r7, #4]
 80083f6:	6809      	ldr	r1, [r1, #0]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	69da      	ldr	r2, [r3, #28]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6a1b      	ldr	r3, [r3, #32]
 800840e:	431a      	orrs	r2, r3
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	430a      	orrs	r2, r1
 8008416:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8008422:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	6911      	ldr	r1, [r2, #16]
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	68d2      	ldr	r2, [r2, #12]
 800842e:	4311      	orrs	r1, r2
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	6812      	ldr	r2, [r2, #0]
 8008434:	430b      	orrs	r3, r1
 8008436:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	68db      	ldr	r3, [r3, #12]
 800843e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	695a      	ldr	r2, [r3, #20]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	431a      	orrs	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	430a      	orrs	r2, r1
 8008452:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f042 0201 	orr.w	r2, r2, #1
 8008462:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2220      	movs	r2, #32
 800846e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	000186a0 	.word	0x000186a0
 8008490:	001e847f 	.word	0x001e847f
 8008494:	003d08ff 	.word	0x003d08ff
 8008498:	431bde83 	.word	0x431bde83
 800849c:	10624dd3 	.word	0x10624dd3

080084a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b088      	sub	sp, #32
 80084a4:	af02      	add	r7, sp, #8
 80084a6:	60f8      	str	r0, [r7, #12]
 80084a8:	4608      	mov	r0, r1
 80084aa:	4611      	mov	r1, r2
 80084ac:	461a      	mov	r2, r3
 80084ae:	4603      	mov	r3, r0
 80084b0:	817b      	strh	r3, [r7, #10]
 80084b2:	460b      	mov	r3, r1
 80084b4:	813b      	strh	r3, [r7, #8]
 80084b6:	4613      	mov	r3, r2
 80084b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80084ba:	f7fe fdeb 	bl	8007094 <HAL_GetTick>
 80084be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	f040 80d9 	bne.w	8008680 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	9300      	str	r3, [sp, #0]
 80084d2:	2319      	movs	r3, #25
 80084d4:	2201      	movs	r2, #1
 80084d6:	496d      	ldr	r1, [pc, #436]	@ (800868c <HAL_I2C_Mem_Write+0x1ec>)
 80084d8:	68f8      	ldr	r0, [r7, #12]
 80084da:	f000 fc7f 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 80084de:	4603      	mov	r3, r0
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d001      	beq.n	80084e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80084e4:	2302      	movs	r3, #2
 80084e6:	e0cc      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d101      	bne.n	80084f6 <HAL_I2C_Mem_Write+0x56>
 80084f2:	2302      	movs	r3, #2
 80084f4:	e0c5      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	2b01      	cmp	r3, #1
 800850a:	d007      	beq.n	800851c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f042 0201 	orr.w	r2, r2, #1
 800851a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800852a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2221      	movs	r2, #33	@ 0x21
 8008530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2240      	movs	r2, #64	@ 0x40
 8008538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2200      	movs	r2, #0
 8008540:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6a3a      	ldr	r2, [r7, #32]
 8008546:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800854c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008552:	b29a      	uxth	r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	4a4d      	ldr	r2, [pc, #308]	@ (8008690 <HAL_I2C_Mem_Write+0x1f0>)
 800855c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800855e:	88f8      	ldrh	r0, [r7, #6]
 8008560:	893a      	ldrh	r2, [r7, #8]
 8008562:	8979      	ldrh	r1, [r7, #10]
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	9301      	str	r3, [sp, #4]
 8008568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800856a:	9300      	str	r3, [sp, #0]
 800856c:	4603      	mov	r3, r0
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	f000 fab6 	bl	8008ae0 <I2C_RequestMemoryWrite>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d052      	beq.n	8008620 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e081      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f000 fd00 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00d      	beq.n	80085aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008592:	2b04      	cmp	r3, #4
 8008594:	d107      	bne.n	80085a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e06b      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ae:	781a      	ldrb	r2, [r3, #0]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ba:	1c5a      	adds	r2, r3, #1
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085c4:	3b01      	subs	r3, #1
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	695b      	ldr	r3, [r3, #20]
 80085e0:	f003 0304 	and.w	r3, r3, #4
 80085e4:	2b04      	cmp	r3, #4
 80085e6:	d11b      	bne.n	8008620 <HAL_I2C_Mem_Write+0x180>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d017      	beq.n	8008620 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f4:	781a      	ldrb	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008600:	1c5a      	adds	r2, r3, #1
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800860a:	3b01      	subs	r3, #1
 800860c:	b29a      	uxth	r2, r3
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008616:	b29b      	uxth	r3, r3
 8008618:	3b01      	subs	r3, #1
 800861a:	b29a      	uxth	r2, r3
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008624:	2b00      	cmp	r3, #0
 8008626:	d1aa      	bne.n	800857e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008628:	697a      	ldr	r2, [r7, #20]
 800862a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f000 fcec 	bl	800900a <I2C_WaitOnBTFFlagUntilTimeout>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00d      	beq.n	8008654 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800863c:	2b04      	cmp	r3, #4
 800863e:	d107      	bne.n	8008650 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800864e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e016      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008662:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2220      	movs	r2, #32
 8008668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800867c:	2300      	movs	r3, #0
 800867e:	e000      	b.n	8008682 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008680:	2302      	movs	r3, #2
  }
}
 8008682:	4618      	mov	r0, r3
 8008684:	3718      	adds	r7, #24
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	00100002 	.word	0x00100002
 8008690:	ffff0000 	.word	0xffff0000

08008694 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08c      	sub	sp, #48	@ 0x30
 8008698:	af02      	add	r7, sp, #8
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	4608      	mov	r0, r1
 800869e:	4611      	mov	r1, r2
 80086a0:	461a      	mov	r2, r3
 80086a2:	4603      	mov	r3, r0
 80086a4:	817b      	strh	r3, [r7, #10]
 80086a6:	460b      	mov	r3, r1
 80086a8:	813b      	strh	r3, [r7, #8]
 80086aa:	4613      	mov	r3, r2
 80086ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086ae:	f7fe fcf1 	bl	8007094 <HAL_GetTick>
 80086b2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	2b20      	cmp	r3, #32
 80086be:	f040 8208 	bne.w	8008ad2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	2319      	movs	r3, #25
 80086c8:	2201      	movs	r2, #1
 80086ca:	497b      	ldr	r1, [pc, #492]	@ (80088b8 <HAL_I2C_Mem_Read+0x224>)
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 fb85 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d001      	beq.n	80086dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80086d8:	2302      	movs	r3, #2
 80086da:	e1fb      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d101      	bne.n	80086ea <HAL_I2C_Mem_Read+0x56>
 80086e6:	2302      	movs	r3, #2
 80086e8:	e1f4      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0301 	and.w	r3, r3, #1
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d007      	beq.n	8008710 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f042 0201 	orr.w	r2, r2, #1
 800870e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800871e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2222      	movs	r2, #34	@ 0x22
 8008724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2240      	movs	r2, #64	@ 0x40
 800872c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800873a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008740:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008746:	b29a      	uxth	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4a5b      	ldr	r2, [pc, #364]	@ (80088bc <HAL_I2C_Mem_Read+0x228>)
 8008750:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008752:	88f8      	ldrh	r0, [r7, #6]
 8008754:	893a      	ldrh	r2, [r7, #8]
 8008756:	8979      	ldrh	r1, [r7, #10]
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	9301      	str	r3, [sp, #4]
 800875c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875e:	9300      	str	r3, [sp, #0]
 8008760:	4603      	mov	r3, r0
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 fa52 	bl	8008c0c <I2C_RequestMemoryRead>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d001      	beq.n	8008772 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e1b0      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d113      	bne.n	80087a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800877a:	2300      	movs	r3, #0
 800877c:	623b      	str	r3, [r7, #32]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	695b      	ldr	r3, [r3, #20]
 8008784:	623b      	str	r3, [r7, #32]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	623b      	str	r3, [r7, #32]
 800878e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	e184      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d11b      	bne.n	80087e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087ba:	2300      	movs	r3, #0
 80087bc:	61fb      	str	r3, [r7, #28]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	695b      	ldr	r3, [r3, #20]
 80087c4:	61fb      	str	r3, [r7, #28]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	699b      	ldr	r3, [r3, #24]
 80087cc:	61fb      	str	r3, [r7, #28]
 80087ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	e164      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d11b      	bne.n	8008822 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008808:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800880a:	2300      	movs	r3, #0
 800880c:	61bb      	str	r3, [r7, #24]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	695b      	ldr	r3, [r3, #20]
 8008814:	61bb      	str	r3, [r7, #24]
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	61bb      	str	r3, [r7, #24]
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	e144      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008822:	2300      	movs	r3, #0
 8008824:	617b      	str	r3, [r7, #20]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	617b      	str	r3, [r7, #20]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	699b      	ldr	r3, [r3, #24]
 8008834:	617b      	str	r3, [r7, #20]
 8008836:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008838:	e138      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800883e:	2b03      	cmp	r3, #3
 8008840:	f200 80f1 	bhi.w	8008a26 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008848:	2b01      	cmp	r3, #1
 800884a:	d123      	bne.n	8008894 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800884c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800884e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f000 fc1b 	bl	800908c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d001      	beq.n	8008860 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e139      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	691a      	ldr	r2, [r3, #16]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800886a:	b2d2      	uxtb	r2, r2
 800886c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008872:	1c5a      	adds	r2, r3, #1
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800887c:	3b01      	subs	r3, #1
 800887e:	b29a      	uxth	r2, r3
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008888:	b29b      	uxth	r3, r3
 800888a:	3b01      	subs	r3, #1
 800888c:	b29a      	uxth	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008892:	e10b      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008898:	2b02      	cmp	r3, #2
 800889a:	d14e      	bne.n	800893a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800889c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a2:	2200      	movs	r2, #0
 80088a4:	4906      	ldr	r1, [pc, #24]	@ (80088c0 <HAL_I2C_Mem_Read+0x22c>)
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f000 fa98 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d008      	beq.n	80088c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e10e      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
 80088b6:	bf00      	nop
 80088b8:	00100002 	.word	0x00100002
 80088bc:	ffff0000 	.word	0xffff0000
 80088c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	691a      	ldr	r2, [r3, #16]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088de:	b2d2      	uxtb	r2, r2
 80088e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e6:	1c5a      	adds	r2, r3, #1
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088f0:	3b01      	subs	r3, #1
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	3b01      	subs	r3, #1
 8008900:	b29a      	uxth	r2, r3
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	691a      	ldr	r2, [r3, #16]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008910:	b2d2      	uxtb	r2, r2
 8008912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008918:	1c5a      	adds	r2, r3, #1
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008922:	3b01      	subs	r3, #1
 8008924:	b29a      	uxth	r2, r3
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800892e:	b29b      	uxth	r3, r3
 8008930:	3b01      	subs	r3, #1
 8008932:	b29a      	uxth	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008938:	e0b8      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800893a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008940:	2200      	movs	r2, #0
 8008942:	4966      	ldr	r1, [pc, #408]	@ (8008adc <HAL_I2C_Mem_Read+0x448>)
 8008944:	68f8      	ldr	r0, [r7, #12]
 8008946:	f000 fa49 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d001      	beq.n	8008954 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e0bf      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008962:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	691a      	ldr	r2, [r3, #16]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896e:	b2d2      	uxtb	r2, r2
 8008970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008976:	1c5a      	adds	r2, r3, #1
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008980:	3b01      	subs	r3, #1
 8008982:	b29a      	uxth	r2, r3
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800898c:	b29b      	uxth	r3, r3
 800898e:	3b01      	subs	r3, #1
 8008990:	b29a      	uxth	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008998:	9300      	str	r3, [sp, #0]
 800899a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800899c:	2200      	movs	r2, #0
 800899e:	494f      	ldr	r1, [pc, #316]	@ (8008adc <HAL_I2C_Mem_Read+0x448>)
 80089a0:	68f8      	ldr	r0, [r7, #12]
 80089a2:	f000 fa1b 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d001      	beq.n	80089b0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	e091      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	691a      	ldr	r2, [r3, #16]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ca:	b2d2      	uxtb	r2, r2
 80089cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089dc:	3b01      	subs	r3, #1
 80089de:	b29a      	uxth	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	3b01      	subs	r3, #1
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	691a      	ldr	r2, [r3, #16]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089fc:	b2d2      	uxtb	r2, r2
 80089fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a04:	1c5a      	adds	r2, r3, #1
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008a24:	e042      	b.n	8008aac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f000 fb2e 	bl	800908c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d001      	beq.n	8008a3a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e04c      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	691a      	ldr	r2, [r3, #16]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a44:	b2d2      	uxtb	r2, r2
 8008a46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a56:	3b01      	subs	r3, #1
 8008a58:	b29a      	uxth	r2, r3
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	3b01      	subs	r3, #1
 8008a66:	b29a      	uxth	r2, r3
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	f003 0304 	and.w	r3, r3, #4
 8008a76:	2b04      	cmp	r3, #4
 8008a78:	d118      	bne.n	8008aac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	691a      	ldr	r2, [r3, #16]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a84:	b2d2      	uxtb	r2, r2
 8008a86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8c:	1c5a      	adds	r2, r3, #1
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a96:	3b01      	subs	r3, #1
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f47f aec2 	bne.w	800883a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2220      	movs	r2, #32
 8008aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	e000      	b.n	8008ad4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008ad2:	2302      	movs	r3, #2
  }
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3728      	adds	r7, #40	@ 0x28
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	00010004 	.word	0x00010004

08008ae0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b088      	sub	sp, #32
 8008ae4:	af02      	add	r7, sp, #8
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	4608      	mov	r0, r1
 8008aea:	4611      	mov	r1, r2
 8008aec:	461a      	mov	r2, r3
 8008aee:	4603      	mov	r3, r0
 8008af0:	817b      	strh	r3, [r7, #10]
 8008af2:	460b      	mov	r3, r1
 8008af4:	813b      	strh	r3, [r7, #8]
 8008af6:	4613      	mov	r3, r2
 8008af8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0c:	9300      	str	r3, [sp, #0]
 8008b0e:	6a3b      	ldr	r3, [r7, #32]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f000 f960 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00d      	beq.n	8008b3e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b30:	d103      	bne.n	8008b3a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b38:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008b3a:	2303      	movs	r3, #3
 8008b3c:	e05f      	b.n	8008bfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008b3e:	897b      	ldrh	r3, [r7, #10]
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	461a      	mov	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008b4c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b50:	6a3a      	ldr	r2, [r7, #32]
 8008b52:	492d      	ldr	r1, [pc, #180]	@ (8008c08 <I2C_RequestMemoryWrite+0x128>)
 8008b54:	68f8      	ldr	r0, [r7, #12]
 8008b56:	f000 f998 	bl	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d001      	beq.n	8008b64 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e04c      	b.n	8008bfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b64:	2300      	movs	r3, #0
 8008b66:	617b      	str	r3, [r7, #20]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	695b      	ldr	r3, [r3, #20]
 8008b6e:	617b      	str	r3, [r7, #20]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	617b      	str	r3, [r7, #20]
 8008b78:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b7c:	6a39      	ldr	r1, [r7, #32]
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 fa02 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00d      	beq.n	8008ba6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8e:	2b04      	cmp	r3, #4
 8008b90:	d107      	bne.n	8008ba2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ba0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e02b      	b.n	8008bfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008ba6:	88fb      	ldrh	r3, [r7, #6]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d105      	bne.n	8008bb8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008bac:	893b      	ldrh	r3, [r7, #8]
 8008bae:	b2da      	uxtb	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	611a      	str	r2, [r3, #16]
 8008bb6:	e021      	b.n	8008bfc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008bb8:	893b      	ldrh	r3, [r7, #8]
 8008bba:	0a1b      	lsrs	r3, r3, #8
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	b2da      	uxtb	r2, r3
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc8:	6a39      	ldr	r1, [r7, #32]
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 f9dc 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00d      	beq.n	8008bf2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bda:	2b04      	cmp	r3, #4
 8008bdc:	d107      	bne.n	8008bee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e005      	b.n	8008bfe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008bf2:	893b      	ldrh	r3, [r7, #8]
 8008bf4:	b2da      	uxtb	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3718      	adds	r7, #24
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	00010002 	.word	0x00010002

08008c0c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b088      	sub	sp, #32
 8008c10:	af02      	add	r7, sp, #8
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	4608      	mov	r0, r1
 8008c16:	4611      	mov	r1, r2
 8008c18:	461a      	mov	r2, r3
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	817b      	strh	r3, [r7, #10]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	813b      	strh	r3, [r7, #8]
 8008c22:	4613      	mov	r3, r2
 8008c24:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c34:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c44:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	6a3b      	ldr	r3, [r7, #32]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f000 f8c2 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00d      	beq.n	8008c7a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c6c:	d103      	bne.n	8008c76 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c74:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e0aa      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008c7a:	897b      	ldrh	r3, [r7, #10]
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	461a      	mov	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c88:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8c:	6a3a      	ldr	r2, [r7, #32]
 8008c8e:	4952      	ldr	r1, [pc, #328]	@ (8008dd8 <I2C_RequestMemoryRead+0x1cc>)
 8008c90:	68f8      	ldr	r0, [r7, #12]
 8008c92:	f000 f8fa 	bl	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e097      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	617b      	str	r3, [r7, #20]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	695b      	ldr	r3, [r3, #20]
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	617b      	str	r3, [r7, #20]
 8008cb4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb8:	6a39      	ldr	r1, [r7, #32]
 8008cba:	68f8      	ldr	r0, [r7, #12]
 8008cbc:	f000 f964 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00d      	beq.n	8008ce2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cca:	2b04      	cmp	r3, #4
 8008ccc:	d107      	bne.n	8008cde <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cdc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e076      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008ce2:	88fb      	ldrh	r3, [r7, #6]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d105      	bne.n	8008cf4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008ce8:	893b      	ldrh	r3, [r7, #8]
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	611a      	str	r2, [r3, #16]
 8008cf2:	e021      	b.n	8008d38 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008cf4:	893b      	ldrh	r3, [r7, #8]
 8008cf6:	0a1b      	lsrs	r3, r3, #8
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	b2da      	uxtb	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d04:	6a39      	ldr	r1, [r7, #32]
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 f93e 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00d      	beq.n	8008d2e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d16:	2b04      	cmp	r3, #4
 8008d18:	d107      	bne.n	8008d2a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d28:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e050      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008d2e:	893b      	ldrh	r3, [r7, #8]
 8008d30:	b2da      	uxtb	r2, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d3a:	6a39      	ldr	r1, [r7, #32]
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 f923 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008d42:	4603      	mov	r3, r0
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00d      	beq.n	8008d64 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d4c:	2b04      	cmp	r3, #4
 8008d4e:	d107      	bne.n	8008d60 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d5e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e035      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d72:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	6a3b      	ldr	r3, [r7, #32]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 f82b 	bl	8008ddc <I2C_WaitOnFlagUntilTimeout>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00d      	beq.n	8008da8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d9a:	d103      	bne.n	8008da4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008da2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008da4:	2303      	movs	r3, #3
 8008da6:	e013      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008da8:	897b      	ldrh	r3, [r7, #10]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	f043 0301 	orr.w	r3, r3, #1
 8008db0:	b2da      	uxtb	r2, r3
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dba:	6a3a      	ldr	r2, [r7, #32]
 8008dbc:	4906      	ldr	r1, [pc, #24]	@ (8008dd8 <I2C_RequestMemoryRead+0x1cc>)
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 f863 	bl	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e000      	b.n	8008dd0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008dce:	2300      	movs	r3, #0
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3718      	adds	r7, #24
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	00010002 	.word	0x00010002

08008ddc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	60f8      	str	r0, [r7, #12]
 8008de4:	60b9      	str	r1, [r7, #8]
 8008de6:	603b      	str	r3, [r7, #0]
 8008de8:	4613      	mov	r3, r2
 8008dea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008dec:	e025      	b.n	8008e3a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df4:	d021      	beq.n	8008e3a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008df6:	f7fe f94d 	bl	8007094 <HAL_GetTick>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	1ad3      	subs	r3, r2, r3
 8008e00:	683a      	ldr	r2, [r7, #0]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d302      	bcc.n	8008e0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d116      	bne.n	8008e3a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2220      	movs	r2, #32
 8008e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e26:	f043 0220 	orr.w	r2, r3, #32
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	e023      	b.n	8008e82 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	0c1b      	lsrs	r3, r3, #16
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d10d      	bne.n	8008e60 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	695b      	ldr	r3, [r3, #20]
 8008e4a:	43da      	mvns	r2, r3
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	bf0c      	ite	eq
 8008e56:	2301      	moveq	r3, #1
 8008e58:	2300      	movne	r3, #0
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	e00c      	b.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	699b      	ldr	r3, [r3, #24]
 8008e66:	43da      	mvns	r2, r3
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	bf0c      	ite	eq
 8008e72:	2301      	moveq	r3, #1
 8008e74:	2300      	movne	r3, #0
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	461a      	mov	r2, r3
 8008e7a:	79fb      	ldrb	r3, [r7, #7]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d0b6      	beq.n	8008dee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}

08008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	60f8      	str	r0, [r7, #12]
 8008e92:	60b9      	str	r1, [r7, #8]
 8008e94:	607a      	str	r2, [r7, #4]
 8008e96:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e98:	e051      	b.n	8008f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ea8:	d123      	bne.n	8008ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008eb8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008ec2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2220      	movs	r2, #32
 8008ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ede:	f043 0204 	orr.w	r2, r3, #4
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e046      	b.n	8008f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef8:	d021      	beq.n	8008f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008efa:	f7fe f8cb 	bl	8007094 <HAL_GetTick>
 8008efe:	4602      	mov	r2, r0
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	1ad3      	subs	r3, r2, r3
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d302      	bcc.n	8008f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d116      	bne.n	8008f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2200      	movs	r2, #0
 8008f14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2220      	movs	r2, #32
 8008f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f2a:	f043 0220 	orr.w	r2, r3, #32
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e020      	b.n	8008f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	0c1b      	lsrs	r3, r3, #16
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d10c      	bne.n	8008f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	43da      	mvns	r2, r3
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	4013      	ands	r3, r2
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	bf14      	ite	ne
 8008f5a:	2301      	movne	r3, #1
 8008f5c:	2300      	moveq	r3, #0
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	e00b      	b.n	8008f7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	43da      	mvns	r2, r3
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	bf14      	ite	ne
 8008f74:	2301      	movne	r3, #1
 8008f76:	2300      	moveq	r3, #0
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d18d      	bne.n	8008e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f94:	e02d      	b.n	8008ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f000 f8ce 	bl	8009138 <I2C_IsAcknowledgeFailed>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d001      	beq.n	8008fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e02d      	b.n	8009002 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fac:	d021      	beq.n	8008ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fae:	f7fe f871 	bl	8007094 <HAL_GetTick>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	1ad3      	subs	r3, r2, r3
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d302      	bcc.n	8008fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d116      	bne.n	8008ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2220      	movs	r2, #32
 8008fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fde:	f043 0220 	orr.w	r2, r3, #32
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e007      	b.n	8009002 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	695b      	ldr	r3, [r3, #20]
 8008ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ffc:	2b80      	cmp	r3, #128	@ 0x80
 8008ffe:	d1ca      	bne.n	8008f96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b084      	sub	sp, #16
 800900e:	af00      	add	r7, sp, #0
 8009010:	60f8      	str	r0, [r7, #12]
 8009012:	60b9      	str	r1, [r7, #8]
 8009014:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009016:	e02d      	b.n	8009074 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 f88d 	bl	8009138 <I2C_IsAcknowledgeFailed>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d001      	beq.n	8009028 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e02d      	b.n	8009084 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902e:	d021      	beq.n	8009074 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009030:	f7fe f830 	bl	8007094 <HAL_GetTick>
 8009034:	4602      	mov	r2, r0
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	1ad3      	subs	r3, r2, r3
 800903a:	68ba      	ldr	r2, [r7, #8]
 800903c:	429a      	cmp	r2, r3
 800903e:	d302      	bcc.n	8009046 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d116      	bne.n	8009074 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2200      	movs	r2, #0
 800904a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2220      	movs	r2, #32
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009060:	f043 0220 	orr.w	r2, r3, #32
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	e007      	b.n	8009084 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	f003 0304 	and.w	r3, r3, #4
 800907e:	2b04      	cmp	r3, #4
 8009080:	d1ca      	bne.n	8009018 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009098:	e042      	b.n	8009120 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	695b      	ldr	r3, [r3, #20]
 80090a0:	f003 0310 	and.w	r3, r3, #16
 80090a4:	2b10      	cmp	r3, #16
 80090a6:	d119      	bne.n	80090dc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f06f 0210 	mvn.w	r2, #16
 80090b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2220      	movs	r2, #32
 80090bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e029      	b.n	8009130 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090dc:	f7fd ffda 	bl	8007094 <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d302      	bcc.n	80090f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d116      	bne.n	8009120 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2220      	movs	r2, #32
 80090fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2200      	movs	r2, #0
 8009104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800910c:	f043 0220 	orr.w	r2, r3, #32
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2200      	movs	r2, #0
 8009118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e007      	b.n	8009130 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	695b      	ldr	r3, [r3, #20]
 8009126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800912a:	2b40      	cmp	r3, #64	@ 0x40
 800912c:	d1b5      	bne.n	800909a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800912e:	2300      	movs	r3, #0
}
 8009130:	4618      	mov	r0, r3
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	695b      	ldr	r3, [r3, #20]
 8009146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800914a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800914e:	d11b      	bne.n	8009188 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009158:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2220      	movs	r2, #32
 8009164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009174:	f043 0204 	orr.w	r2, r3, #4
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	e000      	b.n	800918a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	370c      	adds	r7, #12
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
	...

08009198 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800919e:	4b06      	ldr	r3, [pc, #24]	@ (80091b8 <HAL_PWR_EnableBkUpAccess+0x20>)
 80091a0:	2201      	movs	r2, #1
 80091a2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80091a4:	4b05      	ldr	r3, [pc, #20]	@ (80091bc <HAL_PWR_EnableBkUpAccess+0x24>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80091aa:	687b      	ldr	r3, [r7, #4]
}
 80091ac:	bf00      	nop
 80091ae:	370c      	adds	r7, #12
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	420e0020 	.word	0x420e0020
 80091bc:	40007000 	.word	0x40007000

080091c0 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80091c6:	4b06      	ldr	r3, [pc, #24]	@ (80091e0 <HAL_PWR_DisableBkUpAccess+0x20>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80091cc:	4b05      	ldr	r3, [pc, #20]	@ (80091e4 <HAL_PWR_DisableBkUpAccess+0x24>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80091d2:	687b      	ldr	r3, [r7, #4]
}
 80091d4:	bf00      	nop
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	420e0020 	.word	0x420e0020
 80091e4:	40007000 	.word	0x40007000

080091e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d101      	bne.n	80091fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	e267      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 0301 	and.w	r3, r3, #1
 8009202:	2b00      	cmp	r3, #0
 8009204:	d075      	beq.n	80092f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009206:	4b88      	ldr	r3, [pc, #544]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f003 030c 	and.w	r3, r3, #12
 800920e:	2b04      	cmp	r3, #4
 8009210:	d00c      	beq.n	800922c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009212:	4b85      	ldr	r3, [pc, #532]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800921a:	2b08      	cmp	r3, #8
 800921c:	d112      	bne.n	8009244 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800921e:	4b82      	ldr	r3, [pc, #520]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009226:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800922a:	d10b      	bne.n	8009244 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800922c:	4b7e      	ldr	r3, [pc, #504]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009234:	2b00      	cmp	r3, #0
 8009236:	d05b      	beq.n	80092f0 <HAL_RCC_OscConfig+0x108>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d157      	bne.n	80092f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e242      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800924c:	d106      	bne.n	800925c <HAL_RCC_OscConfig+0x74>
 800924e:	4b76      	ldr	r3, [pc, #472]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a75      	ldr	r2, [pc, #468]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009258:	6013      	str	r3, [r2, #0]
 800925a:	e01d      	b.n	8009298 <HAL_RCC_OscConfig+0xb0>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009264:	d10c      	bne.n	8009280 <HAL_RCC_OscConfig+0x98>
 8009266:	4b70      	ldr	r3, [pc, #448]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a6f      	ldr	r2, [pc, #444]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800926c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009270:	6013      	str	r3, [r2, #0]
 8009272:	4b6d      	ldr	r3, [pc, #436]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a6c      	ldr	r2, [pc, #432]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800927c:	6013      	str	r3, [r2, #0]
 800927e:	e00b      	b.n	8009298 <HAL_RCC_OscConfig+0xb0>
 8009280:	4b69      	ldr	r3, [pc, #420]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	4a68      	ldr	r2, [pc, #416]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800928a:	6013      	str	r3, [r2, #0]
 800928c:	4b66      	ldr	r3, [pc, #408]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a65      	ldr	r2, [pc, #404]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d013      	beq.n	80092c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092a0:	f7fd fef8 	bl	8007094 <HAL_GetTick>
 80092a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092a6:	e008      	b.n	80092ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092a8:	f7fd fef4 	bl	8007094 <HAL_GetTick>
 80092ac:	4602      	mov	r2, r0
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	1ad3      	subs	r3, r2, r3
 80092b2:	2b64      	cmp	r3, #100	@ 0x64
 80092b4:	d901      	bls.n	80092ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80092b6:	2303      	movs	r3, #3
 80092b8:	e207      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ba:	4b5b      	ldr	r3, [pc, #364]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0f0      	beq.n	80092a8 <HAL_RCC_OscConfig+0xc0>
 80092c6:	e014      	b.n	80092f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092c8:	f7fd fee4 	bl	8007094 <HAL_GetTick>
 80092cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092ce:	e008      	b.n	80092e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092d0:	f7fd fee0 	bl	8007094 <HAL_GetTick>
 80092d4:	4602      	mov	r2, r0
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	1ad3      	subs	r3, r2, r3
 80092da:	2b64      	cmp	r3, #100	@ 0x64
 80092dc:	d901      	bls.n	80092e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092de:	2303      	movs	r3, #3
 80092e0:	e1f3      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092e2:	4b51      	ldr	r3, [pc, #324]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1f0      	bne.n	80092d0 <HAL_RCC_OscConfig+0xe8>
 80092ee:	e000      	b.n	80092f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f003 0302 	and.w	r3, r3, #2
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d063      	beq.n	80093c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80092fe:	4b4a      	ldr	r3, [pc, #296]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	f003 030c 	and.w	r3, r3, #12
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00b      	beq.n	8009322 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800930a:	4b47      	ldr	r3, [pc, #284]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009312:	2b08      	cmp	r3, #8
 8009314:	d11c      	bne.n	8009350 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009316:	4b44      	ldr	r3, [pc, #272]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d116      	bne.n	8009350 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009322:	4b41      	ldr	r3, [pc, #260]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f003 0302 	and.w	r3, r3, #2
 800932a:	2b00      	cmp	r3, #0
 800932c:	d005      	beq.n	800933a <HAL_RCC_OscConfig+0x152>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	2b01      	cmp	r3, #1
 8009334:	d001      	beq.n	800933a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	e1c7      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800933a:	4b3b      	ldr	r3, [pc, #236]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	00db      	lsls	r3, r3, #3
 8009348:	4937      	ldr	r1, [pc, #220]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800934a:	4313      	orrs	r3, r2
 800934c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800934e:	e03a      	b.n	80093c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d020      	beq.n	800939a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009358:	4b34      	ldr	r3, [pc, #208]	@ (800942c <HAL_RCC_OscConfig+0x244>)
 800935a:	2201      	movs	r2, #1
 800935c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800935e:	f7fd fe99 	bl	8007094 <HAL_GetTick>
 8009362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009364:	e008      	b.n	8009378 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009366:	f7fd fe95 	bl	8007094 <HAL_GetTick>
 800936a:	4602      	mov	r2, r0
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	2b02      	cmp	r3, #2
 8009372:	d901      	bls.n	8009378 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009374:	2303      	movs	r3, #3
 8009376:	e1a8      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009378:	4b2b      	ldr	r3, [pc, #172]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 0302 	and.w	r3, r3, #2
 8009380:	2b00      	cmp	r3, #0
 8009382:	d0f0      	beq.n	8009366 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009384:	4b28      	ldr	r3, [pc, #160]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	00db      	lsls	r3, r3, #3
 8009392:	4925      	ldr	r1, [pc, #148]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 8009394:	4313      	orrs	r3, r2
 8009396:	600b      	str	r3, [r1, #0]
 8009398:	e015      	b.n	80093c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800939a:	4b24      	ldr	r3, [pc, #144]	@ (800942c <HAL_RCC_OscConfig+0x244>)
 800939c:	2200      	movs	r2, #0
 800939e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093a0:	f7fd fe78 	bl	8007094 <HAL_GetTick>
 80093a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093a6:	e008      	b.n	80093ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80093a8:	f7fd fe74 	bl	8007094 <HAL_GetTick>
 80093ac:	4602      	mov	r2, r0
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	2b02      	cmp	r3, #2
 80093b4:	d901      	bls.n	80093ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80093b6:	2303      	movs	r3, #3
 80093b8:	e187      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093ba:	4b1b      	ldr	r3, [pc, #108]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f003 0302 	and.w	r3, r3, #2
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1f0      	bne.n	80093a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f003 0308 	and.w	r3, r3, #8
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d036      	beq.n	8009440 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	695b      	ldr	r3, [r3, #20]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d016      	beq.n	8009408 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093da:	4b15      	ldr	r3, [pc, #84]	@ (8009430 <HAL_RCC_OscConfig+0x248>)
 80093dc:	2201      	movs	r2, #1
 80093de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093e0:	f7fd fe58 	bl	8007094 <HAL_GetTick>
 80093e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093e6:	e008      	b.n	80093fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80093e8:	f7fd fe54 	bl	8007094 <HAL_GetTick>
 80093ec:	4602      	mov	r2, r0
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d901      	bls.n	80093fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e167      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009428 <HAL_RCC_OscConfig+0x240>)
 80093fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093fe:	f003 0302 	and.w	r3, r3, #2
 8009402:	2b00      	cmp	r3, #0
 8009404:	d0f0      	beq.n	80093e8 <HAL_RCC_OscConfig+0x200>
 8009406:	e01b      	b.n	8009440 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009408:	4b09      	ldr	r3, [pc, #36]	@ (8009430 <HAL_RCC_OscConfig+0x248>)
 800940a:	2200      	movs	r2, #0
 800940c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800940e:	f7fd fe41 	bl	8007094 <HAL_GetTick>
 8009412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009414:	e00e      	b.n	8009434 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009416:	f7fd fe3d 	bl	8007094 <HAL_GetTick>
 800941a:	4602      	mov	r2, r0
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	2b02      	cmp	r3, #2
 8009422:	d907      	bls.n	8009434 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009424:	2303      	movs	r3, #3
 8009426:	e150      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
 8009428:	40023800 	.word	0x40023800
 800942c:	42470000 	.word	0x42470000
 8009430:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009434:	4b88      	ldr	r3, [pc, #544]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1ea      	bne.n	8009416 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0304 	and.w	r3, r3, #4
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 8097 	beq.w	800957c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800944e:	2300      	movs	r3, #0
 8009450:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009452:	4b81      	ldr	r3, [pc, #516]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10f      	bne.n	800947e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800945e:	2300      	movs	r3, #0
 8009460:	60bb      	str	r3, [r7, #8]
 8009462:	4b7d      	ldr	r3, [pc, #500]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009466:	4a7c      	ldr	r2, [pc, #496]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800946c:	6413      	str	r3, [r2, #64]	@ 0x40
 800946e:	4b7a      	ldr	r3, [pc, #488]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009476:	60bb      	str	r3, [r7, #8]
 8009478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800947a:	2301      	movs	r3, #1
 800947c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800947e:	4b77      	ldr	r3, [pc, #476]	@ (800965c <HAL_RCC_OscConfig+0x474>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009486:	2b00      	cmp	r3, #0
 8009488:	d118      	bne.n	80094bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800948a:	4b74      	ldr	r3, [pc, #464]	@ (800965c <HAL_RCC_OscConfig+0x474>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a73      	ldr	r2, [pc, #460]	@ (800965c <HAL_RCC_OscConfig+0x474>)
 8009490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009496:	f7fd fdfd 	bl	8007094 <HAL_GetTick>
 800949a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800949c:	e008      	b.n	80094b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800949e:	f7fd fdf9 	bl	8007094 <HAL_GetTick>
 80094a2:	4602      	mov	r2, r0
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d901      	bls.n	80094b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80094ac:	2303      	movs	r3, #3
 80094ae:	e10c      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094b0:	4b6a      	ldr	r3, [pc, #424]	@ (800965c <HAL_RCC_OscConfig+0x474>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d0f0      	beq.n	800949e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d106      	bne.n	80094d2 <HAL_RCC_OscConfig+0x2ea>
 80094c4:	4b64      	ldr	r3, [pc, #400]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094c8:	4a63      	ldr	r2, [pc, #396]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094ca:	f043 0301 	orr.w	r3, r3, #1
 80094ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80094d0:	e01c      	b.n	800950c <HAL_RCC_OscConfig+0x324>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	2b05      	cmp	r3, #5
 80094d8:	d10c      	bne.n	80094f4 <HAL_RCC_OscConfig+0x30c>
 80094da:	4b5f      	ldr	r3, [pc, #380]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094de:	4a5e      	ldr	r2, [pc, #376]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094e0:	f043 0304 	orr.w	r3, r3, #4
 80094e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80094e6:	4b5c      	ldr	r3, [pc, #368]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ea:	4a5b      	ldr	r2, [pc, #364]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094ec:	f043 0301 	orr.w	r3, r3, #1
 80094f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80094f2:	e00b      	b.n	800950c <HAL_RCC_OscConfig+0x324>
 80094f4:	4b58      	ldr	r3, [pc, #352]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f8:	4a57      	ldr	r2, [pc, #348]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80094fa:	f023 0301 	bic.w	r3, r3, #1
 80094fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8009500:	4b55      	ldr	r3, [pc, #340]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009504:	4a54      	ldr	r2, [pc, #336]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009506:	f023 0304 	bic.w	r3, r3, #4
 800950a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d015      	beq.n	8009540 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009514:	f7fd fdbe 	bl	8007094 <HAL_GetTick>
 8009518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800951a:	e00a      	b.n	8009532 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800951c:	f7fd fdba 	bl	8007094 <HAL_GetTick>
 8009520:	4602      	mov	r2, r0
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	1ad3      	subs	r3, r2, r3
 8009526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800952a:	4293      	cmp	r3, r2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e0cb      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009532:	4b49      	ldr	r3, [pc, #292]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009536:	f003 0302 	and.w	r3, r3, #2
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0ee      	beq.n	800951c <HAL_RCC_OscConfig+0x334>
 800953e:	e014      	b.n	800956a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009540:	f7fd fda8 	bl	8007094 <HAL_GetTick>
 8009544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009546:	e00a      	b.n	800955e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009548:	f7fd fda4 	bl	8007094 <HAL_GetTick>
 800954c:	4602      	mov	r2, r0
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009556:	4293      	cmp	r3, r2
 8009558:	d901      	bls.n	800955e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e0b5      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800955e:	4b3e      	ldr	r3, [pc, #248]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009562:	f003 0302 	and.w	r3, r3, #2
 8009566:	2b00      	cmp	r3, #0
 8009568:	d1ee      	bne.n	8009548 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800956a:	7dfb      	ldrb	r3, [r7, #23]
 800956c:	2b01      	cmp	r3, #1
 800956e:	d105      	bne.n	800957c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009570:	4b39      	ldr	r3, [pc, #228]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009574:	4a38      	ldr	r2, [pc, #224]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009576:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800957a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	699b      	ldr	r3, [r3, #24]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f000 80a1 	beq.w	80096c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009586:	4b34      	ldr	r3, [pc, #208]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f003 030c 	and.w	r3, r3, #12
 800958e:	2b08      	cmp	r3, #8
 8009590:	d05c      	beq.n	800964c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	699b      	ldr	r3, [r3, #24]
 8009596:	2b02      	cmp	r3, #2
 8009598:	d141      	bne.n	800961e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800959a:	4b31      	ldr	r3, [pc, #196]	@ (8009660 <HAL_RCC_OscConfig+0x478>)
 800959c:	2200      	movs	r2, #0
 800959e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095a0:	f7fd fd78 	bl	8007094 <HAL_GetTick>
 80095a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095a6:	e008      	b.n	80095ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095a8:	f7fd fd74 	bl	8007094 <HAL_GetTick>
 80095ac:	4602      	mov	r2, r0
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d901      	bls.n	80095ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	e087      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095ba:	4b27      	ldr	r3, [pc, #156]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1f0      	bne.n	80095a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	69da      	ldr	r2, [r3, #28]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a1b      	ldr	r3, [r3, #32]
 80095ce:	431a      	orrs	r2, r3
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d4:	019b      	lsls	r3, r3, #6
 80095d6:	431a      	orrs	r2, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095dc:	085b      	lsrs	r3, r3, #1
 80095de:	3b01      	subs	r3, #1
 80095e0:	041b      	lsls	r3, r3, #16
 80095e2:	431a      	orrs	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e8:	061b      	lsls	r3, r3, #24
 80095ea:	491b      	ldr	r1, [pc, #108]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 80095ec:	4313      	orrs	r3, r2
 80095ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80095f0:	4b1b      	ldr	r3, [pc, #108]	@ (8009660 <HAL_RCC_OscConfig+0x478>)
 80095f2:	2201      	movs	r2, #1
 80095f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095f6:	f7fd fd4d 	bl	8007094 <HAL_GetTick>
 80095fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80095fc:	e008      	b.n	8009610 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095fe:	f7fd fd49 	bl	8007094 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	2b02      	cmp	r3, #2
 800960a:	d901      	bls.n	8009610 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e05c      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009610:	4b11      	ldr	r3, [pc, #68]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d0f0      	beq.n	80095fe <HAL_RCC_OscConfig+0x416>
 800961c:	e054      	b.n	80096c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800961e:	4b10      	ldr	r3, [pc, #64]	@ (8009660 <HAL_RCC_OscConfig+0x478>)
 8009620:	2200      	movs	r2, #0
 8009622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009624:	f7fd fd36 	bl	8007094 <HAL_GetTick>
 8009628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800962a:	e008      	b.n	800963e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800962c:	f7fd fd32 	bl	8007094 <HAL_GetTick>
 8009630:	4602      	mov	r2, r0
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	1ad3      	subs	r3, r2, r3
 8009636:	2b02      	cmp	r3, #2
 8009638:	d901      	bls.n	800963e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800963a:	2303      	movs	r3, #3
 800963c:	e045      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800963e:	4b06      	ldr	r3, [pc, #24]	@ (8009658 <HAL_RCC_OscConfig+0x470>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1f0      	bne.n	800962c <HAL_RCC_OscConfig+0x444>
 800964a:	e03d      	b.n	80096c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	2b01      	cmp	r3, #1
 8009652:	d107      	bne.n	8009664 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e038      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
 8009658:	40023800 	.word	0x40023800
 800965c:	40007000 	.word	0x40007000
 8009660:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009664:	4b1b      	ldr	r3, [pc, #108]	@ (80096d4 <HAL_RCC_OscConfig+0x4ec>)
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d028      	beq.n	80096c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800967c:	429a      	cmp	r2, r3
 800967e:	d121      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800968a:	429a      	cmp	r2, r3
 800968c:	d11a      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009694:	4013      	ands	r3, r2
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800969a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800969c:	4293      	cmp	r3, r2
 800969e:	d111      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096aa:	085b      	lsrs	r3, r3, #1
 80096ac:	3b01      	subs	r3, #1
 80096ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d107      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d001      	beq.n	80096c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80096c4:	2301      	movs	r3, #1
 80096c6:	e000      	b.n	80096ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	40023800 	.word	0x40023800

080096d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d101      	bne.n	80096ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e0cc      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80096ec:	4b68      	ldr	r3, [pc, #416]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 0307 	and.w	r3, r3, #7
 80096f4:	683a      	ldr	r2, [r7, #0]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d90c      	bls.n	8009714 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096fa:	4b65      	ldr	r3, [pc, #404]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	b2d2      	uxtb	r2, r2
 8009700:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009702:	4b63      	ldr	r3, [pc, #396]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f003 0307 	and.w	r3, r3, #7
 800970a:	683a      	ldr	r2, [r7, #0]
 800970c:	429a      	cmp	r2, r3
 800970e:	d001      	beq.n	8009714 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e0b8      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	2b00      	cmp	r3, #0
 800971e:	d020      	beq.n	8009762 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f003 0304 	and.w	r3, r3, #4
 8009728:	2b00      	cmp	r3, #0
 800972a:	d005      	beq.n	8009738 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800972c:	4b59      	ldr	r3, [pc, #356]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	4a58      	ldr	r2, [pc, #352]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009732:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009736:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f003 0308 	and.w	r3, r3, #8
 8009740:	2b00      	cmp	r3, #0
 8009742:	d005      	beq.n	8009750 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009744:	4b53      	ldr	r3, [pc, #332]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	4a52      	ldr	r2, [pc, #328]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800974a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800974e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009750:	4b50      	ldr	r3, [pc, #320]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	494d      	ldr	r1, [pc, #308]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800975e:	4313      	orrs	r3, r2
 8009760:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f003 0301 	and.w	r3, r3, #1
 800976a:	2b00      	cmp	r3, #0
 800976c:	d044      	beq.n	80097f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d107      	bne.n	8009786 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009776:	4b47      	ldr	r3, [pc, #284]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800977e:	2b00      	cmp	r3, #0
 8009780:	d119      	bne.n	80097b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e07f      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	2b02      	cmp	r3, #2
 800978c:	d003      	beq.n	8009796 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009792:	2b03      	cmp	r3, #3
 8009794:	d107      	bne.n	80097a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009796:	4b3f      	ldr	r3, [pc, #252]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d109      	bne.n	80097b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	e06f      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097a6:	4b3b      	ldr	r3, [pc, #236]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 0302 	and.w	r3, r3, #2
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e067      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80097b6:	4b37      	ldr	r3, [pc, #220]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f023 0203 	bic.w	r2, r3, #3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	4934      	ldr	r1, [pc, #208]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 80097c4:	4313      	orrs	r3, r2
 80097c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80097c8:	f7fd fc64 	bl	8007094 <HAL_GetTick>
 80097cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097ce:	e00a      	b.n	80097e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80097d0:	f7fd fc60 	bl	8007094 <HAL_GetTick>
 80097d4:	4602      	mov	r2, r0
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	1ad3      	subs	r3, r2, r3
 80097da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097de:	4293      	cmp	r3, r2
 80097e0:	d901      	bls.n	80097e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e04f      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097e6:	4b2b      	ldr	r3, [pc, #172]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	f003 020c 	and.w	r2, r3, #12
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d1eb      	bne.n	80097d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80097f8:	4b25      	ldr	r3, [pc, #148]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f003 0307 	and.w	r3, r3, #7
 8009800:	683a      	ldr	r2, [r7, #0]
 8009802:	429a      	cmp	r2, r3
 8009804:	d20c      	bcs.n	8009820 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009806:	4b22      	ldr	r3, [pc, #136]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	b2d2      	uxtb	r2, r2
 800980c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800980e:	4b20      	ldr	r3, [pc, #128]	@ (8009890 <HAL_RCC_ClockConfig+0x1b8>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f003 0307 	and.w	r3, r3, #7
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	429a      	cmp	r2, r3
 800981a:	d001      	beq.n	8009820 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	e032      	b.n	8009886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f003 0304 	and.w	r3, r3, #4
 8009828:	2b00      	cmp	r3, #0
 800982a:	d008      	beq.n	800983e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800982c:	4b19      	ldr	r3, [pc, #100]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	4916      	ldr	r1, [pc, #88]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800983a:	4313      	orrs	r3, r2
 800983c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f003 0308 	and.w	r3, r3, #8
 8009846:	2b00      	cmp	r3, #0
 8009848:	d009      	beq.n	800985e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800984a:	4b12      	ldr	r3, [pc, #72]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800984c:	689b      	ldr	r3, [r3, #8]
 800984e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	691b      	ldr	r3, [r3, #16]
 8009856:	00db      	lsls	r3, r3, #3
 8009858:	490e      	ldr	r1, [pc, #56]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 800985a:	4313      	orrs	r3, r2
 800985c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800985e:	f000 f821 	bl	80098a4 <HAL_RCC_GetSysClockFreq>
 8009862:	4602      	mov	r2, r0
 8009864:	4b0b      	ldr	r3, [pc, #44]	@ (8009894 <HAL_RCC_ClockConfig+0x1bc>)
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	091b      	lsrs	r3, r3, #4
 800986a:	f003 030f 	and.w	r3, r3, #15
 800986e:	490a      	ldr	r1, [pc, #40]	@ (8009898 <HAL_RCC_ClockConfig+0x1c0>)
 8009870:	5ccb      	ldrb	r3, [r1, r3]
 8009872:	fa22 f303 	lsr.w	r3, r2, r3
 8009876:	4a09      	ldr	r2, [pc, #36]	@ (800989c <HAL_RCC_ClockConfig+0x1c4>)
 8009878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800987a:	4b09      	ldr	r3, [pc, #36]	@ (80098a0 <HAL_RCC_ClockConfig+0x1c8>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4618      	mov	r0, r3
 8009880:	f7fd fbc4 	bl	800700c <HAL_InitTick>

  return HAL_OK;
 8009884:	2300      	movs	r3, #0
}
 8009886:	4618      	mov	r0, r3
 8009888:	3710      	adds	r7, #16
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	40023c00 	.word	0x40023c00
 8009894:	40023800 	.word	0x40023800
 8009898:	08013a40 	.word	0x08013a40
 800989c:	20000140 	.word	0x20000140
 80098a0:	20000144 	.word	0x20000144

080098a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098a8:	b090      	sub	sp, #64	@ 0x40
 80098aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80098ac:	2300      	movs	r3, #0
 80098ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b0:	2300      	movs	r3, #0
 80098b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098b4:	2300      	movs	r3, #0
 80098b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80098b8:	2300      	movs	r3, #0
 80098ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098bc:	4b59      	ldr	r3, [pc, #356]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	f003 030c 	and.w	r3, r3, #12
 80098c4:	2b08      	cmp	r3, #8
 80098c6:	d00d      	beq.n	80098e4 <HAL_RCC_GetSysClockFreq+0x40>
 80098c8:	2b08      	cmp	r3, #8
 80098ca:	f200 80a1 	bhi.w	8009a10 <HAL_RCC_GetSysClockFreq+0x16c>
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <HAL_RCC_GetSysClockFreq+0x34>
 80098d2:	2b04      	cmp	r3, #4
 80098d4:	d003      	beq.n	80098de <HAL_RCC_GetSysClockFreq+0x3a>
 80098d6:	e09b      	b.n	8009a10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80098d8:	4b53      	ldr	r3, [pc, #332]	@ (8009a28 <HAL_RCC_GetSysClockFreq+0x184>)
 80098da:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80098dc:	e09b      	b.n	8009a16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80098de:	4b53      	ldr	r3, [pc, #332]	@ (8009a2c <HAL_RCC_GetSysClockFreq+0x188>)
 80098e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80098e2:	e098      	b.n	8009a16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80098e4:	4b4f      	ldr	r3, [pc, #316]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80098ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80098ee:	4b4d      	ldr	r3, [pc, #308]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d028      	beq.n	800994c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80098fa:	4b4a      	ldr	r3, [pc, #296]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	099b      	lsrs	r3, r3, #6
 8009900:	2200      	movs	r2, #0
 8009902:	623b      	str	r3, [r7, #32]
 8009904:	627a      	str	r2, [r7, #36]	@ 0x24
 8009906:	6a3b      	ldr	r3, [r7, #32]
 8009908:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800990c:	2100      	movs	r1, #0
 800990e:	4b47      	ldr	r3, [pc, #284]	@ (8009a2c <HAL_RCC_GetSysClockFreq+0x188>)
 8009910:	fb03 f201 	mul.w	r2, r3, r1
 8009914:	2300      	movs	r3, #0
 8009916:	fb00 f303 	mul.w	r3, r0, r3
 800991a:	4413      	add	r3, r2
 800991c:	4a43      	ldr	r2, [pc, #268]	@ (8009a2c <HAL_RCC_GetSysClockFreq+0x188>)
 800991e:	fba0 1202 	umull	r1, r2, r0, r2
 8009922:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009924:	460a      	mov	r2, r1
 8009926:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009928:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800992a:	4413      	add	r3, r2
 800992c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800992e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009930:	2200      	movs	r2, #0
 8009932:	61bb      	str	r3, [r7, #24]
 8009934:	61fa      	str	r2, [r7, #28]
 8009936:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800993a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800993e:	f7f7 f9a3 	bl	8000c88 <__aeabi_uldivmod>
 8009942:	4602      	mov	r2, r0
 8009944:	460b      	mov	r3, r1
 8009946:	4613      	mov	r3, r2
 8009948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800994a:	e053      	b.n	80099f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800994c:	4b35      	ldr	r3, [pc, #212]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	099b      	lsrs	r3, r3, #6
 8009952:	2200      	movs	r2, #0
 8009954:	613b      	str	r3, [r7, #16]
 8009956:	617a      	str	r2, [r7, #20]
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800995e:	f04f 0b00 	mov.w	fp, #0
 8009962:	4652      	mov	r2, sl
 8009964:	465b      	mov	r3, fp
 8009966:	f04f 0000 	mov.w	r0, #0
 800996a:	f04f 0100 	mov.w	r1, #0
 800996e:	0159      	lsls	r1, r3, #5
 8009970:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009974:	0150      	lsls	r0, r2, #5
 8009976:	4602      	mov	r2, r0
 8009978:	460b      	mov	r3, r1
 800997a:	ebb2 080a 	subs.w	r8, r2, sl
 800997e:	eb63 090b 	sbc.w	r9, r3, fp
 8009982:	f04f 0200 	mov.w	r2, #0
 8009986:	f04f 0300 	mov.w	r3, #0
 800998a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800998e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009992:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009996:	ebb2 0408 	subs.w	r4, r2, r8
 800999a:	eb63 0509 	sbc.w	r5, r3, r9
 800999e:	f04f 0200 	mov.w	r2, #0
 80099a2:	f04f 0300 	mov.w	r3, #0
 80099a6:	00eb      	lsls	r3, r5, #3
 80099a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099ac:	00e2      	lsls	r2, r4, #3
 80099ae:	4614      	mov	r4, r2
 80099b0:	461d      	mov	r5, r3
 80099b2:	eb14 030a 	adds.w	r3, r4, sl
 80099b6:	603b      	str	r3, [r7, #0]
 80099b8:	eb45 030b 	adc.w	r3, r5, fp
 80099bc:	607b      	str	r3, [r7, #4]
 80099be:	f04f 0200 	mov.w	r2, #0
 80099c2:	f04f 0300 	mov.w	r3, #0
 80099c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80099ca:	4629      	mov	r1, r5
 80099cc:	028b      	lsls	r3, r1, #10
 80099ce:	4621      	mov	r1, r4
 80099d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80099d4:	4621      	mov	r1, r4
 80099d6:	028a      	lsls	r2, r1, #10
 80099d8:	4610      	mov	r0, r2
 80099da:	4619      	mov	r1, r3
 80099dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099de:	2200      	movs	r2, #0
 80099e0:	60bb      	str	r3, [r7, #8]
 80099e2:	60fa      	str	r2, [r7, #12]
 80099e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80099e8:	f7f7 f94e 	bl	8000c88 <__aeabi_uldivmod>
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	4613      	mov	r3, r2
 80099f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80099f4:	4b0b      	ldr	r3, [pc, #44]	@ (8009a24 <HAL_RCC_GetSysClockFreq+0x180>)
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	0c1b      	lsrs	r3, r3, #16
 80099fa:	f003 0303 	and.w	r3, r3, #3
 80099fe:	3301      	adds	r3, #1
 8009a00:	005b      	lsls	r3, r3, #1
 8009a02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8009a04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009a0e:	e002      	b.n	8009a16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009a10:	4b05      	ldr	r3, [pc, #20]	@ (8009a28 <HAL_RCC_GetSysClockFreq+0x184>)
 8009a12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009a14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3740      	adds	r7, #64	@ 0x40
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a22:	bf00      	nop
 8009a24:	40023800 	.word	0x40023800
 8009a28:	00f42400 	.word	0x00f42400
 8009a2c:	017d7840 	.word	0x017d7840

08009a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a30:	b480      	push	{r7}
 8009a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009a34:	4b03      	ldr	r3, [pc, #12]	@ (8009a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8009a36:	681b      	ldr	r3, [r3, #0]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	20000140 	.word	0x20000140

08009a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009a4c:	f7ff fff0 	bl	8009a30 <HAL_RCC_GetHCLKFreq>
 8009a50:	4602      	mov	r2, r0
 8009a52:	4b05      	ldr	r3, [pc, #20]	@ (8009a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	0a9b      	lsrs	r3, r3, #10
 8009a58:	f003 0307 	and.w	r3, r3, #7
 8009a5c:	4903      	ldr	r1, [pc, #12]	@ (8009a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009a5e:	5ccb      	ldrb	r3, [r1, r3]
 8009a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	40023800 	.word	0x40023800
 8009a6c:	08013a50 	.word	0x08013a50

08009a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009a74:	f7ff ffdc 	bl	8009a30 <HAL_RCC_GetHCLKFreq>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	4b05      	ldr	r3, [pc, #20]	@ (8009a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	0b5b      	lsrs	r3, r3, #13
 8009a80:	f003 0307 	and.w	r3, r3, #7
 8009a84:	4903      	ldr	r1, [pc, #12]	@ (8009a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009a86:	5ccb      	ldrb	r3, [r1, r3]
 8009a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	bd80      	pop	{r7, pc}
 8009a90:	40023800 	.word	0x40023800
 8009a94:	08013a50 	.word	0x08013a50

08009a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d101      	bne.n	8009aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e041      	b.n	8009b2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d106      	bne.n	8009ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7fc ff14 	bl	80068ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	3304      	adds	r3, #4
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	4610      	mov	r0, r2
 8009ad8:	f001 f842 	bl	800ab60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3708      	adds	r7, #8
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b082      	sub	sp, #8
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d101      	bne.n	8009b48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	e041      	b.n	8009bcc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d106      	bne.n	8009b62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 f839 	bl	8009bd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2202      	movs	r2, #2
 8009b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	3304      	adds	r3, #4
 8009b72:	4619      	mov	r1, r3
 8009b74:	4610      	mov	r0, r2
 8009b76:	f000 fff3 	bl	800ab60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2201      	movs	r2, #1
 8009b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009bdc:	bf00      	nop
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d109      	bne.n	8009c0c <HAL_TIM_PWM_Start+0x24>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	bf14      	ite	ne
 8009c04:	2301      	movne	r3, #1
 8009c06:	2300      	moveq	r3, #0
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	e022      	b.n	8009c52 <HAL_TIM_PWM_Start+0x6a>
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	2b04      	cmp	r3, #4
 8009c10:	d109      	bne.n	8009c26 <HAL_TIM_PWM_Start+0x3e>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	bf14      	ite	ne
 8009c1e:	2301      	movne	r3, #1
 8009c20:	2300      	moveq	r3, #0
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	e015      	b.n	8009c52 <HAL_TIM_PWM_Start+0x6a>
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	2b08      	cmp	r3, #8
 8009c2a:	d109      	bne.n	8009c40 <HAL_TIM_PWM_Start+0x58>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	bf14      	ite	ne
 8009c38:	2301      	movne	r3, #1
 8009c3a:	2300      	moveq	r3, #0
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	e008      	b.n	8009c52 <HAL_TIM_PWM_Start+0x6a>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	bf14      	ite	ne
 8009c4c:	2301      	movne	r3, #1
 8009c4e:	2300      	moveq	r3, #0
 8009c50:	b2db      	uxtb	r3, r3
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009c56:	2301      	movs	r3, #1
 8009c58:	e07c      	b.n	8009d54 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d104      	bne.n	8009c6a <HAL_TIM_PWM_Start+0x82>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2202      	movs	r2, #2
 8009c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c68:	e013      	b.n	8009c92 <HAL_TIM_PWM_Start+0xaa>
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2b04      	cmp	r3, #4
 8009c6e:	d104      	bne.n	8009c7a <HAL_TIM_PWM_Start+0x92>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2202      	movs	r2, #2
 8009c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c78:	e00b      	b.n	8009c92 <HAL_TIM_PWM_Start+0xaa>
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	2b08      	cmp	r3, #8
 8009c7e:	d104      	bne.n	8009c8a <HAL_TIM_PWM_Start+0xa2>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2202      	movs	r2, #2
 8009c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c88:	e003      	b.n	8009c92 <HAL_TIM_PWM_Start+0xaa>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2201      	movs	r2, #1
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f001 fb74 	bl	800b388 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8009d5c <HAL_TIM_PWM_Start+0x174>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d004      	beq.n	8009cb4 <HAL_TIM_PWM_Start+0xcc>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a2c      	ldr	r2, [pc, #176]	@ (8009d60 <HAL_TIM_PWM_Start+0x178>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d101      	bne.n	8009cb8 <HAL_TIM_PWM_Start+0xd0>
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e000      	b.n	8009cba <HAL_TIM_PWM_Start+0xd2>
 8009cb8:	2300      	movs	r3, #0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d007      	beq.n	8009cce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a22      	ldr	r2, [pc, #136]	@ (8009d5c <HAL_TIM_PWM_Start+0x174>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d022      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ce0:	d01d      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8009d64 <HAL_TIM_PWM_Start+0x17c>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d018      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8009d68 <HAL_TIM_PWM_Start+0x180>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d013      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8009d6c <HAL_TIM_PWM_Start+0x184>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d00e      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a16      	ldr	r2, [pc, #88]	@ (8009d60 <HAL_TIM_PWM_Start+0x178>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d009      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a18      	ldr	r2, [pc, #96]	@ (8009d70 <HAL_TIM_PWM_Start+0x188>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d004      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x136>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a16      	ldr	r2, [pc, #88]	@ (8009d74 <HAL_TIM_PWM_Start+0x18c>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d111      	bne.n	8009d42 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	f003 0307 	and.w	r3, r3, #7
 8009d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2b06      	cmp	r3, #6
 8009d2e:	d010      	beq.n	8009d52 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	681a      	ldr	r2, [r3, #0]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f042 0201 	orr.w	r2, r2, #1
 8009d3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d40:	e007      	b.n	8009d52 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f042 0201 	orr.w	r2, r2, #1
 8009d50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	40010000 	.word	0x40010000
 8009d60:	40010400 	.word	0x40010400
 8009d64:	40000400 	.word	0x40000400
 8009d68:	40000800 	.word	0x40000800
 8009d6c:	40000c00 	.word	0x40000c00
 8009d70:	40014000 	.word	0x40014000
 8009d74:	40001800 	.word	0x40001800

08009d78 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b082      	sub	sp, #8
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d101      	bne.n	8009d8a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e041      	b.n	8009e0e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d106      	bne.n	8009da4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f7fc feda 	bl	8006b58 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2202      	movs	r2, #2
 8009da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	3304      	adds	r3, #4
 8009db4:	4619      	mov	r1, r3
 8009db6:	4610      	mov	r0, r2
 8009db8:	f000 fed2 	bl	800ab60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d104      	bne.n	8009e36 <HAL_TIM_IC_Start_IT+0x1e>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	e013      	b.n	8009e5e <HAL_TIM_IC_Start_IT+0x46>
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	2b04      	cmp	r3, #4
 8009e3a:	d104      	bne.n	8009e46 <HAL_TIM_IC_Start_IT+0x2e>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	e00b      	b.n	8009e5e <HAL_TIM_IC_Start_IT+0x46>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b08      	cmp	r3, #8
 8009e4a:	d104      	bne.n	8009e56 <HAL_TIM_IC_Start_IT+0x3e>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	e003      	b.n	8009e5e <HAL_TIM_IC_Start_IT+0x46>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d104      	bne.n	8009e70 <HAL_TIM_IC_Start_IT+0x58>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	e013      	b.n	8009e98 <HAL_TIM_IC_Start_IT+0x80>
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2b04      	cmp	r3, #4
 8009e74:	d104      	bne.n	8009e80 <HAL_TIM_IC_Start_IT+0x68>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	e00b      	b.n	8009e98 <HAL_TIM_IC_Start_IT+0x80>
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	2b08      	cmp	r3, #8
 8009e84:	d104      	bne.n	8009e90 <HAL_TIM_IC_Start_IT+0x78>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	e003      	b.n	8009e98 <HAL_TIM_IC_Start_IT+0x80>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e9a:	7bbb      	ldrb	r3, [r7, #14]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d102      	bne.n	8009ea6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ea0:	7b7b      	ldrb	r3, [r7, #13]
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d001      	beq.n	8009eaa <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e0cc      	b.n	800a044 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d104      	bne.n	8009eba <HAL_TIM_IC_Start_IT+0xa2>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2202      	movs	r2, #2
 8009eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009eb8:	e013      	b.n	8009ee2 <HAL_TIM_IC_Start_IT+0xca>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	2b04      	cmp	r3, #4
 8009ebe:	d104      	bne.n	8009eca <HAL_TIM_IC_Start_IT+0xb2>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ec8:	e00b      	b.n	8009ee2 <HAL_TIM_IC_Start_IT+0xca>
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	2b08      	cmp	r3, #8
 8009ece:	d104      	bne.n	8009eda <HAL_TIM_IC_Start_IT+0xc2>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2202      	movs	r2, #2
 8009ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ed8:	e003      	b.n	8009ee2 <HAL_TIM_IC_Start_IT+0xca>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2202      	movs	r2, #2
 8009ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d104      	bne.n	8009ef2 <HAL_TIM_IC_Start_IT+0xda>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2202      	movs	r2, #2
 8009eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ef0:	e013      	b.n	8009f1a <HAL_TIM_IC_Start_IT+0x102>
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	2b04      	cmp	r3, #4
 8009ef6:	d104      	bne.n	8009f02 <HAL_TIM_IC_Start_IT+0xea>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2202      	movs	r2, #2
 8009efc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009f00:	e00b      	b.n	8009f1a <HAL_TIM_IC_Start_IT+0x102>
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	2b08      	cmp	r3, #8
 8009f06:	d104      	bne.n	8009f12 <HAL_TIM_IC_Start_IT+0xfa>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2202      	movs	r2, #2
 8009f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f10:	e003      	b.n	8009f1a <HAL_TIM_IC_Start_IT+0x102>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2202      	movs	r2, #2
 8009f16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	2b0c      	cmp	r3, #12
 8009f1e:	d841      	bhi.n	8009fa4 <HAL_TIM_IC_Start_IT+0x18c>
 8009f20:	a201      	add	r2, pc, #4	@ (adr r2, 8009f28 <HAL_TIM_IC_Start_IT+0x110>)
 8009f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f26:	bf00      	nop
 8009f28:	08009f5d 	.word	0x08009f5d
 8009f2c:	08009fa5 	.word	0x08009fa5
 8009f30:	08009fa5 	.word	0x08009fa5
 8009f34:	08009fa5 	.word	0x08009fa5
 8009f38:	08009f6f 	.word	0x08009f6f
 8009f3c:	08009fa5 	.word	0x08009fa5
 8009f40:	08009fa5 	.word	0x08009fa5
 8009f44:	08009fa5 	.word	0x08009fa5
 8009f48:	08009f81 	.word	0x08009f81
 8009f4c:	08009fa5 	.word	0x08009fa5
 8009f50:	08009fa5 	.word	0x08009fa5
 8009f54:	08009fa5 	.word	0x08009fa5
 8009f58:	08009f93 	.word	0x08009f93
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	68da      	ldr	r2, [r3, #12]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f042 0202 	orr.w	r2, r2, #2
 8009f6a:	60da      	str	r2, [r3, #12]
      break;
 8009f6c:	e01d      	b.n	8009faa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	68da      	ldr	r2, [r3, #12]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f042 0204 	orr.w	r2, r2, #4
 8009f7c:	60da      	str	r2, [r3, #12]
      break;
 8009f7e:	e014      	b.n	8009faa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f042 0208 	orr.w	r2, r2, #8
 8009f8e:	60da      	str	r2, [r3, #12]
      break;
 8009f90:	e00b      	b.n	8009faa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68da      	ldr	r2, [r3, #12]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f042 0210 	orr.w	r2, r2, #16
 8009fa0:	60da      	str	r2, [r3, #12]
      break;
 8009fa2:	e002      	b.n	8009faa <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8009fa8:	bf00      	nop
  }

  if (status == HAL_OK)
 8009faa:	7bfb      	ldrb	r3, [r7, #15]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d148      	bne.n	800a042 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f001 f9e5 	bl	800b388 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a22      	ldr	r2, [pc, #136]	@ (800a04c <HAL_TIM_IC_Start_IT+0x234>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d022      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fd0:	d01d      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a1e      	ldr	r2, [pc, #120]	@ (800a050 <HAL_TIM_IC_Start_IT+0x238>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d018      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a1c      	ldr	r2, [pc, #112]	@ (800a054 <HAL_TIM_IC_Start_IT+0x23c>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d013      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a1b      	ldr	r2, [pc, #108]	@ (800a058 <HAL_TIM_IC_Start_IT+0x240>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d00e      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a19      	ldr	r2, [pc, #100]	@ (800a05c <HAL_TIM_IC_Start_IT+0x244>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d009      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a18      	ldr	r2, [pc, #96]	@ (800a060 <HAL_TIM_IC_Start_IT+0x248>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d004      	beq.n	800a00e <HAL_TIM_IC_Start_IT+0x1f6>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a16      	ldr	r2, [pc, #88]	@ (800a064 <HAL_TIM_IC_Start_IT+0x24c>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d111      	bne.n	800a032 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f003 0307 	and.w	r3, r3, #7
 800a018:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	2b06      	cmp	r3, #6
 800a01e:	d010      	beq.n	800a042 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f042 0201 	orr.w	r2, r2, #1
 800a02e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a030:	e007      	b.n	800a042 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f042 0201 	orr.w	r2, r2, #1
 800a040:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800a042:	7bfb      	ldrb	r3, [r7, #15]
}
 800a044:	4618      	mov	r0, r3
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	40010000 	.word	0x40010000
 800a050:	40000400 	.word	0x40000400
 800a054:	40000800 	.word	0x40000800
 800a058:	40000c00 	.word	0x40000c00
 800a05c:	40010400 	.word	0x40010400
 800a060:	40014000 	.word	0x40014000
 800a064:	40001800 	.word	0x40001800

0800a068 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	2b0c      	cmp	r3, #12
 800a07a:	d841      	bhi.n	800a100 <HAL_TIM_IC_Stop_IT+0x98>
 800a07c:	a201      	add	r2, pc, #4	@ (adr r2, 800a084 <HAL_TIM_IC_Stop_IT+0x1c>)
 800a07e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a082:	bf00      	nop
 800a084:	0800a0b9 	.word	0x0800a0b9
 800a088:	0800a101 	.word	0x0800a101
 800a08c:	0800a101 	.word	0x0800a101
 800a090:	0800a101 	.word	0x0800a101
 800a094:	0800a0cb 	.word	0x0800a0cb
 800a098:	0800a101 	.word	0x0800a101
 800a09c:	0800a101 	.word	0x0800a101
 800a0a0:	0800a101 	.word	0x0800a101
 800a0a4:	0800a0dd 	.word	0x0800a0dd
 800a0a8:	0800a101 	.word	0x0800a101
 800a0ac:	0800a101 	.word	0x0800a101
 800a0b0:	0800a101 	.word	0x0800a101
 800a0b4:	0800a0ef 	.word	0x0800a0ef
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68da      	ldr	r2, [r3, #12]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f022 0202 	bic.w	r2, r2, #2
 800a0c6:	60da      	str	r2, [r3, #12]
      break;
 800a0c8:	e01d      	b.n	800a106 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f022 0204 	bic.w	r2, r2, #4
 800a0d8:	60da      	str	r2, [r3, #12]
      break;
 800a0da:	e014      	b.n	800a106 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68da      	ldr	r2, [r3, #12]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f022 0208 	bic.w	r2, r2, #8
 800a0ea:	60da      	str	r2, [r3, #12]
      break;
 800a0ec:	e00b      	b.n	800a106 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68da      	ldr	r2, [r3, #12]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f022 0210 	bic.w	r2, r2, #16
 800a0fc:	60da      	str	r2, [r3, #12]
      break;
 800a0fe:	e002      	b.n	800a106 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	73fb      	strb	r3, [r7, #15]
      break;
 800a104:	bf00      	nop
  }

  if (status == HAL_OK)
 800a106:	7bfb      	ldrb	r3, [r7, #15]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d156      	bne.n	800a1ba <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2200      	movs	r2, #0
 800a112:	6839      	ldr	r1, [r7, #0]
 800a114:	4618      	mov	r0, r3
 800a116:	f001 f937 	bl	800b388 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	6a1a      	ldr	r2, [r3, #32]
 800a120:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a124:	4013      	ands	r3, r2
 800a126:	2b00      	cmp	r3, #0
 800a128:	d10f      	bne.n	800a14a <HAL_TIM_IC_Stop_IT+0xe2>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	6a1a      	ldr	r2, [r3, #32]
 800a130:	f240 4344 	movw	r3, #1092	@ 0x444
 800a134:	4013      	ands	r3, r2
 800a136:	2b00      	cmp	r3, #0
 800a138:	d107      	bne.n	800a14a <HAL_TIM_IC_Stop_IT+0xe2>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f022 0201 	bic.w	r2, r2, #1
 800a148:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d104      	bne.n	800a15a <HAL_TIM_IC_Stop_IT+0xf2>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2201      	movs	r2, #1
 800a154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a158:	e013      	b.n	800a182 <HAL_TIM_IC_Stop_IT+0x11a>
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	2b04      	cmp	r3, #4
 800a15e:	d104      	bne.n	800a16a <HAL_TIM_IC_Stop_IT+0x102>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a168:	e00b      	b.n	800a182 <HAL_TIM_IC_Stop_IT+0x11a>
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b08      	cmp	r3, #8
 800a16e:	d104      	bne.n	800a17a <HAL_TIM_IC_Stop_IT+0x112>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2201      	movs	r2, #1
 800a174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a178:	e003      	b.n	800a182 <HAL_TIM_IC_Stop_IT+0x11a>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d104      	bne.n	800a192 <HAL_TIM_IC_Stop_IT+0x12a>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2201      	movs	r2, #1
 800a18c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a190:	e013      	b.n	800a1ba <HAL_TIM_IC_Stop_IT+0x152>
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	2b04      	cmp	r3, #4
 800a196:	d104      	bne.n	800a1a2 <HAL_TIM_IC_Stop_IT+0x13a>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2201      	movs	r2, #1
 800a19c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a1a0:	e00b      	b.n	800a1ba <HAL_TIM_IC_Stop_IT+0x152>
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	2b08      	cmp	r3, #8
 800a1a6:	d104      	bne.n	800a1b2 <HAL_TIM_IC_Stop_IT+0x14a>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1b0:	e003      	b.n	800a1ba <HAL_TIM_IC_Stop_IT+0x152>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3710      	adds	r7, #16
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b086      	sub	sp, #24
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d101      	bne.n	800a1d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e097      	b.n	800a308 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d106      	bne.n	800a1f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7fc fc19 	bl	8006a24 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2202      	movs	r2, #2
 800a1f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	6812      	ldr	r2, [r2, #0]
 800a204:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a208:	f023 0307 	bic.w	r3, r3, #7
 800a20c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	3304      	adds	r3, #4
 800a216:	4619      	mov	r1, r3
 800a218:	4610      	mov	r0, r2
 800a21a:	f000 fca1 	bl	800ab60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	699b      	ldr	r3, [r3, #24]
 800a22c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	6a1b      	ldr	r3, [r3, #32]
 800a234:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	697a      	ldr	r2, [r7, #20]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a246:	f023 0303 	bic.w	r3, r3, #3
 800a24a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	689a      	ldr	r2, [r3, #8]
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	699b      	ldr	r3, [r3, #24]
 800a254:	021b      	lsls	r3, r3, #8
 800a256:	4313      	orrs	r3, r2
 800a258:	693a      	ldr	r2, [r7, #16]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a264:	f023 030c 	bic.w	r3, r3, #12
 800a268:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a270:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a274:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	68da      	ldr	r2, [r3, #12]
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	69db      	ldr	r3, [r3, #28]
 800a27e:	021b      	lsls	r3, r3, #8
 800a280:	4313      	orrs	r3, r2
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	4313      	orrs	r3, r2
 800a286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	011a      	lsls	r2, r3, #4
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	6a1b      	ldr	r3, [r3, #32]
 800a292:	031b      	lsls	r3, r3, #12
 800a294:	4313      	orrs	r3, r2
 800a296:	693a      	ldr	r2, [r7, #16]
 800a298:	4313      	orrs	r3, r2
 800a29a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a2a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a2aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	685a      	ldr	r2, [r3, #4]
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	695b      	ldr	r3, [r3, #20]
 800a2b4:	011b      	lsls	r3, r3, #4
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	697a      	ldr	r2, [r7, #20]
 800a2c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2201      	movs	r2, #1
 800a2da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2201      	movs	r2, #1
 800a2ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2201      	movs	r2, #1
 800a302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a306:	2300      	movs	r3, #0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3718      	adds	r7, #24
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a320:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a328:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a330:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a338:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d110      	bne.n	800a362 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a340:	7bfb      	ldrb	r3, [r7, #15]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d102      	bne.n	800a34c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a346:	7b7b      	ldrb	r3, [r7, #13]
 800a348:	2b01      	cmp	r3, #1
 800a34a:	d001      	beq.n	800a350 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e069      	b.n	800a424 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2202      	movs	r2, #2
 800a354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2202      	movs	r2, #2
 800a35c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a360:	e031      	b.n	800a3c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	2b04      	cmp	r3, #4
 800a366:	d110      	bne.n	800a38a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a368:	7bbb      	ldrb	r3, [r7, #14]
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d102      	bne.n	800a374 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a36e:	7b3b      	ldrb	r3, [r7, #12]
 800a370:	2b01      	cmp	r3, #1
 800a372:	d001      	beq.n	800a378 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	e055      	b.n	800a424 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2202      	movs	r2, #2
 800a37c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2202      	movs	r2, #2
 800a384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a388:	e01d      	b.n	800a3c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d108      	bne.n	800a3a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a390:	7bbb      	ldrb	r3, [r7, #14]
 800a392:	2b01      	cmp	r3, #1
 800a394:	d105      	bne.n	800a3a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a396:	7b7b      	ldrb	r3, [r7, #13]
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d102      	bne.n	800a3a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a39c:	7b3b      	ldrb	r3, [r7, #12]
 800a39e:	2b01      	cmp	r3, #1
 800a3a0:	d001      	beq.n	800a3a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e03e      	b.n	800a424 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2202      	movs	r2, #2
 800a3aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2202      	movs	r2, #2
 800a3b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2202      	movs	r2, #2
 800a3ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2202      	movs	r2, #2
 800a3c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d003      	beq.n	800a3d4 <HAL_TIM_Encoder_Start+0xc4>
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	2b04      	cmp	r3, #4
 800a3d0:	d008      	beq.n	800a3e4 <HAL_TIM_Encoder_Start+0xd4>
 800a3d2:	e00f      	b.n	800a3f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	2201      	movs	r2, #1
 800a3da:	2100      	movs	r1, #0
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f000 ffd3 	bl	800b388 <TIM_CCxChannelCmd>
      break;
 800a3e2:	e016      	b.n	800a412 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	2104      	movs	r1, #4
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f000 ffcb 	bl	800b388 <TIM_CCxChannelCmd>
      break;
 800a3f2:	e00e      	b.n	800a412 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	2100      	movs	r1, #0
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f000 ffc3 	bl	800b388 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2201      	movs	r2, #1
 800a408:	2104      	movs	r1, #4
 800a40a:	4618      	mov	r0, r3
 800a40c:	f000 ffbc 	bl	800b388 <TIM_CCxChannelCmd>
      break;
 800a410:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f042 0201 	orr.w	r2, r2, #1
 800a420:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a422:	2300      	movs	r3, #0
}
 800a424:	4618      	mov	r0, r3
 800a426:	3710      	adds	r7, #16
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	f003 0302 	and.w	r3, r3, #2
 800a43e:	2b02      	cmp	r3, #2
 800a440:	d122      	bne.n	800a488 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68db      	ldr	r3, [r3, #12]
 800a448:	f003 0302 	and.w	r3, r3, #2
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d11b      	bne.n	800a488 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f06f 0202 	mvn.w	r2, #2
 800a458:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2201      	movs	r2, #1
 800a45e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	f003 0303 	and.w	r3, r3, #3
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d003      	beq.n	800a476 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7fb fd2a 	bl	8005ec8 <HAL_TIM_IC_CaptureCallback>
 800a474:	e005      	b.n	800a482 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 fb54 	bl	800ab24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 fb5b 	bl	800ab38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	691b      	ldr	r3, [r3, #16]
 800a48e:	f003 0304 	and.w	r3, r3, #4
 800a492:	2b04      	cmp	r3, #4
 800a494:	d122      	bne.n	800a4dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	68db      	ldr	r3, [r3, #12]
 800a49c:	f003 0304 	and.w	r3, r3, #4
 800a4a0:	2b04      	cmp	r3, #4
 800a4a2:	d11b      	bne.n	800a4dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f06f 0204 	mvn.w	r2, #4
 800a4ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2202      	movs	r2, #2
 800a4b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	699b      	ldr	r3, [r3, #24]
 800a4ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d003      	beq.n	800a4ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f7fb fd00 	bl	8005ec8 <HAL_TIM_IC_CaptureCallback>
 800a4c8:	e005      	b.n	800a4d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 fb2a 	bl	800ab24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f000 fb31 	bl	800ab38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	f003 0308 	and.w	r3, r3, #8
 800a4e6:	2b08      	cmp	r3, #8
 800a4e8:	d122      	bne.n	800a530 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	f003 0308 	and.w	r3, r3, #8
 800a4f4:	2b08      	cmp	r3, #8
 800a4f6:	d11b      	bne.n	800a530 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f06f 0208 	mvn.w	r2, #8
 800a500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2204      	movs	r2, #4
 800a506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	69db      	ldr	r3, [r3, #28]
 800a50e:	f003 0303 	and.w	r3, r3, #3
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f7fb fcd6 	bl	8005ec8 <HAL_TIM_IC_CaptureCallback>
 800a51c:	e005      	b.n	800a52a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 fb00 	bl	800ab24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 fb07 	bl	800ab38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	691b      	ldr	r3, [r3, #16]
 800a536:	f003 0310 	and.w	r3, r3, #16
 800a53a:	2b10      	cmp	r3, #16
 800a53c:	d122      	bne.n	800a584 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	f003 0310 	and.w	r3, r3, #16
 800a548:	2b10      	cmp	r3, #16
 800a54a:	d11b      	bne.n	800a584 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f06f 0210 	mvn.w	r2, #16
 800a554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2208      	movs	r2, #8
 800a55a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	69db      	ldr	r3, [r3, #28]
 800a562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f7fb fcac 	bl	8005ec8 <HAL_TIM_IC_CaptureCallback>
 800a570:	e005      	b.n	800a57e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fad6 	bl	800ab24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 fadd 	bl	800ab38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 0301 	and.w	r3, r3, #1
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d10e      	bne.n	800a5b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	f003 0301 	and.w	r3, r3, #1
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d107      	bne.n	800a5b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f06f 0201 	mvn.w	r2, #1
 800a5a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 fab0 	bl	800ab10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5ba:	2b80      	cmp	r3, #128	@ 0x80
 800a5bc:	d10e      	bne.n	800a5dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5c8:	2b80      	cmp	r3, #128	@ 0x80
 800a5ca:	d107      	bne.n	800a5dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a5d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 ffd4 	bl	800b584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5e6:	2b40      	cmp	r3, #64	@ 0x40
 800a5e8:	d10e      	bne.n	800a608 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5f4:	2b40      	cmp	r3, #64	@ 0x40
 800a5f6:	d107      	bne.n	800a608 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 faa2 	bl	800ab4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	691b      	ldr	r3, [r3, #16]
 800a60e:	f003 0320 	and.w	r3, r3, #32
 800a612:	2b20      	cmp	r3, #32
 800a614:	d10e      	bne.n	800a634 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68db      	ldr	r3, [r3, #12]
 800a61c:	f003 0320 	and.w	r3, r3, #32
 800a620:	2b20      	cmp	r3, #32
 800a622:	d107      	bne.n	800a634 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f06f 0220 	mvn.w	r2, #32
 800a62c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 ff9e 	bl	800b570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a634:	bf00      	nop
 800a636:	3708      	adds	r7, #8
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b086      	sub	sp, #24
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a648:	2300      	movs	r3, #0
 800a64a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a652:	2b01      	cmp	r3, #1
 800a654:	d101      	bne.n	800a65a <HAL_TIM_IC_ConfigChannel+0x1e>
 800a656:	2302      	movs	r3, #2
 800a658:	e088      	b.n	800a76c <HAL_TIM_IC_ConfigChannel+0x130>
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2201      	movs	r2, #1
 800a65e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d11b      	bne.n	800a6a0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6818      	ldr	r0, [r3, #0]
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	6819      	ldr	r1, [r3, #0]
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	685a      	ldr	r2, [r3, #4]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	f000 fcc2 	bl	800b000 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	699a      	ldr	r2, [r3, #24]
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f022 020c 	bic.w	r2, r2, #12
 800a68a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	6999      	ldr	r1, [r3, #24]
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	689a      	ldr	r2, [r3, #8]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	619a      	str	r2, [r3, #24]
 800a69e:	e060      	b.n	800a762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	d11c      	bne.n	800a6e0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6818      	ldr	r0, [r3, #0]
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	6819      	ldr	r1, [r3, #0]
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	685a      	ldr	r2, [r3, #4]
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f000 fd46 	bl	800b146 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	699a      	ldr	r2, [r3, #24]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a6c8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	6999      	ldr	r1, [r3, #24]
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	689b      	ldr	r3, [r3, #8]
 800a6d4:	021a      	lsls	r2, r3, #8
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	619a      	str	r2, [r3, #24]
 800a6de:	e040      	b.n	800a762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2b08      	cmp	r3, #8
 800a6e4:	d11b      	bne.n	800a71e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	6818      	ldr	r0, [r3, #0]
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	6819      	ldr	r1, [r3, #0]
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	685a      	ldr	r2, [r3, #4]
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	f000 fd93 	bl	800b220 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69da      	ldr	r2, [r3, #28]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f022 020c 	bic.w	r2, r2, #12
 800a708:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	69d9      	ldr	r1, [r3, #28]
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	689a      	ldr	r2, [r3, #8]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	430a      	orrs	r2, r1
 800a71a:	61da      	str	r2, [r3, #28]
 800a71c:	e021      	b.n	800a762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2b0c      	cmp	r3, #12
 800a722:	d11c      	bne.n	800a75e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6818      	ldr	r0, [r3, #0]
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	6819      	ldr	r1, [r3, #0]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	685a      	ldr	r2, [r3, #4]
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	f000 fdb0 	bl	800b298 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	69da      	ldr	r2, [r3, #28]
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a746:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	69d9      	ldr	r1, [r3, #28]
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	021a      	lsls	r2, r3, #8
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	430a      	orrs	r2, r1
 800a75a:	61da      	str	r2, [r3, #28]
 800a75c:	e001      	b.n	800a762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a75e:	2301      	movs	r3, #1
 800a760:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2200      	movs	r2, #0
 800a766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a76a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3718      	adds	r7, #24
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b086      	sub	sp, #24
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a780:	2300      	movs	r3, #0
 800a782:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a78a:	2b01      	cmp	r3, #1
 800a78c:	d101      	bne.n	800a792 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a78e:	2302      	movs	r3, #2
 800a790:	e0ae      	b.n	800a8f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2201      	movs	r2, #1
 800a796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2b0c      	cmp	r3, #12
 800a79e:	f200 809f 	bhi.w	800a8e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a7a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a7a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a8:	0800a7dd 	.word	0x0800a7dd
 800a7ac:	0800a8e1 	.word	0x0800a8e1
 800a7b0:	0800a8e1 	.word	0x0800a8e1
 800a7b4:	0800a8e1 	.word	0x0800a8e1
 800a7b8:	0800a81d 	.word	0x0800a81d
 800a7bc:	0800a8e1 	.word	0x0800a8e1
 800a7c0:	0800a8e1 	.word	0x0800a8e1
 800a7c4:	0800a8e1 	.word	0x0800a8e1
 800a7c8:	0800a85f 	.word	0x0800a85f
 800a7cc:	0800a8e1 	.word	0x0800a8e1
 800a7d0:	0800a8e1 	.word	0x0800a8e1
 800a7d4:	0800a8e1 	.word	0x0800a8e1
 800a7d8:	0800a89f 	.word	0x0800a89f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	68b9      	ldr	r1, [r7, #8]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 fa5c 	bl	800aca0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	699a      	ldr	r2, [r3, #24]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f042 0208 	orr.w	r2, r2, #8
 800a7f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	699a      	ldr	r2, [r3, #24]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f022 0204 	bic.w	r2, r2, #4
 800a806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	6999      	ldr	r1, [r3, #24]
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	691a      	ldr	r2, [r3, #16]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	430a      	orrs	r2, r1
 800a818:	619a      	str	r2, [r3, #24]
      break;
 800a81a:	e064      	b.n	800a8e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	68b9      	ldr	r1, [r7, #8]
 800a822:	4618      	mov	r0, r3
 800a824:	f000 faac 	bl	800ad80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	699a      	ldr	r2, [r3, #24]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	699a      	ldr	r2, [r3, #24]
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	6999      	ldr	r1, [r3, #24]
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	691b      	ldr	r3, [r3, #16]
 800a852:	021a      	lsls	r2, r3, #8
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	430a      	orrs	r2, r1
 800a85a:	619a      	str	r2, [r3, #24]
      break;
 800a85c:	e043      	b.n	800a8e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	68b9      	ldr	r1, [r7, #8]
 800a864:	4618      	mov	r0, r3
 800a866:	f000 fb01 	bl	800ae6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	69da      	ldr	r2, [r3, #28]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f042 0208 	orr.w	r2, r2, #8
 800a878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	69da      	ldr	r2, [r3, #28]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f022 0204 	bic.w	r2, r2, #4
 800a888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	69d9      	ldr	r1, [r3, #28]
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	691a      	ldr	r2, [r3, #16]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	430a      	orrs	r2, r1
 800a89a:	61da      	str	r2, [r3, #28]
      break;
 800a89c:	e023      	b.n	800a8e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	68b9      	ldr	r1, [r7, #8]
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f000 fb55 	bl	800af54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	69da      	ldr	r2, [r3, #28]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a8b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	69da      	ldr	r2, [r3, #28]
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a8c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	69d9      	ldr	r1, [r3, #28]
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	691b      	ldr	r3, [r3, #16]
 800a8d4:	021a      	lsls	r2, r3, #8
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	430a      	orrs	r2, r1
 800a8dc:	61da      	str	r2, [r3, #28]
      break;
 800a8de:	e002      	b.n	800a8e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a8e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a8ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3718      	adds	r7, #24
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a902:	2300      	movs	r3, #0
 800a904:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	d101      	bne.n	800a914 <HAL_TIM_ConfigClockSource+0x1c>
 800a910:	2302      	movs	r3, #2
 800a912:	e0b4      	b.n	800aa7e <HAL_TIM_ConfigClockSource+0x186>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2202      	movs	r2, #2
 800a920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a93a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68ba      	ldr	r2, [r7, #8]
 800a942:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a94c:	d03e      	beq.n	800a9cc <HAL_TIM_ConfigClockSource+0xd4>
 800a94e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a952:	f200 8087 	bhi.w	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a956:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a95a:	f000 8086 	beq.w	800aa6a <HAL_TIM_ConfigClockSource+0x172>
 800a95e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a962:	d87f      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a964:	2b70      	cmp	r3, #112	@ 0x70
 800a966:	d01a      	beq.n	800a99e <HAL_TIM_ConfigClockSource+0xa6>
 800a968:	2b70      	cmp	r3, #112	@ 0x70
 800a96a:	d87b      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a96c:	2b60      	cmp	r3, #96	@ 0x60
 800a96e:	d050      	beq.n	800aa12 <HAL_TIM_ConfigClockSource+0x11a>
 800a970:	2b60      	cmp	r3, #96	@ 0x60
 800a972:	d877      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a974:	2b50      	cmp	r3, #80	@ 0x50
 800a976:	d03c      	beq.n	800a9f2 <HAL_TIM_ConfigClockSource+0xfa>
 800a978:	2b50      	cmp	r3, #80	@ 0x50
 800a97a:	d873      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a97c:	2b40      	cmp	r3, #64	@ 0x40
 800a97e:	d058      	beq.n	800aa32 <HAL_TIM_ConfigClockSource+0x13a>
 800a980:	2b40      	cmp	r3, #64	@ 0x40
 800a982:	d86f      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a984:	2b30      	cmp	r3, #48	@ 0x30
 800a986:	d064      	beq.n	800aa52 <HAL_TIM_ConfigClockSource+0x15a>
 800a988:	2b30      	cmp	r3, #48	@ 0x30
 800a98a:	d86b      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a98c:	2b20      	cmp	r3, #32
 800a98e:	d060      	beq.n	800aa52 <HAL_TIM_ConfigClockSource+0x15a>
 800a990:	2b20      	cmp	r3, #32
 800a992:	d867      	bhi.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
 800a994:	2b00      	cmp	r3, #0
 800a996:	d05c      	beq.n	800aa52 <HAL_TIM_ConfigClockSource+0x15a>
 800a998:	2b10      	cmp	r3, #16
 800a99a:	d05a      	beq.n	800aa52 <HAL_TIM_ConfigClockSource+0x15a>
 800a99c:	e062      	b.n	800aa64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6818      	ldr	r0, [r3, #0]
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	6899      	ldr	r1, [r3, #8]
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	685a      	ldr	r2, [r3, #4]
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	68db      	ldr	r3, [r3, #12]
 800a9ae:	f000 fccb 	bl	800b348 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a9c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	68ba      	ldr	r2, [r7, #8]
 800a9c8:	609a      	str	r2, [r3, #8]
      break;
 800a9ca:	e04f      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6818      	ldr	r0, [r3, #0]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	6899      	ldr	r1, [r3, #8]
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	685a      	ldr	r2, [r3, #4]
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	68db      	ldr	r3, [r3, #12]
 800a9dc:	f000 fcb4 	bl	800b348 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	689a      	ldr	r2, [r3, #8]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9ee:	609a      	str	r2, [r3, #8]
      break;
 800a9f0:	e03c      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6818      	ldr	r0, [r3, #0]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	6859      	ldr	r1, [r3, #4]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	f000 fb72 	bl	800b0e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2150      	movs	r1, #80	@ 0x50
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 fc81 	bl	800b312 <TIM_ITRx_SetConfig>
      break;
 800aa10:	e02c      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6818      	ldr	r0, [r3, #0]
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	6859      	ldr	r1, [r3, #4]
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f000 fbce 	bl	800b1c0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	2160      	movs	r1, #96	@ 0x60
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 fc71 	bl	800b312 <TIM_ITRx_SetConfig>
      break;
 800aa30:	e01c      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6818      	ldr	r0, [r3, #0]
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	6859      	ldr	r1, [r3, #4]
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	461a      	mov	r2, r3
 800aa40:	f000 fb52 	bl	800b0e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	2140      	movs	r1, #64	@ 0x40
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 fc61 	bl	800b312 <TIM_ITRx_SetConfig>
      break;
 800aa50:	e00c      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	4610      	mov	r0, r2
 800aa5e:	f000 fc58 	bl	800b312 <TIM_ITRx_SetConfig>
      break;
 800aa62:	e003      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	73fb      	strb	r3, [r7, #15]
      break;
 800aa68:	e000      	b.n	800aa6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aa6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3710      	adds	r7, #16
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
	...

0800aa88 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b085      	sub	sp, #20
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
 800aa90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800aa92:	2300      	movs	r3, #0
 800aa94:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	2b0c      	cmp	r3, #12
 800aa9a:	d831      	bhi.n	800ab00 <HAL_TIM_ReadCapturedValue+0x78>
 800aa9c:	a201      	add	r2, pc, #4	@ (adr r2, 800aaa4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800aa9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa2:	bf00      	nop
 800aaa4:	0800aad9 	.word	0x0800aad9
 800aaa8:	0800ab01 	.word	0x0800ab01
 800aaac:	0800ab01 	.word	0x0800ab01
 800aab0:	0800ab01 	.word	0x0800ab01
 800aab4:	0800aae3 	.word	0x0800aae3
 800aab8:	0800ab01 	.word	0x0800ab01
 800aabc:	0800ab01 	.word	0x0800ab01
 800aac0:	0800ab01 	.word	0x0800ab01
 800aac4:	0800aaed 	.word	0x0800aaed
 800aac8:	0800ab01 	.word	0x0800ab01
 800aacc:	0800ab01 	.word	0x0800ab01
 800aad0:	0800ab01 	.word	0x0800ab01
 800aad4:	0800aaf7 	.word	0x0800aaf7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aade:	60fb      	str	r3, [r7, #12]

      break;
 800aae0:	e00f      	b.n	800ab02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aae8:	60fb      	str	r3, [r7, #12]

      break;
 800aaea:	e00a      	b.n	800ab02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaf2:	60fb      	str	r3, [r7, #12]

      break;
 800aaf4:	e005      	b.n	800ab02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aafc:	60fb      	str	r3, [r7, #12]

      break;
 800aafe:	e000      	b.n	800ab02 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800ab00:	bf00      	nop
  }

  return tmpreg;
 800ab02:	68fb      	ldr	r3, [r7, #12]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b083      	sub	sp, #12
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab18:	bf00      	nop
 800ab1a:	370c      	adds	r7, #12
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab40:	bf00      	nop
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab54:	bf00      	nop
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a40      	ldr	r2, [pc, #256]	@ (800ac74 <TIM_Base_SetConfig+0x114>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d013      	beq.n	800aba0 <TIM_Base_SetConfig+0x40>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab7e:	d00f      	beq.n	800aba0 <TIM_Base_SetConfig+0x40>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	4a3d      	ldr	r2, [pc, #244]	@ (800ac78 <TIM_Base_SetConfig+0x118>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d00b      	beq.n	800aba0 <TIM_Base_SetConfig+0x40>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a3c      	ldr	r2, [pc, #240]	@ (800ac7c <TIM_Base_SetConfig+0x11c>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d007      	beq.n	800aba0 <TIM_Base_SetConfig+0x40>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a3b      	ldr	r2, [pc, #236]	@ (800ac80 <TIM_Base_SetConfig+0x120>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d003      	beq.n	800aba0 <TIM_Base_SetConfig+0x40>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4a3a      	ldr	r2, [pc, #232]	@ (800ac84 <TIM_Base_SetConfig+0x124>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d108      	bne.n	800abb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	68fa      	ldr	r2, [r7, #12]
 800abae:	4313      	orrs	r3, r2
 800abb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a2f      	ldr	r2, [pc, #188]	@ (800ac74 <TIM_Base_SetConfig+0x114>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d02b      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abc0:	d027      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a2c      	ldr	r2, [pc, #176]	@ (800ac78 <TIM_Base_SetConfig+0x118>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d023      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a2b      	ldr	r2, [pc, #172]	@ (800ac7c <TIM_Base_SetConfig+0x11c>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d01f      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a2a      	ldr	r2, [pc, #168]	@ (800ac80 <TIM_Base_SetConfig+0x120>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d01b      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a29      	ldr	r2, [pc, #164]	@ (800ac84 <TIM_Base_SetConfig+0x124>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d017      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a28      	ldr	r2, [pc, #160]	@ (800ac88 <TIM_Base_SetConfig+0x128>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d013      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	4a27      	ldr	r2, [pc, #156]	@ (800ac8c <TIM_Base_SetConfig+0x12c>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d00f      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	4a26      	ldr	r2, [pc, #152]	@ (800ac90 <TIM_Base_SetConfig+0x130>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d00b      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4a25      	ldr	r2, [pc, #148]	@ (800ac94 <TIM_Base_SetConfig+0x134>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d007      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a24      	ldr	r2, [pc, #144]	@ (800ac98 <TIM_Base_SetConfig+0x138>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d003      	beq.n	800ac12 <TIM_Base_SetConfig+0xb2>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a23      	ldr	r2, [pc, #140]	@ (800ac9c <TIM_Base_SetConfig+0x13c>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d108      	bne.n	800ac24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	68fa      	ldr	r2, [r7, #12]
 800ac20:	4313      	orrs	r3, r2
 800ac22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	695b      	ldr	r3, [r3, #20]
 800ac2e:	4313      	orrs	r3, r2
 800ac30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	68fa      	ldr	r2, [r7, #12]
 800ac36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	689a      	ldr	r2, [r3, #8]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	4a0a      	ldr	r2, [pc, #40]	@ (800ac74 <TIM_Base_SetConfig+0x114>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d003      	beq.n	800ac58 <TIM_Base_SetConfig+0xf8>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a0c      	ldr	r2, [pc, #48]	@ (800ac84 <TIM_Base_SetConfig+0x124>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d103      	bne.n	800ac60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	691a      	ldr	r2, [r3, #16]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	615a      	str	r2, [r3, #20]
}
 800ac66:	bf00      	nop
 800ac68:	3714      	adds	r7, #20
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	40010000 	.word	0x40010000
 800ac78:	40000400 	.word	0x40000400
 800ac7c:	40000800 	.word	0x40000800
 800ac80:	40000c00 	.word	0x40000c00
 800ac84:	40010400 	.word	0x40010400
 800ac88:	40014000 	.word	0x40014000
 800ac8c:	40014400 	.word	0x40014400
 800ac90:	40014800 	.word	0x40014800
 800ac94:	40001800 	.word	0x40001800
 800ac98:	40001c00 	.word	0x40001c00
 800ac9c:	40002000 	.word	0x40002000

0800aca0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aca0:	b480      	push	{r7}
 800aca2:	b087      	sub	sp, #28
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a1b      	ldr	r3, [r3, #32]
 800acae:	f023 0201 	bic.w	r2, r3, #1
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6a1b      	ldr	r3, [r3, #32]
 800acba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	699b      	ldr	r3, [r3, #24]
 800acc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f023 0303 	bic.w	r3, r3, #3
 800acd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68fa      	ldr	r2, [r7, #12]
 800acde:	4313      	orrs	r3, r2
 800ace0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	f023 0302 	bic.w	r3, r3, #2
 800ace8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	4313      	orrs	r3, r2
 800acf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	4a20      	ldr	r2, [pc, #128]	@ (800ad78 <TIM_OC1_SetConfig+0xd8>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d003      	beq.n	800ad04 <TIM_OC1_SetConfig+0x64>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a1f      	ldr	r2, [pc, #124]	@ (800ad7c <TIM_OC1_SetConfig+0xdc>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d10c      	bne.n	800ad1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	f023 0308 	bic.w	r3, r3, #8
 800ad0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	697a      	ldr	r2, [r7, #20]
 800ad12:	4313      	orrs	r3, r2
 800ad14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	f023 0304 	bic.w	r3, r3, #4
 800ad1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a15      	ldr	r2, [pc, #84]	@ (800ad78 <TIM_OC1_SetConfig+0xd8>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d003      	beq.n	800ad2e <TIM_OC1_SetConfig+0x8e>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	4a14      	ldr	r2, [pc, #80]	@ (800ad7c <TIM_OC1_SetConfig+0xdc>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d111      	bne.n	800ad52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	695b      	ldr	r3, [r3, #20]
 800ad42:	693a      	ldr	r2, [r7, #16]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	699b      	ldr	r3, [r3, #24]
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	693a      	ldr	r2, [r7, #16]
 800ad56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	685a      	ldr	r2, [r3, #4]
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	697a      	ldr	r2, [r7, #20]
 800ad6a:	621a      	str	r2, [r3, #32]
}
 800ad6c:	bf00      	nop
 800ad6e:	371c      	adds	r7, #28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr
 800ad78:	40010000 	.word	0x40010000
 800ad7c:	40010400 	.word	0x40010400

0800ad80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b087      	sub	sp, #28
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6a1b      	ldr	r3, [r3, #32]
 800ad8e:	f023 0210 	bic.w	r2, r3, #16
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6a1b      	ldr	r3, [r3, #32]
 800ad9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	699b      	ldr	r3, [r3, #24]
 800ada6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	021b      	lsls	r3, r3, #8
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	f023 0320 	bic.w	r3, r3, #32
 800adca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	011b      	lsls	r3, r3, #4
 800add2:	697a      	ldr	r2, [r7, #20]
 800add4:	4313      	orrs	r3, r2
 800add6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a22      	ldr	r2, [pc, #136]	@ (800ae64 <TIM_OC2_SetConfig+0xe4>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d003      	beq.n	800ade8 <TIM_OC2_SetConfig+0x68>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a21      	ldr	r2, [pc, #132]	@ (800ae68 <TIM_OC2_SetConfig+0xe8>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d10d      	bne.n	800ae04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	68db      	ldr	r3, [r3, #12]
 800adf4:	011b      	lsls	r3, r3, #4
 800adf6:	697a      	ldr	r2, [r7, #20]
 800adf8:	4313      	orrs	r3, r2
 800adfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a17      	ldr	r2, [pc, #92]	@ (800ae64 <TIM_OC2_SetConfig+0xe4>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d003      	beq.n	800ae14 <TIM_OC2_SetConfig+0x94>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a16      	ldr	r2, [pc, #88]	@ (800ae68 <TIM_OC2_SetConfig+0xe8>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d113      	bne.n	800ae3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	695b      	ldr	r3, [r3, #20]
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	693a      	ldr	r2, [r7, #16]
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	699b      	ldr	r3, [r3, #24]
 800ae34:	009b      	lsls	r3, r3, #2
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	685a      	ldr	r2, [r3, #4]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	621a      	str	r2, [r3, #32]
}
 800ae56:	bf00      	nop
 800ae58:	371c      	adds	r7, #28
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae60:	4770      	bx	lr
 800ae62:	bf00      	nop
 800ae64:	40010000 	.word	0x40010000
 800ae68:	40010400 	.word	0x40010400

0800ae6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b087      	sub	sp, #28
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6a1b      	ldr	r3, [r3, #32]
 800ae7a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6a1b      	ldr	r3, [r3, #32]
 800ae86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	69db      	ldr	r3, [r3, #28]
 800ae92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f023 0303 	bic.w	r3, r3, #3
 800aea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68fa      	ldr	r2, [r7, #12]
 800aeaa:	4313      	orrs	r3, r2
 800aeac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aeb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	021b      	lsls	r3, r3, #8
 800aebc:	697a      	ldr	r2, [r7, #20]
 800aebe:	4313      	orrs	r3, r2
 800aec0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a21      	ldr	r2, [pc, #132]	@ (800af4c <TIM_OC3_SetConfig+0xe0>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d003      	beq.n	800aed2 <TIM_OC3_SetConfig+0x66>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	4a20      	ldr	r2, [pc, #128]	@ (800af50 <TIM_OC3_SetConfig+0xe4>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d10d      	bne.n	800aeee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aed8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	021b      	lsls	r3, r3, #8
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aeec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a16      	ldr	r2, [pc, #88]	@ (800af4c <TIM_OC3_SetConfig+0xe0>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d003      	beq.n	800aefe <TIM_OC3_SetConfig+0x92>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a15      	ldr	r2, [pc, #84]	@ (800af50 <TIM_OC3_SetConfig+0xe4>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d113      	bne.n	800af26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	695b      	ldr	r3, [r3, #20]
 800af12:	011b      	lsls	r3, r3, #4
 800af14:	693a      	ldr	r2, [r7, #16]
 800af16:	4313      	orrs	r3, r2
 800af18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	699b      	ldr	r3, [r3, #24]
 800af1e:	011b      	lsls	r3, r3, #4
 800af20:	693a      	ldr	r2, [r7, #16]
 800af22:	4313      	orrs	r3, r2
 800af24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	693a      	ldr	r2, [r7, #16]
 800af2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	68fa      	ldr	r2, [r7, #12]
 800af30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	685a      	ldr	r2, [r3, #4]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	697a      	ldr	r2, [r7, #20]
 800af3e:	621a      	str	r2, [r3, #32]
}
 800af40:	bf00      	nop
 800af42:	371c      	adds	r7, #28
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr
 800af4c:	40010000 	.word	0x40010000
 800af50:	40010400 	.word	0x40010400

0800af54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af54:	b480      	push	{r7}
 800af56:	b087      	sub	sp, #28
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a1b      	ldr	r3, [r3, #32]
 800af62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6a1b      	ldr	r3, [r3, #32]
 800af6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	69db      	ldr	r3, [r3, #28]
 800af7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	021b      	lsls	r3, r3, #8
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	4313      	orrs	r3, r2
 800af96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	031b      	lsls	r3, r3, #12
 800afa6:	693a      	ldr	r2, [r7, #16]
 800afa8:	4313      	orrs	r3, r2
 800afaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a12      	ldr	r2, [pc, #72]	@ (800aff8 <TIM_OC4_SetConfig+0xa4>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d003      	beq.n	800afbc <TIM_OC4_SetConfig+0x68>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a11      	ldr	r2, [pc, #68]	@ (800affc <TIM_OC4_SetConfig+0xa8>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d109      	bne.n	800afd0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800afc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	695b      	ldr	r3, [r3, #20]
 800afc8:	019b      	lsls	r3, r3, #6
 800afca:	697a      	ldr	r2, [r7, #20]
 800afcc:	4313      	orrs	r3, r2
 800afce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	68fa      	ldr	r2, [r7, #12]
 800afda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	685a      	ldr	r2, [r3, #4]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	693a      	ldr	r2, [r7, #16]
 800afe8:	621a      	str	r2, [r3, #32]
}
 800afea:	bf00      	nop
 800afec:	371c      	adds	r7, #28
 800afee:	46bd      	mov	sp, r7
 800aff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff4:	4770      	bx	lr
 800aff6:	bf00      	nop
 800aff8:	40010000 	.word	0x40010000
 800affc:	40010400 	.word	0x40010400

0800b000 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	60f8      	str	r0, [r7, #12]
 800b008:	60b9      	str	r1, [r7, #8]
 800b00a:	607a      	str	r2, [r7, #4]
 800b00c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	6a1b      	ldr	r3, [r3, #32]
 800b012:	f023 0201 	bic.w	r2, r3, #1
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	699b      	ldr	r3, [r3, #24]
 800b01e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6a1b      	ldr	r3, [r3, #32]
 800b024:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	4a28      	ldr	r2, [pc, #160]	@ (800b0cc <TIM_TI1_SetConfig+0xcc>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d01b      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b034:	d017      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	4a25      	ldr	r2, [pc, #148]	@ (800b0d0 <TIM_TI1_SetConfig+0xd0>)
 800b03a:	4293      	cmp	r3, r2
 800b03c:	d013      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	4a24      	ldr	r2, [pc, #144]	@ (800b0d4 <TIM_TI1_SetConfig+0xd4>)
 800b042:	4293      	cmp	r3, r2
 800b044:	d00f      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	4a23      	ldr	r2, [pc, #140]	@ (800b0d8 <TIM_TI1_SetConfig+0xd8>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d00b      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	4a22      	ldr	r2, [pc, #136]	@ (800b0dc <TIM_TI1_SetConfig+0xdc>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d007      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	4a21      	ldr	r2, [pc, #132]	@ (800b0e0 <TIM_TI1_SetConfig+0xe0>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	d003      	beq.n	800b066 <TIM_TI1_SetConfig+0x66>
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	4a20      	ldr	r2, [pc, #128]	@ (800b0e4 <TIM_TI1_SetConfig+0xe4>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d101      	bne.n	800b06a <TIM_TI1_SetConfig+0x6a>
 800b066:	2301      	movs	r3, #1
 800b068:	e000      	b.n	800b06c <TIM_TI1_SetConfig+0x6c>
 800b06a:	2300      	movs	r3, #0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d008      	beq.n	800b082 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	f023 0303 	bic.w	r3, r3, #3
 800b076:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b078:	697a      	ldr	r2, [r7, #20]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	4313      	orrs	r3, r2
 800b07e:	617b      	str	r3, [r7, #20]
 800b080:	e003      	b.n	800b08a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f043 0301 	orr.w	r3, r3, #1
 800b088:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b090:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	011b      	lsls	r3, r3, #4
 800b096:	b2db      	uxtb	r3, r3
 800b098:	697a      	ldr	r2, [r7, #20]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	f023 030a 	bic.w	r3, r3, #10
 800b0a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	f003 030a 	and.w	r3, r3, #10
 800b0ac:	693a      	ldr	r2, [r7, #16]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	697a      	ldr	r2, [r7, #20]
 800b0b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	693a      	ldr	r2, [r7, #16]
 800b0bc:	621a      	str	r2, [r3, #32]
}
 800b0be:	bf00      	nop
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	40010000 	.word	0x40010000
 800b0d0:	40000400 	.word	0x40000400
 800b0d4:	40000800 	.word	0x40000800
 800b0d8:	40000c00 	.word	0x40000c00
 800b0dc:	40010400 	.word	0x40010400
 800b0e0:	40014000 	.word	0x40014000
 800b0e4:	40001800 	.word	0x40001800

0800b0e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b087      	sub	sp, #28
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	60f8      	str	r0, [r7, #12]
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6a1b      	ldr	r3, [r3, #32]
 800b0f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	f023 0201 	bic.w	r2, r3, #1
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	011b      	lsls	r3, r3, #4
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f023 030a 	bic.w	r3, r3, #10
 800b124:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b126:	697a      	ldr	r2, [r7, #20]
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	4313      	orrs	r3, r2
 800b12c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	693a      	ldr	r2, [r7, #16]
 800b132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	697a      	ldr	r2, [r7, #20]
 800b138:	621a      	str	r2, [r3, #32]
}
 800b13a:	bf00      	nop
 800b13c:	371c      	adds	r7, #28
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr

0800b146 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b146:	b480      	push	{r7}
 800b148:	b087      	sub	sp, #28
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	60f8      	str	r0, [r7, #12]
 800b14e:	60b9      	str	r1, [r7, #8]
 800b150:	607a      	str	r2, [r7, #4]
 800b152:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	6a1b      	ldr	r3, [r3, #32]
 800b158:	f023 0210 	bic.w	r2, r3, #16
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	699b      	ldr	r3, [r3, #24]
 800b164:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6a1b      	ldr	r3, [r3, #32]
 800b16a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b172:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	021b      	lsls	r3, r3, #8
 800b178:	697a      	ldr	r2, [r7, #20]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b184:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	031b      	lsls	r3, r3, #12
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	697a      	ldr	r2, [r7, #20]
 800b18e:	4313      	orrs	r3, r2
 800b190:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b198:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	011b      	lsls	r3, r3, #4
 800b19e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b1a2:	693a      	ldr	r2, [r7, #16]
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	697a      	ldr	r2, [r7, #20]
 800b1ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	621a      	str	r2, [r3, #32]
}
 800b1b4:	bf00      	nop
 800b1b6:	371c      	adds	r7, #28
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b087      	sub	sp, #28
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6a1b      	ldr	r3, [r3, #32]
 800b1d0:	f023 0210 	bic.w	r2, r3, #16
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	699b      	ldr	r3, [r3, #24]
 800b1dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	6a1b      	ldr	r3, [r3, #32]
 800b1e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b1ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	031b      	lsls	r3, r3, #12
 800b1f0:	697a      	ldr	r2, [r7, #20]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b1fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	011b      	lsls	r3, r3, #4
 800b202:	693a      	ldr	r2, [r7, #16]
 800b204:	4313      	orrs	r3, r2
 800b206:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	697a      	ldr	r2, [r7, #20]
 800b20c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	693a      	ldr	r2, [r7, #16]
 800b212:	621a      	str	r2, [r3, #32]
}
 800b214:	bf00      	nop
 800b216:	371c      	adds	r7, #28
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b220:	b480      	push	{r7}
 800b222:	b087      	sub	sp, #28
 800b224:	af00      	add	r7, sp, #0
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	60b9      	str	r1, [r7, #8]
 800b22a:	607a      	str	r2, [r7, #4]
 800b22c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	69db      	ldr	r3, [r3, #28]
 800b23e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6a1b      	ldr	r3, [r3, #32]
 800b244:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	f023 0303 	bic.w	r3, r3, #3
 800b24c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800b24e:	697a      	ldr	r2, [r7, #20]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4313      	orrs	r3, r2
 800b254:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b25c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	011b      	lsls	r3, r3, #4
 800b262:	b2db      	uxtb	r3, r3
 800b264:	697a      	ldr	r2, [r7, #20]
 800b266:	4313      	orrs	r3, r2
 800b268:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800b270:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	021b      	lsls	r3, r3, #8
 800b276:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800b27a:	693a      	ldr	r2, [r7, #16]
 800b27c:	4313      	orrs	r3, r2
 800b27e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	697a      	ldr	r2, [r7, #20]
 800b284:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	621a      	str	r2, [r3, #32]
}
 800b28c:	bf00      	nop
 800b28e:	371c      	adds	r7, #28
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr

0800b298 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b298:	b480      	push	{r7}
 800b29a:	b087      	sub	sp, #28
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
 800b2a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	69db      	ldr	r3, [r3, #28]
 800b2b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6a1b      	ldr	r3, [r3, #32]
 800b2bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	021b      	lsls	r3, r3, #8
 800b2ca:	697a      	ldr	r2, [r7, #20]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b2d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	031b      	lsls	r3, r3, #12
 800b2dc:	b29b      	uxth	r3, r3
 800b2de:	697a      	ldr	r2, [r7, #20]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800b2ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	031b      	lsls	r3, r3, #12
 800b2f0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	697a      	ldr	r2, [r7, #20]
 800b2fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	693a      	ldr	r2, [r7, #16]
 800b304:	621a      	str	r2, [r3, #32]
}
 800b306:	bf00      	nop
 800b308:	371c      	adds	r7, #28
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr

0800b312 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b312:	b480      	push	{r7}
 800b314:	b085      	sub	sp, #20
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b328:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	4313      	orrs	r3, r2
 800b330:	f043 0307 	orr.w	r3, r3, #7
 800b334:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	68fa      	ldr	r2, [r7, #12]
 800b33a:	609a      	str	r2, [r3, #8]
}
 800b33c:	bf00      	nop
 800b33e:	3714      	adds	r7, #20
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b348:	b480      	push	{r7}
 800b34a:	b087      	sub	sp, #28
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	60f8      	str	r0, [r7, #12]
 800b350:	60b9      	str	r1, [r7, #8]
 800b352:	607a      	str	r2, [r7, #4]
 800b354:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b362:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	021a      	lsls	r2, r3, #8
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	431a      	orrs	r2, r3
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	4313      	orrs	r3, r2
 800b370:	697a      	ldr	r2, [r7, #20]
 800b372:	4313      	orrs	r3, r2
 800b374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	697a      	ldr	r2, [r7, #20]
 800b37a:	609a      	str	r2, [r3, #8]
}
 800b37c:	bf00      	nop
 800b37e:	371c      	adds	r7, #28
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr

0800b388 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b388:	b480      	push	{r7}
 800b38a:	b087      	sub	sp, #28
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	f003 031f 	and.w	r3, r3, #31
 800b39a:	2201      	movs	r2, #1
 800b39c:	fa02 f303 	lsl.w	r3, r2, r3
 800b3a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	6a1a      	ldr	r2, [r3, #32]
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	43db      	mvns	r3, r3
 800b3aa:	401a      	ands	r2, r3
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	6a1a      	ldr	r2, [r3, #32]
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	f003 031f 	and.w	r3, r3, #31
 800b3ba:	6879      	ldr	r1, [r7, #4]
 800b3bc:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c0:	431a      	orrs	r2, r3
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	621a      	str	r2, [r3, #32]
}
 800b3c6:	bf00      	nop
 800b3c8:	371c      	adds	r7, #28
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr
	...

0800b3d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d101      	bne.n	800b3ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b3e8:	2302      	movs	r3, #2
 800b3ea:	e05a      	b.n	800b4a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b412:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	4313      	orrs	r3, r2
 800b41c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4a21      	ldr	r2, [pc, #132]	@ (800b4b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d022      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b438:	d01d      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	4a1d      	ldr	r2, [pc, #116]	@ (800b4b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d018      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4a1b      	ldr	r2, [pc, #108]	@ (800b4b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d013      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4a1a      	ldr	r2, [pc, #104]	@ (800b4bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d00e      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4a18      	ldr	r2, [pc, #96]	@ (800b4c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d009      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4a17      	ldr	r2, [pc, #92]	@ (800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d004      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a15      	ldr	r2, [pc, #84]	@ (800b4c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d10c      	bne.n	800b490 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b47c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	68ba      	ldr	r2, [r7, #8]
 800b484:	4313      	orrs	r3, r2
 800b486:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68ba      	ldr	r2, [r7, #8]
 800b48e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2201      	movs	r2, #1
 800b494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	40010000 	.word	0x40010000
 800b4b4:	40000400 	.word	0x40000400
 800b4b8:	40000800 	.word	0x40000800
 800b4bc:	40000c00 	.word	0x40000c00
 800b4c0:	40010400 	.word	0x40010400
 800b4c4:	40014000 	.word	0x40014000
 800b4c8:	40001800 	.word	0x40001800

0800b4cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b085      	sub	sp, #20
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4e0:	2b01      	cmp	r3, #1
 800b4e2:	d101      	bne.n	800b4e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b4e4:	2302      	movs	r3, #2
 800b4e6:	e03d      	b.n	800b564 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	4313      	orrs	r3, r2
 800b50a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	4313      	orrs	r3, r2
 800b518:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4313      	orrs	r3, r2
 800b526:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	4313      	orrs	r3, r2
 800b534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	695b      	ldr	r3, [r3, #20]
 800b540:	4313      	orrs	r3, r2
 800b542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	69db      	ldr	r3, [r3, #28]
 800b54e:	4313      	orrs	r3, r2
 800b550:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2200      	movs	r2, #0
 800b55e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3714      	adds	r7, #20
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b578:	bf00      	nop
 800b57a:	370c      	adds	r7, #12
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b584:	b480      	push	{r7}
 800b586:	b083      	sub	sp, #12
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b58c:	bf00      	nop
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d101      	bne.n	800b5aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e03f      	b.n	800b62a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d106      	bne.n	800b5c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f7fb fb54 	bl	8006c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2224      	movs	r2, #36	@ 0x24
 800b5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	68da      	ldr	r2, [r3, #12]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b5da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 fddf 	bl	800c1a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	691a      	ldr	r2, [r3, #16]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b5f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	695a      	ldr	r2, [r3, #20]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	68da      	ldr	r2, [r3, #12]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2200      	movs	r2, #0
 800b616:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2220      	movs	r2, #32
 800b61c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2220      	movs	r2, #32
 800b624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800b628:	2300      	movs	r3, #0
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3708      	adds	r7, #8
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b08a      	sub	sp, #40	@ 0x28
 800b636:	af02      	add	r7, sp, #8
 800b638:	60f8      	str	r0, [r7, #12]
 800b63a:	60b9      	str	r1, [r7, #8]
 800b63c:	603b      	str	r3, [r7, #0]
 800b63e:	4613      	mov	r3, r2
 800b640:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b642:	2300      	movs	r3, #0
 800b644:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	2b20      	cmp	r3, #32
 800b650:	d17c      	bne.n	800b74c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d002      	beq.n	800b65e <HAL_UART_Transmit+0x2c>
 800b658:	88fb      	ldrh	r3, [r7, #6]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d101      	bne.n	800b662 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b65e:	2301      	movs	r3, #1
 800b660:	e075      	b.n	800b74e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d101      	bne.n	800b670 <HAL_UART_Transmit+0x3e>
 800b66c:	2302      	movs	r3, #2
 800b66e:	e06e      	b.n	800b74e <HAL_UART_Transmit+0x11c>
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2201      	movs	r2, #1
 800b674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2200      	movs	r2, #0
 800b67c:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	2221      	movs	r2, #33	@ 0x21
 800b682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b686:	f7fb fd05 	bl	8007094 <HAL_GetTick>
 800b68a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	88fa      	ldrh	r2, [r7, #6]
 800b690:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	88fa      	ldrh	r2, [r7, #6]
 800b696:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6a0:	d108      	bne.n	800b6b4 <HAL_UART_Transmit+0x82>
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	691b      	ldr	r3, [r3, #16]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d104      	bne.n	800b6b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	61bb      	str	r3, [r7, #24]
 800b6b2:	e003      	b.n	800b6bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 800b6c4:	e02a      	b.n	800b71c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	9300      	str	r3, [sp, #0]
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	2180      	movs	r1, #128	@ 0x80
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f000 fb1f 	bl	800bd14 <UART_WaitOnFlagUntilTimeout>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b6dc:	2303      	movs	r3, #3
 800b6de:	e036      	b.n	800b74e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10b      	bne.n	800b6fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	881b      	ldrh	r3, [r3, #0]
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b6f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	3302      	adds	r3, #2
 800b6fa:	61bb      	str	r3, [r7, #24]
 800b6fc:	e007      	b.n	800b70e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b6fe:	69fb      	ldr	r3, [r7, #28]
 800b700:	781a      	ldrb	r2, [r3, #0]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b708:	69fb      	ldr	r3, [r7, #28]
 800b70a:	3301      	adds	r3, #1
 800b70c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b712:	b29b      	uxth	r3, r3
 800b714:	3b01      	subs	r3, #1
 800b716:	b29a      	uxth	r2, r3
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b720:	b29b      	uxth	r3, r3
 800b722:	2b00      	cmp	r3, #0
 800b724:	d1cf      	bne.n	800b6c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	9300      	str	r3, [sp, #0]
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	2200      	movs	r2, #0
 800b72e:	2140      	movs	r1, #64	@ 0x40
 800b730:	68f8      	ldr	r0, [r7, #12]
 800b732:	f000 faef 	bl	800bd14 <UART_WaitOnFlagUntilTimeout>
 800b736:	4603      	mov	r3, r0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d001      	beq.n	800b740 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b73c:	2303      	movs	r3, #3
 800b73e:	e006      	b.n	800b74e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2220      	movs	r2, #32
 800b744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800b748:	2300      	movs	r3, #0
 800b74a:	e000      	b.n	800b74e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b74c:	2302      	movs	r3, #2
  }
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3720      	adds	r7, #32
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}

0800b756 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b756:	b580      	push	{r7, lr}
 800b758:	b084      	sub	sp, #16
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	60f8      	str	r0, [r7, #12]
 800b75e:	60b9      	str	r1, [r7, #8]
 800b760:	4613      	mov	r3, r2
 800b762:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b20      	cmp	r3, #32
 800b76e:	d11d      	bne.n	800b7ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d002      	beq.n	800b77c <HAL_UART_Receive_IT+0x26>
 800b776:	88fb      	ldrh	r3, [r7, #6]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d101      	bne.n	800b780 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b77c:	2301      	movs	r3, #1
 800b77e:	e016      	b.n	800b7ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b786:	2b01      	cmp	r3, #1
 800b788:	d101      	bne.n	800b78e <HAL_UART_Receive_IT+0x38>
 800b78a:	2302      	movs	r3, #2
 800b78c:	e00f      	b.n	800b7ae <HAL_UART_Receive_IT+0x58>
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2201      	movs	r2, #1
 800b792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b79c:	88fb      	ldrh	r3, [r7, #6]
 800b79e:	461a      	mov	r2, r3
 800b7a0:	68b9      	ldr	r1, [r7, #8]
 800b7a2:	68f8      	ldr	r0, [r7, #12]
 800b7a4:	f000 fb24 	bl	800bdf0 <UART_Start_Receive_IT>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	e000      	b.n	800b7ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b7ac:	2302      	movs	r3, #2
  }
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
	...

0800b7b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b0ba      	sub	sp, #232	@ 0xe8
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	695b      	ldr	r3, [r3, #20]
 800b7da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b7ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b7ee:	f003 030f 	and.w	r3, r3, #15
 800b7f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b7f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d10f      	bne.n	800b81e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b7fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b802:	f003 0320 	and.w	r3, r3, #32
 800b806:	2b00      	cmp	r3, #0
 800b808:	d009      	beq.n	800b81e <HAL_UART_IRQHandler+0x66>
 800b80a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b80e:	f003 0320 	and.w	r3, r3, #32
 800b812:	2b00      	cmp	r3, #0
 800b814:	d003      	beq.n	800b81e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 fc07 	bl	800c02a <UART_Receive_IT>
      return;
 800b81c:	e256      	b.n	800bccc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b81e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b822:	2b00      	cmp	r3, #0
 800b824:	f000 80de 	beq.w	800b9e4 <HAL_UART_IRQHandler+0x22c>
 800b828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b82c:	f003 0301 	and.w	r3, r3, #1
 800b830:	2b00      	cmp	r3, #0
 800b832:	d106      	bne.n	800b842 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b838:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f000 80d1 	beq.w	800b9e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b846:	f003 0301 	and.w	r3, r3, #1
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00b      	beq.n	800b866 <HAL_UART_IRQHandler+0xae>
 800b84e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b856:	2b00      	cmp	r3, #0
 800b858:	d005      	beq.n	800b866 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b85e:	f043 0201 	orr.w	r2, r3, #1
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b86a:	f003 0304 	and.w	r3, r3, #4
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d00b      	beq.n	800b88a <HAL_UART_IRQHandler+0xd2>
 800b872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b876:	f003 0301 	and.w	r3, r3, #1
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d005      	beq.n	800b88a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b882:	f043 0202 	orr.w	r2, r3, #2
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b88a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b88e:	f003 0302 	and.w	r3, r3, #2
 800b892:	2b00      	cmp	r3, #0
 800b894:	d00b      	beq.n	800b8ae <HAL_UART_IRQHandler+0xf6>
 800b896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b89a:	f003 0301 	and.w	r3, r3, #1
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d005      	beq.n	800b8ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8a6:	f043 0204 	orr.w	r2, r3, #4
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b8ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8b2:	f003 0308 	and.w	r3, r3, #8
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d011      	beq.n	800b8de <HAL_UART_IRQHandler+0x126>
 800b8ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8be:	f003 0320 	and.w	r3, r3, #32
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d105      	bne.n	800b8d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b8c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b8ca:	f003 0301 	and.w	r3, r3, #1
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d005      	beq.n	800b8de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8d6:	f043 0208 	orr.w	r2, r3, #8
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f000 81ed 	beq.w	800bcc2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b8e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8ec:	f003 0320 	and.w	r3, r3, #32
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d008      	beq.n	800b906 <HAL_UART_IRQHandler+0x14e>
 800b8f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8f8:	f003 0320 	and.w	r3, r3, #32
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d002      	beq.n	800b906 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b900:	6878      	ldr	r0, [r7, #4]
 800b902:	f000 fb92 	bl	800c02a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	695b      	ldr	r3, [r3, #20]
 800b90c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b910:	2b40      	cmp	r3, #64	@ 0x40
 800b912:	bf0c      	ite	eq
 800b914:	2301      	moveq	r3, #1
 800b916:	2300      	movne	r3, #0
 800b918:	b2db      	uxtb	r3, r3
 800b91a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b922:	f003 0308 	and.w	r3, r3, #8
 800b926:	2b00      	cmp	r3, #0
 800b928:	d103      	bne.n	800b932 <HAL_UART_IRQHandler+0x17a>
 800b92a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d04f      	beq.n	800b9d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 fa9a 	bl	800be6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	695b      	ldr	r3, [r3, #20]
 800b93e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b942:	2b40      	cmp	r3, #64	@ 0x40
 800b944:	d141      	bne.n	800b9ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	3314      	adds	r3, #20
 800b94c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b950:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b954:	e853 3f00 	ldrex	r3, [r3]
 800b958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b95c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	3314      	adds	r3, #20
 800b96e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b972:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b97e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b982:	e841 2300 	strex	r3, r2, [r1]
 800b986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b98a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1d9      	bne.n	800b946 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b996:	2b00      	cmp	r3, #0
 800b998:	d013      	beq.n	800b9c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b99e:	4a7d      	ldr	r2, [pc, #500]	@ (800bb94 <HAL_UART_IRQHandler+0x3dc>)
 800b9a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f7fc fa5d 	bl	8007e66 <HAL_DMA_Abort_IT>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d016      	beq.n	800b9e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b9bc:	4610      	mov	r0, r2
 800b9be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9c0:	e00e      	b.n	800b9e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 f990 	bl	800bce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9c8:	e00a      	b.n	800b9e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 f98c 	bl	800bce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9d0:	e006      	b.n	800b9e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f988 	bl	800bce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800b9de:	e170      	b.n	800bcc2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9e0:	bf00      	nop
    return;
 800b9e2:	e16e      	b.n	800bcc2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	f040 814a 	bne.w	800bc82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b9ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9f2:	f003 0310 	and.w	r3, r3, #16
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	f000 8143 	beq.w	800bc82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b9fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba00:	f003 0310 	and.w	r3, r3, #16
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f000 813c 	beq.w	800bc82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	60bb      	str	r3, [r7, #8]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	60bb      	str	r3, [r7, #8]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	60bb      	str	r3, [r7, #8]
 800ba1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	695b      	ldr	r3, [r3, #20]
 800ba26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba2a:	2b40      	cmp	r3, #64	@ 0x40
 800ba2c:	f040 80b4 	bne.w	800bb98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	685b      	ldr	r3, [r3, #4]
 800ba38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ba3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	f000 8140 	beq.w	800bcc6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ba4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	f080 8139 	bcs.w	800bcc6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ba5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba60:	69db      	ldr	r3, [r3, #28]
 800ba62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba66:	f000 8088 	beq.w	800bb7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	330c      	adds	r3, #12
 800ba70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ba78:	e853 3f00 	ldrex	r3, [r3]
 800ba7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ba80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ba84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	330c      	adds	r3, #12
 800ba92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ba96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ba9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800baa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800baa6:	e841 2300 	strex	r3, r2, [r1]
 800baaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800baae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d1d9      	bne.n	800ba6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	3314      	adds	r3, #20
 800babc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800babe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bac0:	e853 3f00 	ldrex	r3, [r3]
 800bac4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bac8:	f023 0301 	bic.w	r3, r3, #1
 800bacc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	3314      	adds	r3, #20
 800bad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bada:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bade:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bae6:	e841 2300 	strex	r3, r2, [r1]
 800baea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800baec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1e1      	bne.n	800bab6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	3314      	adds	r3, #20
 800baf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bafa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bafc:	e853 3f00 	ldrex	r3, [r3]
 800bb00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bb02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	3314      	adds	r3, #20
 800bb12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bb16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bb18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bb1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bb1e:	e841 2300 	strex	r3, r2, [r1]
 800bb22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bb24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d1e3      	bne.n	800baf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2220      	movs	r2, #32
 800bb2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2200      	movs	r2, #0
 800bb36:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	330c      	adds	r3, #12
 800bb3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb42:	e853 3f00 	ldrex	r3, [r3]
 800bb46:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bb48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb4a:	f023 0310 	bic.w	r3, r3, #16
 800bb4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	330c      	adds	r3, #12
 800bb58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bb5c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bb5e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bb62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb64:	e841 2300 	strex	r3, r2, [r1]
 800bb68:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bb6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d1e3      	bne.n	800bb38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb74:	4618      	mov	r0, r3
 800bb76:	f7fc f906 	bl	8007d86 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	1ad3      	subs	r3, r2, r3
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	4619      	mov	r1, r3
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 f8b6 	bl	800bcfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bb90:	e099      	b.n	800bcc6 <HAL_UART_IRQHandler+0x50e>
 800bb92:	bf00      	nop
 800bb94:	0800bf33 	.word	0x0800bf33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bba0:	b29b      	uxth	r3, r3
 800bba2:	1ad3      	subs	r3, r2, r3
 800bba4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f000 808b 	beq.w	800bcca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800bbb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	f000 8086 	beq.w	800bcca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	330c      	adds	r3, #12
 800bbc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc8:	e853 3f00 	ldrex	r3, [r3]
 800bbcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	330c      	adds	r3, #12
 800bbde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bbe2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bbe4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbe6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bbe8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bbea:	e841 2300 	strex	r3, r2, [r1]
 800bbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bbf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d1e3      	bne.n	800bbbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	3314      	adds	r3, #20
 800bbfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc00:	e853 3f00 	ldrex	r3, [r3]
 800bc04:	623b      	str	r3, [r7, #32]
   return(result);
 800bc06:	6a3b      	ldr	r3, [r7, #32]
 800bc08:	f023 0301 	bic.w	r3, r3, #1
 800bc0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	3314      	adds	r3, #20
 800bc16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bc1a:	633a      	str	r2, [r7, #48]	@ 0x30
 800bc1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc22:	e841 2300 	strex	r3, r2, [r1]
 800bc26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d1e3      	bne.n	800bbf6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2220      	movs	r2, #32
 800bc32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	330c      	adds	r3, #12
 800bc42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	e853 3f00 	ldrex	r3, [r3]
 800bc4a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f023 0310 	bic.w	r3, r3, #16
 800bc52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	330c      	adds	r3, #12
 800bc5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bc60:	61fa      	str	r2, [r7, #28]
 800bc62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc64:	69b9      	ldr	r1, [r7, #24]
 800bc66:	69fa      	ldr	r2, [r7, #28]
 800bc68:	e841 2300 	strex	r3, r2, [r1]
 800bc6c:	617b      	str	r3, [r7, #20]
   return(result);
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d1e3      	bne.n	800bc3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bc74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bc78:	4619      	mov	r1, r3
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 f83e 	bl	800bcfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bc80:	e023      	b.n	800bcca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bc82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d009      	beq.n	800bca2 <HAL_UART_IRQHandler+0x4ea>
 800bc8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d003      	beq.n	800bca2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f000 f95d 	bl	800bf5a <UART_Transmit_IT>
    return;
 800bca0:	e014      	b.n	800bccc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00e      	beq.n	800bccc <HAL_UART_IRQHandler+0x514>
 800bcae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bcb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d008      	beq.n	800bccc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 f99d 	bl	800bffa <UART_EndTransmit_IT>
    return;
 800bcc0:	e004      	b.n	800bccc <HAL_UART_IRQHandler+0x514>
    return;
 800bcc2:	bf00      	nop
 800bcc4:	e002      	b.n	800bccc <HAL_UART_IRQHandler+0x514>
      return;
 800bcc6:	bf00      	nop
 800bcc8:	e000      	b.n	800bccc <HAL_UART_IRQHandler+0x514>
      return;
 800bcca:	bf00      	nop
  }
}
 800bccc:	37e8      	adds	r7, #232	@ 0xe8
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}
 800bcd2:	bf00      	nop

0800bcd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	b083      	sub	sp, #12
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bcdc:	bf00      	nop
 800bcde:	370c      	adds	r7, #12
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr

0800bce8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b083      	sub	sp, #12
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	460b      	mov	r3, r1
 800bd06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bd08:	bf00      	nop
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b090      	sub	sp, #64	@ 0x40
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	60f8      	str	r0, [r7, #12]
 800bd1c:	60b9      	str	r1, [r7, #8]
 800bd1e:	603b      	str	r3, [r7, #0]
 800bd20:	4613      	mov	r3, r2
 800bd22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd24:	e050      	b.n	800bdc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd2c:	d04c      	beq.n	800bdc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800bd2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d007      	beq.n	800bd44 <UART_WaitOnFlagUntilTimeout+0x30>
 800bd34:	f7fb f9ae 	bl	8007094 <HAL_GetTick>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d241      	bcs.n	800bdc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	330c      	adds	r3, #12
 800bd4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4e:	e853 3f00 	ldrex	r3, [r3]
 800bd52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd56:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800bd5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	330c      	adds	r3, #12
 800bd62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bd64:	637a      	str	r2, [r7, #52]	@ 0x34
 800bd66:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd6c:	e841 2300 	strex	r3, r2, [r1]
 800bd70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bd72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d1e5      	bne.n	800bd44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	3314      	adds	r3, #20
 800bd7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	e853 3f00 	ldrex	r3, [r3]
 800bd86:	613b      	str	r3, [r7, #16]
   return(result);
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	f023 0301 	bic.w	r3, r3, #1
 800bd8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	3314      	adds	r3, #20
 800bd96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bd98:	623a      	str	r2, [r7, #32]
 800bd9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd9c:	69f9      	ldr	r1, [r7, #28]
 800bd9e:	6a3a      	ldr	r2, [r7, #32]
 800bda0:	e841 2300 	strex	r3, r2, [r1]
 800bda4:	61bb      	str	r3, [r7, #24]
   return(result);
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d1e5      	bne.n	800bd78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2220      	movs	r2, #32
 800bdb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2220      	movs	r2, #32
 800bdb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	e00f      	b.n	800bde8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	681a      	ldr	r2, [r3, #0]
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	4013      	ands	r3, r2
 800bdd2:	68ba      	ldr	r2, [r7, #8]
 800bdd4:	429a      	cmp	r2, r3
 800bdd6:	bf0c      	ite	eq
 800bdd8:	2301      	moveq	r3, #1
 800bdda:	2300      	movne	r3, #0
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	461a      	mov	r2, r3
 800bde0:	79fb      	ldrb	r3, [r7, #7]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d09f      	beq.n	800bd26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bde6:	2300      	movs	r3, #0
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3740      	adds	r7, #64	@ 0x40
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b085      	sub	sp, #20
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	60f8      	str	r0, [r7, #12]
 800bdf8:	60b9      	str	r1, [r7, #8]
 800bdfa:	4613      	mov	r3, r2
 800bdfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	88fa      	ldrh	r2, [r7, #6]
 800be08:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	88fa      	ldrh	r2, [r7, #6]
 800be0e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2200      	movs	r2, #0
 800be14:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2222      	movs	r2, #34	@ 0x22
 800be1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	2200      	movs	r2, #0
 800be22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	691b      	ldr	r3, [r3, #16]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d007      	beq.n	800be3e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	68da      	ldr	r2, [r3, #12]
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be3c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	695a      	ldr	r2, [r3, #20]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f042 0201 	orr.w	r2, r2, #1
 800be4c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	68da      	ldr	r2, [r3, #12]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f042 0220 	orr.w	r2, r2, #32
 800be5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800be5e:	2300      	movs	r3, #0
}
 800be60:	4618      	mov	r0, r3
 800be62:	3714      	adds	r7, #20
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr

0800be6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b095      	sub	sp, #84	@ 0x54
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	330c      	adds	r3, #12
 800be7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be7e:	e853 3f00 	ldrex	r3, [r3]
 800be82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	330c      	adds	r3, #12
 800be92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800be94:	643a      	str	r2, [r7, #64]	@ 0x40
 800be96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800be9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be9c:	e841 2300 	strex	r3, r2, [r1]
 800bea0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d1e5      	bne.n	800be74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	3314      	adds	r3, #20
 800beae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beb0:	6a3b      	ldr	r3, [r7, #32]
 800beb2:	e853 3f00 	ldrex	r3, [r3]
 800beb6:	61fb      	str	r3, [r7, #28]
   return(result);
 800beb8:	69fb      	ldr	r3, [r7, #28]
 800beba:	f023 0301 	bic.w	r3, r3, #1
 800bebe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	3314      	adds	r3, #20
 800bec6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bec8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800beca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800becc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bed0:	e841 2300 	strex	r3, r2, [r1]
 800bed4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d1e5      	bne.n	800bea8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d119      	bne.n	800bf18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	330c      	adds	r3, #12
 800beea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	e853 3f00 	ldrex	r3, [r3]
 800bef2:	60bb      	str	r3, [r7, #8]
   return(result);
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	f023 0310 	bic.w	r3, r3, #16
 800befa:	647b      	str	r3, [r7, #68]	@ 0x44
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	330c      	adds	r3, #12
 800bf02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf04:	61ba      	str	r2, [r7, #24]
 800bf06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf08:	6979      	ldr	r1, [r7, #20]
 800bf0a:	69ba      	ldr	r2, [r7, #24]
 800bf0c:	e841 2300 	strex	r3, r2, [r1]
 800bf10:	613b      	str	r3, [r7, #16]
   return(result);
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d1e5      	bne.n	800bee4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2220      	movs	r2, #32
 800bf1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2200      	movs	r2, #0
 800bf24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bf26:	bf00      	nop
 800bf28:	3754      	adds	r7, #84	@ 0x54
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf30:	4770      	bx	lr

0800bf32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b084      	sub	sp, #16
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2200      	movs	r2, #0
 800bf44:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bf4c:	68f8      	ldr	r0, [r7, #12]
 800bf4e:	f7ff fecb 	bl	800bce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf52:	bf00      	nop
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bf5a:	b480      	push	{r7}
 800bf5c:	b085      	sub	sp, #20
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf68:	b2db      	uxtb	r3, r3
 800bf6a:	2b21      	cmp	r3, #33	@ 0x21
 800bf6c:	d13e      	bne.n	800bfec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	689b      	ldr	r3, [r3, #8]
 800bf72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf76:	d114      	bne.n	800bfa2 <UART_Transmit_IT+0x48>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	691b      	ldr	r3, [r3, #16]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d110      	bne.n	800bfa2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6a1b      	ldr	r3, [r3, #32]
 800bf84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	881b      	ldrh	r3, [r3, #0]
 800bf8a:	461a      	mov	r2, r3
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bf94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6a1b      	ldr	r3, [r3, #32]
 800bf9a:	1c9a      	adds	r2, r3, #2
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	621a      	str	r2, [r3, #32]
 800bfa0:	e008      	b.n	800bfb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6a1b      	ldr	r3, [r3, #32]
 800bfa6:	1c59      	adds	r1, r3, #1
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	6211      	str	r1, [r2, #32]
 800bfac:	781a      	ldrb	r2, [r3, #0]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	3b01      	subs	r3, #1
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d10f      	bne.n	800bfe8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	68da      	ldr	r2, [r3, #12]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bfd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	68da      	ldr	r2, [r3, #12]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bfe6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	e000      	b.n	800bfee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bfec:	2302      	movs	r3, #2
  }
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3714      	adds	r7, #20
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr

0800bffa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bffa:	b580      	push	{r7, lr}
 800bffc:	b082      	sub	sp, #8
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	68da      	ldr	r2, [r3, #12]
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c010:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2220      	movs	r2, #32
 800c016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f7ff fe5a 	bl	800bcd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b08c      	sub	sp, #48	@ 0x30
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c038:	b2db      	uxtb	r3, r3
 800c03a:	2b22      	cmp	r3, #34	@ 0x22
 800c03c:	f040 80ab 	bne.w	800c196 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c048:	d117      	bne.n	800c07a <UART_Receive_IT+0x50>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d113      	bne.n	800c07a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c052:	2300      	movs	r3, #0
 800c054:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c05a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	b29b      	uxth	r3, r3
 800c064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c068:	b29a      	uxth	r2, r3
 800c06a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c072:	1c9a      	adds	r2, r3, #2
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	629a      	str	r2, [r3, #40]	@ 0x28
 800c078:	e026      	b.n	800c0c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c07e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800c080:	2300      	movs	r3, #0
 800c082:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	689b      	ldr	r3, [r3, #8]
 800c088:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c08c:	d007      	beq.n	800c09e <UART_Receive_IT+0x74>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d10a      	bne.n	800c0ac <UART_Receive_IT+0x82>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	691b      	ldr	r3, [r3, #16]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d106      	bne.n	800c0ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	b2da      	uxtb	r2, r3
 800c0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a8:	701a      	strb	r2, [r3, #0]
 800c0aa:	e008      	b.n	800c0be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c0b8:	b2da      	uxtb	r2, r3
 800c0ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0c2:	1c5a      	adds	r2, r3, #1
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c0cc:	b29b      	uxth	r3, r3
 800c0ce:	3b01      	subs	r3, #1
 800c0d0:	b29b      	uxth	r3, r3
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	4619      	mov	r1, r3
 800c0d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d15a      	bne.n	800c192 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	68da      	ldr	r2, [r3, #12]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f022 0220 	bic.w	r2, r2, #32
 800c0ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68da      	ldr	r2, [r3, #12]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c0fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	695a      	ldr	r2, [r3, #20]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f022 0201 	bic.w	r2, r2, #1
 800c10a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2220      	movs	r2, #32
 800c110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d135      	bne.n	800c188 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2200      	movs	r2, #0
 800c120:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	330c      	adds	r3, #12
 800c128:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	e853 3f00 	ldrex	r3, [r3]
 800c130:	613b      	str	r3, [r7, #16]
   return(result);
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	f023 0310 	bic.w	r3, r3, #16
 800c138:	627b      	str	r3, [r7, #36]	@ 0x24
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	330c      	adds	r3, #12
 800c140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c142:	623a      	str	r2, [r7, #32]
 800c144:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c146:	69f9      	ldr	r1, [r7, #28]
 800c148:	6a3a      	ldr	r2, [r7, #32]
 800c14a:	e841 2300 	strex	r3, r2, [r1]
 800c14e:	61bb      	str	r3, [r7, #24]
   return(result);
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1e5      	bne.n	800c122 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	f003 0310 	and.w	r3, r3, #16
 800c160:	2b10      	cmp	r3, #16
 800c162:	d10a      	bne.n	800c17a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c164:	2300      	movs	r3, #0
 800c166:	60fb      	str	r3, [r7, #12]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	60fb      	str	r3, [r7, #12]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	60fb      	str	r3, [r7, #12]
 800c178:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c17e:	4619      	mov	r1, r3
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f7ff fdbb 	bl	800bcfc <HAL_UARTEx_RxEventCallback>
 800c186:	e002      	b.n	800c18e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	f7f5 fdc7 	bl	8001d1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c18e:	2300      	movs	r3, #0
 800c190:	e002      	b.n	800c198 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c192:	2300      	movs	r3, #0
 800c194:	e000      	b.n	800c198 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c196:	2302      	movs	r3, #2
  }
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3730      	adds	r7, #48	@ 0x30
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c1a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c1a4:	b0c0      	sub	sp, #256	@ 0x100
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c1ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	691b      	ldr	r3, [r3, #16]
 800c1b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1bc:	68d9      	ldr	r1, [r3, #12]
 800c1be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	ea40 0301 	orr.w	r3, r0, r1
 800c1c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c1ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1ce:	689a      	ldr	r2, [r3, #8]
 800c1d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	431a      	orrs	r2, r3
 800c1d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1dc:	695b      	ldr	r3, [r3, #20]
 800c1de:	431a      	orrs	r2, r3
 800c1e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1e4:	69db      	ldr	r3, [r3, #28]
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c1ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c1f8:	f021 010c 	bic.w	r1, r1, #12
 800c1fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c200:	681a      	ldr	r2, [r3, #0]
 800c202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c206:	430b      	orrs	r3, r1
 800c208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c20a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	695b      	ldr	r3, [r3, #20]
 800c212:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c21a:	6999      	ldr	r1, [r3, #24]
 800c21c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c220:	681a      	ldr	r2, [r3, #0]
 800c222:	ea40 0301 	orr.w	r3, r0, r1
 800c226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c22c:	681a      	ldr	r2, [r3, #0]
 800c22e:	4b8f      	ldr	r3, [pc, #572]	@ (800c46c <UART_SetConfig+0x2cc>)
 800c230:	429a      	cmp	r2, r3
 800c232:	d005      	beq.n	800c240 <UART_SetConfig+0xa0>
 800c234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c238:	681a      	ldr	r2, [r3, #0]
 800c23a:	4b8d      	ldr	r3, [pc, #564]	@ (800c470 <UART_SetConfig+0x2d0>)
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d104      	bne.n	800c24a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c240:	f7fd fc16 	bl	8009a70 <HAL_RCC_GetPCLK2Freq>
 800c244:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c248:	e003      	b.n	800c252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c24a:	f7fd fbfd 	bl	8009a48 <HAL_RCC_GetPCLK1Freq>
 800c24e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c256:	69db      	ldr	r3, [r3, #28]
 800c258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c25c:	f040 810c 	bne.w	800c478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c264:	2200      	movs	r2, #0
 800c266:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c26a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c26e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c272:	4622      	mov	r2, r4
 800c274:	462b      	mov	r3, r5
 800c276:	1891      	adds	r1, r2, r2
 800c278:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c27a:	415b      	adcs	r3, r3
 800c27c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c27e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c282:	4621      	mov	r1, r4
 800c284:	eb12 0801 	adds.w	r8, r2, r1
 800c288:	4629      	mov	r1, r5
 800c28a:	eb43 0901 	adc.w	r9, r3, r1
 800c28e:	f04f 0200 	mov.w	r2, #0
 800c292:	f04f 0300 	mov.w	r3, #0
 800c296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c29a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c29e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c2a2:	4690      	mov	r8, r2
 800c2a4:	4699      	mov	r9, r3
 800c2a6:	4623      	mov	r3, r4
 800c2a8:	eb18 0303 	adds.w	r3, r8, r3
 800c2ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c2b0:	462b      	mov	r3, r5
 800c2b2:	eb49 0303 	adc.w	r3, r9, r3
 800c2b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c2ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2be:	685b      	ldr	r3, [r3, #4]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c2c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c2ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	18db      	adds	r3, r3, r3
 800c2d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2d4:	4613      	mov	r3, r2
 800c2d6:	eb42 0303 	adc.w	r3, r2, r3
 800c2da:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c2e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c2e4:	f7f4 fcd0 	bl	8000c88 <__aeabi_uldivmod>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	4b61      	ldr	r3, [pc, #388]	@ (800c474 <UART_SetConfig+0x2d4>)
 800c2ee:	fba3 2302 	umull	r2, r3, r3, r2
 800c2f2:	095b      	lsrs	r3, r3, #5
 800c2f4:	011c      	lsls	r4, r3, #4
 800c2f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c300:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c308:	4642      	mov	r2, r8
 800c30a:	464b      	mov	r3, r9
 800c30c:	1891      	adds	r1, r2, r2
 800c30e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c310:	415b      	adcs	r3, r3
 800c312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c318:	4641      	mov	r1, r8
 800c31a:	eb12 0a01 	adds.w	sl, r2, r1
 800c31e:	4649      	mov	r1, r9
 800c320:	eb43 0b01 	adc.w	fp, r3, r1
 800c324:	f04f 0200 	mov.w	r2, #0
 800c328:	f04f 0300 	mov.w	r3, #0
 800c32c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c338:	4692      	mov	sl, r2
 800c33a:	469b      	mov	fp, r3
 800c33c:	4643      	mov	r3, r8
 800c33e:	eb1a 0303 	adds.w	r3, sl, r3
 800c342:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c346:	464b      	mov	r3, r9
 800c348:	eb4b 0303 	adc.w	r3, fp, r3
 800c34c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c35c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c364:	460b      	mov	r3, r1
 800c366:	18db      	adds	r3, r3, r3
 800c368:	643b      	str	r3, [r7, #64]	@ 0x40
 800c36a:	4613      	mov	r3, r2
 800c36c:	eb42 0303 	adc.w	r3, r2, r3
 800c370:	647b      	str	r3, [r7, #68]	@ 0x44
 800c372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c37a:	f7f4 fc85 	bl	8000c88 <__aeabi_uldivmod>
 800c37e:	4602      	mov	r2, r0
 800c380:	460b      	mov	r3, r1
 800c382:	4611      	mov	r1, r2
 800c384:	4b3b      	ldr	r3, [pc, #236]	@ (800c474 <UART_SetConfig+0x2d4>)
 800c386:	fba3 2301 	umull	r2, r3, r3, r1
 800c38a:	095b      	lsrs	r3, r3, #5
 800c38c:	2264      	movs	r2, #100	@ 0x64
 800c38e:	fb02 f303 	mul.w	r3, r2, r3
 800c392:	1acb      	subs	r3, r1, r3
 800c394:	00db      	lsls	r3, r3, #3
 800c396:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c39a:	4b36      	ldr	r3, [pc, #216]	@ (800c474 <UART_SetConfig+0x2d4>)
 800c39c:	fba3 2302 	umull	r2, r3, r3, r2
 800c3a0:	095b      	lsrs	r3, r3, #5
 800c3a2:	005b      	lsls	r3, r3, #1
 800c3a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c3a8:	441c      	add	r4, r3
 800c3aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c3b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c3b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c3bc:	4642      	mov	r2, r8
 800c3be:	464b      	mov	r3, r9
 800c3c0:	1891      	adds	r1, r2, r2
 800c3c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c3c4:	415b      	adcs	r3, r3
 800c3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c3c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c3cc:	4641      	mov	r1, r8
 800c3ce:	1851      	adds	r1, r2, r1
 800c3d0:	6339      	str	r1, [r7, #48]	@ 0x30
 800c3d2:	4649      	mov	r1, r9
 800c3d4:	414b      	adcs	r3, r1
 800c3d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3d8:	f04f 0200 	mov.w	r2, #0
 800c3dc:	f04f 0300 	mov.w	r3, #0
 800c3e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c3e4:	4659      	mov	r1, fp
 800c3e6:	00cb      	lsls	r3, r1, #3
 800c3e8:	4651      	mov	r1, sl
 800c3ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c3ee:	4651      	mov	r1, sl
 800c3f0:	00ca      	lsls	r2, r1, #3
 800c3f2:	4610      	mov	r0, r2
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	4642      	mov	r2, r8
 800c3fa:	189b      	adds	r3, r3, r2
 800c3fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c400:	464b      	mov	r3, r9
 800c402:	460a      	mov	r2, r1
 800c404:	eb42 0303 	adc.w	r3, r2, r3
 800c408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c40c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c418:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c41c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c420:	460b      	mov	r3, r1
 800c422:	18db      	adds	r3, r3, r3
 800c424:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c426:	4613      	mov	r3, r2
 800c428:	eb42 0303 	adc.w	r3, r2, r3
 800c42c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c42e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c436:	f7f4 fc27 	bl	8000c88 <__aeabi_uldivmod>
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	4b0d      	ldr	r3, [pc, #52]	@ (800c474 <UART_SetConfig+0x2d4>)
 800c440:	fba3 1302 	umull	r1, r3, r3, r2
 800c444:	095b      	lsrs	r3, r3, #5
 800c446:	2164      	movs	r1, #100	@ 0x64
 800c448:	fb01 f303 	mul.w	r3, r1, r3
 800c44c:	1ad3      	subs	r3, r2, r3
 800c44e:	00db      	lsls	r3, r3, #3
 800c450:	3332      	adds	r3, #50	@ 0x32
 800c452:	4a08      	ldr	r2, [pc, #32]	@ (800c474 <UART_SetConfig+0x2d4>)
 800c454:	fba2 2303 	umull	r2, r3, r2, r3
 800c458:	095b      	lsrs	r3, r3, #5
 800c45a:	f003 0207 	and.w	r2, r3, #7
 800c45e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	4422      	add	r2, r4
 800c466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c468:	e106      	b.n	800c678 <UART_SetConfig+0x4d8>
 800c46a:	bf00      	nop
 800c46c:	40011000 	.word	0x40011000
 800c470:	40011400 	.word	0x40011400
 800c474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c47c:	2200      	movs	r2, #0
 800c47e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c482:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c48a:	4642      	mov	r2, r8
 800c48c:	464b      	mov	r3, r9
 800c48e:	1891      	adds	r1, r2, r2
 800c490:	6239      	str	r1, [r7, #32]
 800c492:	415b      	adcs	r3, r3
 800c494:	627b      	str	r3, [r7, #36]	@ 0x24
 800c496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c49a:	4641      	mov	r1, r8
 800c49c:	1854      	adds	r4, r2, r1
 800c49e:	4649      	mov	r1, r9
 800c4a0:	eb43 0501 	adc.w	r5, r3, r1
 800c4a4:	f04f 0200 	mov.w	r2, #0
 800c4a8:	f04f 0300 	mov.w	r3, #0
 800c4ac:	00eb      	lsls	r3, r5, #3
 800c4ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c4b2:	00e2      	lsls	r2, r4, #3
 800c4b4:	4614      	mov	r4, r2
 800c4b6:	461d      	mov	r5, r3
 800c4b8:	4643      	mov	r3, r8
 800c4ba:	18e3      	adds	r3, r4, r3
 800c4bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c4c0:	464b      	mov	r3, r9
 800c4c2:	eb45 0303 	adc.w	r3, r5, r3
 800c4c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c4ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c4ce:	685b      	ldr	r3, [r3, #4]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c4d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c4da:	f04f 0200 	mov.w	r2, #0
 800c4de:	f04f 0300 	mov.w	r3, #0
 800c4e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c4e6:	4629      	mov	r1, r5
 800c4e8:	008b      	lsls	r3, r1, #2
 800c4ea:	4621      	mov	r1, r4
 800c4ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c4f0:	4621      	mov	r1, r4
 800c4f2:	008a      	lsls	r2, r1, #2
 800c4f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c4f8:	f7f4 fbc6 	bl	8000c88 <__aeabi_uldivmod>
 800c4fc:	4602      	mov	r2, r0
 800c4fe:	460b      	mov	r3, r1
 800c500:	4b60      	ldr	r3, [pc, #384]	@ (800c684 <UART_SetConfig+0x4e4>)
 800c502:	fba3 2302 	umull	r2, r3, r3, r2
 800c506:	095b      	lsrs	r3, r3, #5
 800c508:	011c      	lsls	r4, r3, #4
 800c50a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c50e:	2200      	movs	r2, #0
 800c510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c514:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c51c:	4642      	mov	r2, r8
 800c51e:	464b      	mov	r3, r9
 800c520:	1891      	adds	r1, r2, r2
 800c522:	61b9      	str	r1, [r7, #24]
 800c524:	415b      	adcs	r3, r3
 800c526:	61fb      	str	r3, [r7, #28]
 800c528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c52c:	4641      	mov	r1, r8
 800c52e:	1851      	adds	r1, r2, r1
 800c530:	6139      	str	r1, [r7, #16]
 800c532:	4649      	mov	r1, r9
 800c534:	414b      	adcs	r3, r1
 800c536:	617b      	str	r3, [r7, #20]
 800c538:	f04f 0200 	mov.w	r2, #0
 800c53c:	f04f 0300 	mov.w	r3, #0
 800c540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c544:	4659      	mov	r1, fp
 800c546:	00cb      	lsls	r3, r1, #3
 800c548:	4651      	mov	r1, sl
 800c54a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c54e:	4651      	mov	r1, sl
 800c550:	00ca      	lsls	r2, r1, #3
 800c552:	4610      	mov	r0, r2
 800c554:	4619      	mov	r1, r3
 800c556:	4603      	mov	r3, r0
 800c558:	4642      	mov	r2, r8
 800c55a:	189b      	adds	r3, r3, r2
 800c55c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c560:	464b      	mov	r3, r9
 800c562:	460a      	mov	r2, r1
 800c564:	eb42 0303 	adc.w	r3, r2, r3
 800c568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c570:	685b      	ldr	r3, [r3, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c576:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c578:	f04f 0200 	mov.w	r2, #0
 800c57c:	f04f 0300 	mov.w	r3, #0
 800c580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c584:	4649      	mov	r1, r9
 800c586:	008b      	lsls	r3, r1, #2
 800c588:	4641      	mov	r1, r8
 800c58a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c58e:	4641      	mov	r1, r8
 800c590:	008a      	lsls	r2, r1, #2
 800c592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c596:	f7f4 fb77 	bl	8000c88 <__aeabi_uldivmod>
 800c59a:	4602      	mov	r2, r0
 800c59c:	460b      	mov	r3, r1
 800c59e:	4611      	mov	r1, r2
 800c5a0:	4b38      	ldr	r3, [pc, #224]	@ (800c684 <UART_SetConfig+0x4e4>)
 800c5a2:	fba3 2301 	umull	r2, r3, r3, r1
 800c5a6:	095b      	lsrs	r3, r3, #5
 800c5a8:	2264      	movs	r2, #100	@ 0x64
 800c5aa:	fb02 f303 	mul.w	r3, r2, r3
 800c5ae:	1acb      	subs	r3, r1, r3
 800c5b0:	011b      	lsls	r3, r3, #4
 800c5b2:	3332      	adds	r3, #50	@ 0x32
 800c5b4:	4a33      	ldr	r2, [pc, #204]	@ (800c684 <UART_SetConfig+0x4e4>)
 800c5b6:	fba2 2303 	umull	r2, r3, r2, r3
 800c5ba:	095b      	lsrs	r3, r3, #5
 800c5bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c5c0:	441c      	add	r4, r3
 800c5c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	673b      	str	r3, [r7, #112]	@ 0x70
 800c5ca:	677a      	str	r2, [r7, #116]	@ 0x74
 800c5cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c5d0:	4642      	mov	r2, r8
 800c5d2:	464b      	mov	r3, r9
 800c5d4:	1891      	adds	r1, r2, r2
 800c5d6:	60b9      	str	r1, [r7, #8]
 800c5d8:	415b      	adcs	r3, r3
 800c5da:	60fb      	str	r3, [r7, #12]
 800c5dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c5e0:	4641      	mov	r1, r8
 800c5e2:	1851      	adds	r1, r2, r1
 800c5e4:	6039      	str	r1, [r7, #0]
 800c5e6:	4649      	mov	r1, r9
 800c5e8:	414b      	adcs	r3, r1
 800c5ea:	607b      	str	r3, [r7, #4]
 800c5ec:	f04f 0200 	mov.w	r2, #0
 800c5f0:	f04f 0300 	mov.w	r3, #0
 800c5f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c5f8:	4659      	mov	r1, fp
 800c5fa:	00cb      	lsls	r3, r1, #3
 800c5fc:	4651      	mov	r1, sl
 800c5fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c602:	4651      	mov	r1, sl
 800c604:	00ca      	lsls	r2, r1, #3
 800c606:	4610      	mov	r0, r2
 800c608:	4619      	mov	r1, r3
 800c60a:	4603      	mov	r3, r0
 800c60c:	4642      	mov	r2, r8
 800c60e:	189b      	adds	r3, r3, r2
 800c610:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c612:	464b      	mov	r3, r9
 800c614:	460a      	mov	r2, r1
 800c616:	eb42 0303 	adc.w	r3, r2, r3
 800c61a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c61c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c620:	685b      	ldr	r3, [r3, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	663b      	str	r3, [r7, #96]	@ 0x60
 800c626:	667a      	str	r2, [r7, #100]	@ 0x64
 800c628:	f04f 0200 	mov.w	r2, #0
 800c62c:	f04f 0300 	mov.w	r3, #0
 800c630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c634:	4649      	mov	r1, r9
 800c636:	008b      	lsls	r3, r1, #2
 800c638:	4641      	mov	r1, r8
 800c63a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c63e:	4641      	mov	r1, r8
 800c640:	008a      	lsls	r2, r1, #2
 800c642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c646:	f7f4 fb1f 	bl	8000c88 <__aeabi_uldivmod>
 800c64a:	4602      	mov	r2, r0
 800c64c:	460b      	mov	r3, r1
 800c64e:	4b0d      	ldr	r3, [pc, #52]	@ (800c684 <UART_SetConfig+0x4e4>)
 800c650:	fba3 1302 	umull	r1, r3, r3, r2
 800c654:	095b      	lsrs	r3, r3, #5
 800c656:	2164      	movs	r1, #100	@ 0x64
 800c658:	fb01 f303 	mul.w	r3, r1, r3
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	011b      	lsls	r3, r3, #4
 800c660:	3332      	adds	r3, #50	@ 0x32
 800c662:	4a08      	ldr	r2, [pc, #32]	@ (800c684 <UART_SetConfig+0x4e4>)
 800c664:	fba2 2303 	umull	r2, r3, r2, r3
 800c668:	095b      	lsrs	r3, r3, #5
 800c66a:	f003 020f 	and.w	r2, r3, #15
 800c66e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	4422      	add	r2, r4
 800c676:	609a      	str	r2, [r3, #8]
}
 800c678:	bf00      	nop
 800c67a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c67e:	46bd      	mov	sp, r7
 800c680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c684:	51eb851f 	.word	0x51eb851f

0800c688 <__NVIC_SetPriority>:
{
 800c688:	b480      	push	{r7}
 800c68a:	b083      	sub	sp, #12
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	4603      	mov	r3, r0
 800c690:	6039      	str	r1, [r7, #0]
 800c692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	db0a      	blt.n	800c6b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	b2da      	uxtb	r2, r3
 800c6a0:	490c      	ldr	r1, [pc, #48]	@ (800c6d4 <__NVIC_SetPriority+0x4c>)
 800c6a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c6a6:	0112      	lsls	r2, r2, #4
 800c6a8:	b2d2      	uxtb	r2, r2
 800c6aa:	440b      	add	r3, r1
 800c6ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c6b0:	e00a      	b.n	800c6c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	4908      	ldr	r1, [pc, #32]	@ (800c6d8 <__NVIC_SetPriority+0x50>)
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	f003 030f 	and.w	r3, r3, #15
 800c6be:	3b04      	subs	r3, #4
 800c6c0:	0112      	lsls	r2, r2, #4
 800c6c2:	b2d2      	uxtb	r2, r2
 800c6c4:	440b      	add	r3, r1
 800c6c6:	761a      	strb	r2, [r3, #24]
}
 800c6c8:	bf00      	nop
 800c6ca:	370c      	adds	r7, #12
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d2:	4770      	bx	lr
 800c6d4:	e000e100 	.word	0xe000e100
 800c6d8:	e000ed00 	.word	0xe000ed00

0800c6dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c6e0:	2100      	movs	r1, #0
 800c6e2:	f06f 0004 	mvn.w	r0, #4
 800c6e6:	f7ff ffcf 	bl	800c688 <__NVIC_SetPriority>
#endif
}
 800c6ea:	bf00      	nop
 800c6ec:	bd80      	pop	{r7, pc}
	...

0800c6f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c6f0:	b480      	push	{r7}
 800c6f2:	b083      	sub	sp, #12
 800c6f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6f6:	f3ef 8305 	mrs	r3, IPSR
 800c6fa:	603b      	str	r3, [r7, #0]
  return(result);
 800c6fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d003      	beq.n	800c70a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c702:	f06f 0305 	mvn.w	r3, #5
 800c706:	607b      	str	r3, [r7, #4]
 800c708:	e00c      	b.n	800c724 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c70a:	4b0a      	ldr	r3, [pc, #40]	@ (800c734 <osKernelInitialize+0x44>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d105      	bne.n	800c71e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c712:	4b08      	ldr	r3, [pc, #32]	@ (800c734 <osKernelInitialize+0x44>)
 800c714:	2201      	movs	r2, #1
 800c716:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c718:	2300      	movs	r3, #0
 800c71a:	607b      	str	r3, [r7, #4]
 800c71c:	e002      	b.n	800c724 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c71e:	f04f 33ff 	mov.w	r3, #4294967295
 800c722:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c724:	687b      	ldr	r3, [r7, #4]
}
 800c726:	4618      	mov	r0, r3
 800c728:	370c      	adds	r7, #12
 800c72a:	46bd      	mov	sp, r7
 800c72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c730:	4770      	bx	lr
 800c732:	bf00      	nop
 800c734:	20000b54 	.word	0x20000b54

0800c738 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c738:	b580      	push	{r7, lr}
 800c73a:	b082      	sub	sp, #8
 800c73c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c73e:	f3ef 8305 	mrs	r3, IPSR
 800c742:	603b      	str	r3, [r7, #0]
  return(result);
 800c744:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c74a:	f06f 0305 	mvn.w	r3, #5
 800c74e:	607b      	str	r3, [r7, #4]
 800c750:	e010      	b.n	800c774 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c752:	4b0b      	ldr	r3, [pc, #44]	@ (800c780 <osKernelStart+0x48>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b01      	cmp	r3, #1
 800c758:	d109      	bne.n	800c76e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c75a:	f7ff ffbf 	bl	800c6dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c75e:	4b08      	ldr	r3, [pc, #32]	@ (800c780 <osKernelStart+0x48>)
 800c760:	2202      	movs	r2, #2
 800c762:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c764:	f001 f87a 	bl	800d85c <vTaskStartScheduler>
      stat = osOK;
 800c768:	2300      	movs	r3, #0
 800c76a:	607b      	str	r3, [r7, #4]
 800c76c:	e002      	b.n	800c774 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c76e:	f04f 33ff 	mov.w	r3, #4294967295
 800c772:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c774:	687b      	ldr	r3, [r7, #4]
}
 800c776:	4618      	mov	r0, r3
 800c778:	3708      	adds	r7, #8
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	20000b54 	.word	0x20000b54

0800c784 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c784:	b580      	push	{r7, lr}
 800c786:	b08e      	sub	sp, #56	@ 0x38
 800c788:	af04      	add	r7, sp, #16
 800c78a:	60f8      	str	r0, [r7, #12]
 800c78c:	60b9      	str	r1, [r7, #8]
 800c78e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c790:	2300      	movs	r3, #0
 800c792:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c794:	f3ef 8305 	mrs	r3, IPSR
 800c798:	617b      	str	r3, [r7, #20]
  return(result);
 800c79a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d17e      	bne.n	800c89e <osThreadNew+0x11a>
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d07b      	beq.n	800c89e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c7a6:	2380      	movs	r3, #128	@ 0x80
 800c7a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c7aa:	2318      	movs	r3, #24
 800c7ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c7b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c7b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d045      	beq.n	800c84a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d002      	beq.n	800c7cc <osThreadNew+0x48>
        name = attr->name;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	699b      	ldr	r3, [r3, #24]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d002      	beq.n	800c7da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	699b      	ldr	r3, [r3, #24]
 800c7d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c7da:	69fb      	ldr	r3, [r7, #28]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d008      	beq.n	800c7f2 <osThreadNew+0x6e>
 800c7e0:	69fb      	ldr	r3, [r7, #28]
 800c7e2:	2b38      	cmp	r3, #56	@ 0x38
 800c7e4:	d805      	bhi.n	800c7f2 <osThreadNew+0x6e>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	f003 0301 	and.w	r3, r3, #1
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d001      	beq.n	800c7f6 <osThreadNew+0x72>
        return (NULL);
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	e054      	b.n	800c8a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	695b      	ldr	r3, [r3, #20]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d003      	beq.n	800c806 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	695b      	ldr	r3, [r3, #20]
 800c802:	089b      	lsrs	r3, r3, #2
 800c804:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	689b      	ldr	r3, [r3, #8]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d00e      	beq.n	800c82c <osThreadNew+0xa8>
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	68db      	ldr	r3, [r3, #12]
 800c812:	2b5b      	cmp	r3, #91	@ 0x5b
 800c814:	d90a      	bls.n	800c82c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d006      	beq.n	800c82c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	695b      	ldr	r3, [r3, #20]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d002      	beq.n	800c82c <osThreadNew+0xa8>
        mem = 1;
 800c826:	2301      	movs	r3, #1
 800c828:	61bb      	str	r3, [r7, #24]
 800c82a:	e010      	b.n	800c84e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d10c      	bne.n	800c84e <osThreadNew+0xca>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d108      	bne.n	800c84e <osThreadNew+0xca>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	691b      	ldr	r3, [r3, #16]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d104      	bne.n	800c84e <osThreadNew+0xca>
          mem = 0;
 800c844:	2300      	movs	r3, #0
 800c846:	61bb      	str	r3, [r7, #24]
 800c848:	e001      	b.n	800c84e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c84a:	2300      	movs	r3, #0
 800c84c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c84e:	69bb      	ldr	r3, [r7, #24]
 800c850:	2b01      	cmp	r3, #1
 800c852:	d110      	bne.n	800c876 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c85c:	9202      	str	r2, [sp, #8]
 800c85e:	9301      	str	r3, [sp, #4]
 800c860:	69fb      	ldr	r3, [r7, #28]
 800c862:	9300      	str	r3, [sp, #0]
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	6a3a      	ldr	r2, [r7, #32]
 800c868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c86a:	68f8      	ldr	r0, [r7, #12]
 800c86c:	f000 fe1a 	bl	800d4a4 <xTaskCreateStatic>
 800c870:	4603      	mov	r3, r0
 800c872:	613b      	str	r3, [r7, #16]
 800c874:	e013      	b.n	800c89e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d110      	bne.n	800c89e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c87c:	6a3b      	ldr	r3, [r7, #32]
 800c87e:	b29a      	uxth	r2, r3
 800c880:	f107 0310 	add.w	r3, r7, #16
 800c884:	9301      	str	r3, [sp, #4]
 800c886:	69fb      	ldr	r3, [r7, #28]
 800c888:	9300      	str	r3, [sp, #0]
 800c88a:	68bb      	ldr	r3, [r7, #8]
 800c88c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c88e:	68f8      	ldr	r0, [r7, #12]
 800c890:	f000 fe68 	bl	800d564 <xTaskCreate>
 800c894:	4603      	mov	r3, r0
 800c896:	2b01      	cmp	r3, #1
 800c898:	d001      	beq.n	800c89e <osThreadNew+0x11a>
            hTask = NULL;
 800c89a:	2300      	movs	r3, #0
 800c89c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c89e:	693b      	ldr	r3, [r7, #16]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3728      	adds	r7, #40	@ 0x28
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8b0:	f3ef 8305 	mrs	r3, IPSR
 800c8b4:	60bb      	str	r3, [r7, #8]
  return(result);
 800c8b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d003      	beq.n	800c8c4 <osDelay+0x1c>
    stat = osErrorISR;
 800c8bc:	f06f 0305 	mvn.w	r3, #5
 800c8c0:	60fb      	str	r3, [r7, #12]
 800c8c2:	e007      	b.n	800c8d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d002      	beq.n	800c8d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c8ce:	6878      	ldr	r0, [r7, #4]
 800c8d0:	f000 ff8e 	bl	800d7f0 <vTaskDelay>
    }
  }

  return (stat);
 800c8d4:	68fb      	ldr	r3, [r7, #12]
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3710      	adds	r7, #16
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
	...

0800c8e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c8e0:	b480      	push	{r7}
 800c8e2:	b085      	sub	sp, #20
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	4a07      	ldr	r2, [pc, #28]	@ (800c90c <vApplicationGetIdleTaskMemory+0x2c>)
 800c8f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	4a06      	ldr	r2, [pc, #24]	@ (800c910 <vApplicationGetIdleTaskMemory+0x30>)
 800c8f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2280      	movs	r2, #128	@ 0x80
 800c8fc:	601a      	str	r2, [r3, #0]
}
 800c8fe:	bf00      	nop
 800c900:	3714      	adds	r7, #20
 800c902:	46bd      	mov	sp, r7
 800c904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c908:	4770      	bx	lr
 800c90a:	bf00      	nop
 800c90c:	20000b58 	.word	0x20000b58
 800c910:	20000bb4 	.word	0x20000bb4

0800c914 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	4a07      	ldr	r2, [pc, #28]	@ (800c940 <vApplicationGetTimerTaskMemory+0x2c>)
 800c924:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	4a06      	ldr	r2, [pc, #24]	@ (800c944 <vApplicationGetTimerTaskMemory+0x30>)
 800c92a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c932:	601a      	str	r2, [r3, #0]
}
 800c934:	bf00      	nop
 800c936:	3714      	adds	r7, #20
 800c938:	46bd      	mov	sp, r7
 800c93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93e:	4770      	bx	lr
 800c940:	20000db4 	.word	0x20000db4
 800c944:	20000e10 	.word	0x20000e10

0800c948 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f103 0208 	add.w	r2, r3, #8
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f04f 32ff 	mov.w	r2, #4294967295
 800c960:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f103 0208 	add.w	r2, r3, #8
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f103 0208 	add.w	r2, r3, #8
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2200      	movs	r2, #0
 800c97a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c97c:	bf00      	nop
 800c97e:	370c      	adds	r7, #12
 800c980:	46bd      	mov	sp, r7
 800c982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c986:	4770      	bx	lr

0800c988 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2200      	movs	r2, #0
 800c994:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c996:	bf00      	nop
 800c998:	370c      	adds	r7, #12
 800c99a:	46bd      	mov	sp, r7
 800c99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a0:	4770      	bx	lr

0800c9a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c9a2:	b480      	push	{r7}
 800c9a4:	b085      	sub	sp, #20
 800c9a6:	af00      	add	r7, sp, #0
 800c9a8:	6078      	str	r0, [r7, #4]
 800c9aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	68fa      	ldr	r2, [r7, #12]
 800c9b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	689a      	ldr	r2, [r3, #8]
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	689b      	ldr	r3, [r3, #8]
 800c9c4:	683a      	ldr	r2, [r7, #0]
 800c9c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	683a      	ldr	r2, [r7, #0]
 800c9cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	1c5a      	adds	r2, r3, #1
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	601a      	str	r2, [r3, #0]
}
 800c9de:	bf00      	nop
 800c9e0:	3714      	adds	r7, #20
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e8:	4770      	bx	lr

0800c9ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c9ea:	b480      	push	{r7}
 800c9ec:	b085      	sub	sp, #20
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6078      	str	r0, [r7, #4]
 800c9f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca00:	d103      	bne.n	800ca0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	691b      	ldr	r3, [r3, #16]
 800ca06:	60fb      	str	r3, [r7, #12]
 800ca08:	e00c      	b.n	800ca24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	3308      	adds	r3, #8
 800ca0e:	60fb      	str	r3, [r7, #12]
 800ca10:	e002      	b.n	800ca18 <vListInsert+0x2e>
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	60fb      	str	r3, [r7, #12]
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	685b      	ldr	r3, [r3, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	68ba      	ldr	r2, [r7, #8]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d2f6      	bcs.n	800ca12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	685a      	ldr	r2, [r3, #4]
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	685b      	ldr	r3, [r3, #4]
 800ca30:	683a      	ldr	r2, [r7, #0]
 800ca32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	68fa      	ldr	r2, [r7, #12]
 800ca38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	683a      	ldr	r2, [r7, #0]
 800ca3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	687a      	ldr	r2, [r7, #4]
 800ca44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	1c5a      	adds	r2, r3, #1
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	601a      	str	r2, [r3, #0]
}
 800ca50:	bf00      	nop
 800ca52:	3714      	adds	r7, #20
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr

0800ca5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b085      	sub	sp, #20
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	691b      	ldr	r3, [r3, #16]
 800ca68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	6892      	ldr	r2, [r2, #8]
 800ca72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	689b      	ldr	r3, [r3, #8]
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	6852      	ldr	r2, [r2, #4]
 800ca7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	685b      	ldr	r3, [r3, #4]
 800ca82:	687a      	ldr	r2, [r7, #4]
 800ca84:	429a      	cmp	r2, r3
 800ca86:	d103      	bne.n	800ca90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	689a      	ldr	r2, [r3, #8]
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	1e5a      	subs	r2, r3, #1
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b084      	sub	sp, #16
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
 800cab8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10b      	bne.n	800cadc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac8:	f383 8811 	msr	BASEPRI, r3
 800cacc:	f3bf 8f6f 	isb	sy
 800cad0:	f3bf 8f4f 	dsb	sy
 800cad4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800cad6:	bf00      	nop
 800cad8:	bf00      	nop
 800cada:	e7fd      	b.n	800cad8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cadc:	f002 f87c 	bl	800ebd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681a      	ldr	r2, [r3, #0]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cae8:	68f9      	ldr	r1, [r7, #12]
 800caea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800caec:	fb01 f303 	mul.w	r3, r1, r3
 800caf0:	441a      	add	r2, r3
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2200      	movs	r2, #0
 800cafa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb0c:	3b01      	subs	r3, #1
 800cb0e:	68f9      	ldr	r1, [r7, #12]
 800cb10:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cb12:	fb01 f303 	mul.w	r3, r1, r3
 800cb16:	441a      	add	r2, r3
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	22ff      	movs	r2, #255	@ 0xff
 800cb20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	22ff      	movs	r2, #255	@ 0xff
 800cb28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d114      	bne.n	800cb5c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	691b      	ldr	r3, [r3, #16]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d01a      	beq.n	800cb70 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	3310      	adds	r3, #16
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f001 f91a 	bl	800dd78 <xTaskRemoveFromEventList>
 800cb44:	4603      	mov	r3, r0
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d012      	beq.n	800cb70 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cb4a:	4b0d      	ldr	r3, [pc, #52]	@ (800cb80 <xQueueGenericReset+0xd0>)
 800cb4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb50:	601a      	str	r2, [r3, #0]
 800cb52:	f3bf 8f4f 	dsb	sy
 800cb56:	f3bf 8f6f 	isb	sy
 800cb5a:	e009      	b.n	800cb70 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	3310      	adds	r3, #16
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7ff fef1 	bl	800c948 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	3324      	adds	r3, #36	@ 0x24
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f7ff feec 	bl	800c948 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cb70:	f002 f864 	bl	800ec3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cb74:	2301      	movs	r3, #1
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3710      	adds	r7, #16
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	e000ed04 	.word	0xe000ed04

0800cb84 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b08e      	sub	sp, #56	@ 0x38
 800cb88:	af02      	add	r7, sp, #8
 800cb8a:	60f8      	str	r0, [r7, #12]
 800cb8c:	60b9      	str	r1, [r7, #8]
 800cb8e:	607a      	str	r2, [r7, #4]
 800cb90:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d10b      	bne.n	800cbb0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cb98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb9c:	f383 8811 	msr	BASEPRI, r3
 800cba0:	f3bf 8f6f 	isb	sy
 800cba4:	f3bf 8f4f 	dsb	sy
 800cba8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cbaa:	bf00      	nop
 800cbac:	bf00      	nop
 800cbae:	e7fd      	b.n	800cbac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10b      	bne.n	800cbce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbba:	f383 8811 	msr	BASEPRI, r3
 800cbbe:	f3bf 8f6f 	isb	sy
 800cbc2:	f3bf 8f4f 	dsb	sy
 800cbc6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cbc8:	bf00      	nop
 800cbca:	bf00      	nop
 800cbcc:	e7fd      	b.n	800cbca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <xQueueGenericCreateStatic+0x56>
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d001      	beq.n	800cbde <xQueueGenericCreateStatic+0x5a>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e000      	b.n	800cbe0 <xQueueGenericCreateStatic+0x5c>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10b      	bne.n	800cbfc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800cbe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe8:	f383 8811 	msr	BASEPRI, r3
 800cbec:	f3bf 8f6f 	isb	sy
 800cbf0:	f3bf 8f4f 	dsb	sy
 800cbf4:	623b      	str	r3, [r7, #32]
}
 800cbf6:	bf00      	nop
 800cbf8:	bf00      	nop
 800cbfa:	e7fd      	b.n	800cbf8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d102      	bne.n	800cc08 <xQueueGenericCreateStatic+0x84>
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <xQueueGenericCreateStatic+0x88>
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e000      	b.n	800cc0e <xQueueGenericCreateStatic+0x8a>
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d10b      	bne.n	800cc2a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800cc12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc16:	f383 8811 	msr	BASEPRI, r3
 800cc1a:	f3bf 8f6f 	isb	sy
 800cc1e:	f3bf 8f4f 	dsb	sy
 800cc22:	61fb      	str	r3, [r7, #28]
}
 800cc24:	bf00      	nop
 800cc26:	bf00      	nop
 800cc28:	e7fd      	b.n	800cc26 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cc2a:	2350      	movs	r3, #80	@ 0x50
 800cc2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	2b50      	cmp	r3, #80	@ 0x50
 800cc32:	d00b      	beq.n	800cc4c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800cc34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc38:	f383 8811 	msr	BASEPRI, r3
 800cc3c:	f3bf 8f6f 	isb	sy
 800cc40:	f3bf 8f4f 	dsb	sy
 800cc44:	61bb      	str	r3, [r7, #24]
}
 800cc46:	bf00      	nop
 800cc48:	bf00      	nop
 800cc4a:	e7fd      	b.n	800cc48 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cc4c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800cc52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00d      	beq.n	800cc74 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc5a:	2201      	movs	r2, #1
 800cc5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cc60:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800cc64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc66:	9300      	str	r3, [sp, #0]
 800cc68:	4613      	mov	r3, r2
 800cc6a:	687a      	ldr	r2, [r7, #4]
 800cc6c:	68b9      	ldr	r1, [r7, #8]
 800cc6e:	68f8      	ldr	r0, [r7, #12]
 800cc70:	f000 f805 	bl	800cc7e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cc74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3730      	adds	r7, #48	@ 0x30
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cc7e:	b580      	push	{r7, lr}
 800cc80:	b084      	sub	sp, #16
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	60f8      	str	r0, [r7, #12]
 800cc86:	60b9      	str	r1, [r7, #8]
 800cc88:	607a      	str	r2, [r7, #4]
 800cc8a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d103      	bne.n	800cc9a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cc92:	69bb      	ldr	r3, [r7, #24]
 800cc94:	69ba      	ldr	r2, [r7, #24]
 800cc96:	601a      	str	r2, [r3, #0]
 800cc98:	e002      	b.n	800cca0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cc9a:	69bb      	ldr	r3, [r7, #24]
 800cc9c:	687a      	ldr	r2, [r7, #4]
 800cc9e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cca0:	69bb      	ldr	r3, [r7, #24]
 800cca2:	68fa      	ldr	r2, [r7, #12]
 800cca4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cca6:	69bb      	ldr	r3, [r7, #24]
 800cca8:	68ba      	ldr	r2, [r7, #8]
 800ccaa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ccac:	2101      	movs	r1, #1
 800ccae:	69b8      	ldr	r0, [r7, #24]
 800ccb0:	f7ff fefe 	bl	800cab0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ccb4:	69bb      	ldr	r3, [r7, #24]
 800ccb6:	78fa      	ldrb	r2, [r7, #3]
 800ccb8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ccbc:	bf00      	nop
 800ccbe:	3710      	adds	r7, #16
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}

0800ccc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b08e      	sub	sp, #56	@ 0x38
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	60f8      	str	r0, [r7, #12]
 800cccc:	60b9      	str	r1, [r7, #8]
 800ccce:	607a      	str	r2, [r7, #4]
 800ccd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ccda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d10b      	bne.n	800ccf8 <xQueueGenericSend+0x34>
	__asm volatile
 800cce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cce4:	f383 8811 	msr	BASEPRI, r3
 800cce8:	f3bf 8f6f 	isb	sy
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ccf2:	bf00      	nop
 800ccf4:	bf00      	nop
 800ccf6:	e7fd      	b.n	800ccf4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d103      	bne.n	800cd06 <xQueueGenericSend+0x42>
 800ccfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d101      	bne.n	800cd0a <xQueueGenericSend+0x46>
 800cd06:	2301      	movs	r3, #1
 800cd08:	e000      	b.n	800cd0c <xQueueGenericSend+0x48>
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d10b      	bne.n	800cd28 <xQueueGenericSend+0x64>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cd22:	bf00      	nop
 800cd24:	bf00      	nop
 800cd26:	e7fd      	b.n	800cd24 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	2b02      	cmp	r3, #2
 800cd2c:	d103      	bne.n	800cd36 <xQueueGenericSend+0x72>
 800cd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d101      	bne.n	800cd3a <xQueueGenericSend+0x76>
 800cd36:	2301      	movs	r3, #1
 800cd38:	e000      	b.n	800cd3c <xQueueGenericSend+0x78>
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d10b      	bne.n	800cd58 <xQueueGenericSend+0x94>
	__asm volatile
 800cd40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd44:	f383 8811 	msr	BASEPRI, r3
 800cd48:	f3bf 8f6f 	isb	sy
 800cd4c:	f3bf 8f4f 	dsb	sy
 800cd50:	623b      	str	r3, [r7, #32]
}
 800cd52:	bf00      	nop
 800cd54:	bf00      	nop
 800cd56:	e7fd      	b.n	800cd54 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cd58:	f001 f9ce 	bl	800e0f8 <xTaskGetSchedulerState>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d102      	bne.n	800cd68 <xQueueGenericSend+0xa4>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d101      	bne.n	800cd6c <xQueueGenericSend+0xa8>
 800cd68:	2301      	movs	r3, #1
 800cd6a:	e000      	b.n	800cd6e <xQueueGenericSend+0xaa>
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d10b      	bne.n	800cd8a <xQueueGenericSend+0xc6>
	__asm volatile
 800cd72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd76:	f383 8811 	msr	BASEPRI, r3
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	61fb      	str	r3, [r7, #28]
}
 800cd84:	bf00      	nop
 800cd86:	bf00      	nop
 800cd88:	e7fd      	b.n	800cd86 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cd8a:	f001 ff25 	bl	800ebd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d302      	bcc.n	800cda0 <xQueueGenericSend+0xdc>
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	2b02      	cmp	r3, #2
 800cd9e:	d129      	bne.n	800cdf4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cda0:	683a      	ldr	r2, [r7, #0]
 800cda2:	68b9      	ldr	r1, [r7, #8]
 800cda4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cda6:	f000 fa0f 	bl	800d1c8 <prvCopyDataToQueue>
 800cdaa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cdac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d010      	beq.n	800cdd6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb6:	3324      	adds	r3, #36	@ 0x24
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f000 ffdd 	bl	800dd78 <xTaskRemoveFromEventList>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d013      	beq.n	800cdec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cdc4:	4b3f      	ldr	r3, [pc, #252]	@ (800cec4 <xQueueGenericSend+0x200>)
 800cdc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdca:	601a      	str	r2, [r3, #0]
 800cdcc:	f3bf 8f4f 	dsb	sy
 800cdd0:	f3bf 8f6f 	isb	sy
 800cdd4:	e00a      	b.n	800cdec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cdd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d007      	beq.n	800cdec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cddc:	4b39      	ldr	r3, [pc, #228]	@ (800cec4 <xQueueGenericSend+0x200>)
 800cdde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cde2:	601a      	str	r2, [r3, #0]
 800cde4:	f3bf 8f4f 	dsb	sy
 800cde8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cdec:	f001 ff26 	bl	800ec3c <vPortExitCritical>
				return pdPASS;
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	e063      	b.n	800cebc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d103      	bne.n	800ce02 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cdfa:	f001 ff1f 	bl	800ec3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	e05c      	b.n	800cebc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ce02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d106      	bne.n	800ce16 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ce08:	f107 0314 	add.w	r3, r7, #20
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f001 f817 	bl	800de40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ce12:	2301      	movs	r3, #1
 800ce14:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ce16:	f001 ff11 	bl	800ec3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ce1a:	f000 fd87 	bl	800d92c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ce1e:	f001 fedb 	bl	800ebd8 <vPortEnterCritical>
 800ce22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ce28:	b25b      	sxtb	r3, r3
 800ce2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce2e:	d103      	bne.n	800ce38 <xQueueGenericSend+0x174>
 800ce30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce32:	2200      	movs	r2, #0
 800ce34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce3e:	b25b      	sxtb	r3, r3
 800ce40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce44:	d103      	bne.n	800ce4e <xQueueGenericSend+0x18a>
 800ce46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce4e:	f001 fef5 	bl	800ec3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ce52:	1d3a      	adds	r2, r7, #4
 800ce54:	f107 0314 	add.w	r3, r7, #20
 800ce58:	4611      	mov	r1, r2
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f001 f806 	bl	800de6c <xTaskCheckForTimeOut>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d124      	bne.n	800ceb0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ce66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ce68:	f000 faa6 	bl	800d3b8 <prvIsQueueFull>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d018      	beq.n	800cea4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	3310      	adds	r3, #16
 800ce76:	687a      	ldr	r2, [r7, #4]
 800ce78:	4611      	mov	r1, r2
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f000 ff2a 	bl	800dcd4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ce80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ce82:	f000 fa31 	bl	800d2e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ce86:	f000 fd5f 	bl	800d948 <xTaskResumeAll>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	f47f af7c 	bne.w	800cd8a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ce92:	4b0c      	ldr	r3, [pc, #48]	@ (800cec4 <xQueueGenericSend+0x200>)
 800ce94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce98:	601a      	str	r2, [r3, #0]
 800ce9a:	f3bf 8f4f 	dsb	sy
 800ce9e:	f3bf 8f6f 	isb	sy
 800cea2:	e772      	b.n	800cd8a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cea4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cea6:	f000 fa1f 	bl	800d2e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ceaa:	f000 fd4d 	bl	800d948 <xTaskResumeAll>
 800ceae:	e76c      	b.n	800cd8a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ceb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ceb2:	f000 fa19 	bl	800d2e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ceb6:	f000 fd47 	bl	800d948 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ceba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3738      	adds	r7, #56	@ 0x38
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}
 800cec4:	e000ed04 	.word	0xe000ed04

0800cec8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b090      	sub	sp, #64	@ 0x40
 800cecc:	af00      	add	r7, sp, #0
 800cece:	60f8      	str	r0, [r7, #12]
 800ced0:	60b9      	str	r1, [r7, #8]
 800ced2:	607a      	str	r2, [r7, #4]
 800ced4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ceda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d10b      	bne.n	800cef8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cee4:	f383 8811 	msr	BASEPRI, r3
 800cee8:	f3bf 8f6f 	isb	sy
 800ceec:	f3bf 8f4f 	dsb	sy
 800cef0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cef2:	bf00      	nop
 800cef4:	bf00      	nop
 800cef6:	e7fd      	b.n	800cef4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d103      	bne.n	800cf06 <xQueueGenericSendFromISR+0x3e>
 800cefe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d101      	bne.n	800cf0a <xQueueGenericSendFromISR+0x42>
 800cf06:	2301      	movs	r3, #1
 800cf08:	e000      	b.n	800cf0c <xQueueGenericSendFromISR+0x44>
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d10b      	bne.n	800cf28 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800cf10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf14:	f383 8811 	msr	BASEPRI, r3
 800cf18:	f3bf 8f6f 	isb	sy
 800cf1c:	f3bf 8f4f 	dsb	sy
 800cf20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cf22:	bf00      	nop
 800cf24:	bf00      	nop
 800cf26:	e7fd      	b.n	800cf24 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	d103      	bne.n	800cf36 <xQueueGenericSendFromISR+0x6e>
 800cf2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d101      	bne.n	800cf3a <xQueueGenericSendFromISR+0x72>
 800cf36:	2301      	movs	r3, #1
 800cf38:	e000      	b.n	800cf3c <xQueueGenericSendFromISR+0x74>
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d10b      	bne.n	800cf58 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800cf40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf44:	f383 8811 	msr	BASEPRI, r3
 800cf48:	f3bf 8f6f 	isb	sy
 800cf4c:	f3bf 8f4f 	dsb	sy
 800cf50:	623b      	str	r3, [r7, #32]
}
 800cf52:	bf00      	nop
 800cf54:	bf00      	nop
 800cf56:	e7fd      	b.n	800cf54 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cf58:	f001 ff1e 	bl	800ed98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cf5c:	f3ef 8211 	mrs	r2, BASEPRI
 800cf60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf64:	f383 8811 	msr	BASEPRI, r3
 800cf68:	f3bf 8f6f 	isb	sy
 800cf6c:	f3bf 8f4f 	dsb	sy
 800cf70:	61fa      	str	r2, [r7, #28]
 800cf72:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cf74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cf76:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cf78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d302      	bcc.n	800cf8a <xQueueGenericSendFromISR+0xc2>
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	2b02      	cmp	r3, #2
 800cf88:	d12f      	bne.n	800cfea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cf90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf98:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cf9a:	683a      	ldr	r2, [r7, #0]
 800cf9c:	68b9      	ldr	r1, [r7, #8]
 800cf9e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cfa0:	f000 f912 	bl	800d1c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cfa4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfac:	d112      	bne.n	800cfd4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cfae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d016      	beq.n	800cfe4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cfb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb8:	3324      	adds	r3, #36	@ 0x24
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f000 fedc 	bl	800dd78 <xTaskRemoveFromEventList>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d00e      	beq.n	800cfe4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d00b      	beq.n	800cfe4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2201      	movs	r2, #1
 800cfd0:	601a      	str	r2, [r3, #0]
 800cfd2:	e007      	b.n	800cfe4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cfd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cfd8:	3301      	adds	r3, #1
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	b25a      	sxtb	r2, r3
 800cfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800cfe8:	e001      	b.n	800cfee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cfea:	2300      	movs	r3, #0
 800cfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cff0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cff2:	697b      	ldr	r3, [r7, #20]
 800cff4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cff8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3740      	adds	r7, #64	@ 0x40
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b08c      	sub	sp, #48	@ 0x30
 800d008:	af00      	add	r7, sp, #0
 800d00a:	60f8      	str	r0, [r7, #12]
 800d00c:	60b9      	str	r1, [r7, #8]
 800d00e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d010:	2300      	movs	r3, #0
 800d012:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d10b      	bne.n	800d036 <xQueueReceive+0x32>
	__asm volatile
 800d01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d022:	f383 8811 	msr	BASEPRI, r3
 800d026:	f3bf 8f6f 	isb	sy
 800d02a:	f3bf 8f4f 	dsb	sy
 800d02e:	623b      	str	r3, [r7, #32]
}
 800d030:	bf00      	nop
 800d032:	bf00      	nop
 800d034:	e7fd      	b.n	800d032 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d103      	bne.n	800d044 <xQueueReceive+0x40>
 800d03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d040:	2b00      	cmp	r3, #0
 800d042:	d101      	bne.n	800d048 <xQueueReceive+0x44>
 800d044:	2301      	movs	r3, #1
 800d046:	e000      	b.n	800d04a <xQueueReceive+0x46>
 800d048:	2300      	movs	r3, #0
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d10b      	bne.n	800d066 <xQueueReceive+0x62>
	__asm volatile
 800d04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d052:	f383 8811 	msr	BASEPRI, r3
 800d056:	f3bf 8f6f 	isb	sy
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	61fb      	str	r3, [r7, #28]
}
 800d060:	bf00      	nop
 800d062:	bf00      	nop
 800d064:	e7fd      	b.n	800d062 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d066:	f001 f847 	bl	800e0f8 <xTaskGetSchedulerState>
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d102      	bne.n	800d076 <xQueueReceive+0x72>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d101      	bne.n	800d07a <xQueueReceive+0x76>
 800d076:	2301      	movs	r3, #1
 800d078:	e000      	b.n	800d07c <xQueueReceive+0x78>
 800d07a:	2300      	movs	r3, #0
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d10b      	bne.n	800d098 <xQueueReceive+0x94>
	__asm volatile
 800d080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d084:	f383 8811 	msr	BASEPRI, r3
 800d088:	f3bf 8f6f 	isb	sy
 800d08c:	f3bf 8f4f 	dsb	sy
 800d090:	61bb      	str	r3, [r7, #24]
}
 800d092:	bf00      	nop
 800d094:	bf00      	nop
 800d096:	e7fd      	b.n	800d094 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d098:	f001 fd9e 	bl	800ebd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d01f      	beq.n	800d0e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d0a8:	68b9      	ldr	r1, [r7, #8]
 800d0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0ac:	f000 f8f6 	bl	800d29c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b2:	1e5a      	subs	r2, r3, #1
 800d0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ba:	691b      	ldr	r3, [r3, #16]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d00f      	beq.n	800d0e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0c2:	3310      	adds	r3, #16
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f000 fe57 	bl	800dd78 <xTaskRemoveFromEventList>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d007      	beq.n	800d0e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d0d0:	4b3c      	ldr	r3, [pc, #240]	@ (800d1c4 <xQueueReceive+0x1c0>)
 800d0d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0d6:	601a      	str	r2, [r3, #0]
 800d0d8:	f3bf 8f4f 	dsb	sy
 800d0dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d0e0:	f001 fdac 	bl	800ec3c <vPortExitCritical>
				return pdPASS;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	e069      	b.n	800d1bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d103      	bne.n	800d0f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d0ee:	f001 fda5 	bl	800ec3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	e062      	b.n	800d1bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d106      	bne.n	800d10a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d0fc:	f107 0310 	add.w	r3, r7, #16
 800d100:	4618      	mov	r0, r3
 800d102:	f000 fe9d 	bl	800de40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d106:	2301      	movs	r3, #1
 800d108:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d10a:	f001 fd97 	bl	800ec3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d10e:	f000 fc0d 	bl	800d92c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d112:	f001 fd61 	bl	800ebd8 <vPortEnterCritical>
 800d116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d118:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d11c:	b25b      	sxtb	r3, r3
 800d11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d122:	d103      	bne.n	800d12c <xQueueReceive+0x128>
 800d124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d126:	2200      	movs	r2, #0
 800d128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d12e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d132:	b25b      	sxtb	r3, r3
 800d134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d138:	d103      	bne.n	800d142 <xQueueReceive+0x13e>
 800d13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d13c:	2200      	movs	r2, #0
 800d13e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d142:	f001 fd7b 	bl	800ec3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d146:	1d3a      	adds	r2, r7, #4
 800d148:	f107 0310 	add.w	r3, r7, #16
 800d14c:	4611      	mov	r1, r2
 800d14e:	4618      	mov	r0, r3
 800d150:	f000 fe8c 	bl	800de6c <xTaskCheckForTimeOut>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d123      	bne.n	800d1a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d15a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d15c:	f000 f916 	bl	800d38c <prvIsQueueEmpty>
 800d160:	4603      	mov	r3, r0
 800d162:	2b00      	cmp	r3, #0
 800d164:	d017      	beq.n	800d196 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d168:	3324      	adds	r3, #36	@ 0x24
 800d16a:	687a      	ldr	r2, [r7, #4]
 800d16c:	4611      	mov	r1, r2
 800d16e:	4618      	mov	r0, r3
 800d170:	f000 fdb0 	bl	800dcd4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d174:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d176:	f000 f8b7 	bl	800d2e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d17a:	f000 fbe5 	bl	800d948 <xTaskResumeAll>
 800d17e:	4603      	mov	r3, r0
 800d180:	2b00      	cmp	r3, #0
 800d182:	d189      	bne.n	800d098 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d184:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c4 <xQueueReceive+0x1c0>)
 800d186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d18a:	601a      	str	r2, [r3, #0]
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	f3bf 8f6f 	isb	sy
 800d194:	e780      	b.n	800d098 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d198:	f000 f8a6 	bl	800d2e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d19c:	f000 fbd4 	bl	800d948 <xTaskResumeAll>
 800d1a0:	e77a      	b.n	800d098 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d1a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d1a4:	f000 f8a0 	bl	800d2e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d1a8:	f000 fbce 	bl	800d948 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d1ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d1ae:	f000 f8ed 	bl	800d38c <prvIsQueueEmpty>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	f43f af6f 	beq.w	800d098 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d1ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3730      	adds	r7, #48	@ 0x30
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}
 800d1c4:	e000ed04 	.word	0xe000ed04

0800d1c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b086      	sub	sp, #24
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	60f8      	str	r0, [r7, #12]
 800d1d0:	60b9      	str	r1, [r7, #8]
 800d1d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d10d      	bne.n	800d202 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d14d      	bne.n	800d28a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	689b      	ldr	r3, [r3, #8]
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f000 ff9e 	bl	800e134 <xTaskPriorityDisinherit>
 800d1f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	609a      	str	r2, [r3, #8]
 800d200:	e043      	b.n	800d28a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d119      	bne.n	800d23c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	6858      	ldr	r0, [r3, #4]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d210:	461a      	mov	r2, r3
 800d212:	68b9      	ldr	r1, [r7, #8]
 800d214:	f002 fea9 	bl	800ff6a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	685a      	ldr	r2, [r3, #4]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d220:	441a      	add	r2, r3
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	685a      	ldr	r2, [r3, #4]
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	689b      	ldr	r3, [r3, #8]
 800d22e:	429a      	cmp	r2, r3
 800d230:	d32b      	bcc.n	800d28a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	605a      	str	r2, [r3, #4]
 800d23a:	e026      	b.n	800d28a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	68d8      	ldr	r0, [r3, #12]
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d244:	461a      	mov	r2, r3
 800d246:	68b9      	ldr	r1, [r7, #8]
 800d248:	f002 fe8f 	bl	800ff6a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	68da      	ldr	r2, [r3, #12]
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d254:	425b      	negs	r3, r3
 800d256:	441a      	add	r2, r3
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	68da      	ldr	r2, [r3, #12]
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	429a      	cmp	r2, r3
 800d266:	d207      	bcs.n	800d278 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	689a      	ldr	r2, [r3, #8]
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d270:	425b      	negs	r3, r3
 800d272:	441a      	add	r2, r3
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	d105      	bne.n	800d28a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d002      	beq.n	800d28a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	3b01      	subs	r3, #1
 800d288:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	1c5a      	adds	r2, r3, #1
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d292:	697b      	ldr	r3, [r7, #20]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3718      	adds	r7, #24
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b082      	sub	sp, #8
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d018      	beq.n	800d2e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	68da      	ldr	r2, [r3, #12]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2b6:	441a      	add	r2, r3
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	68da      	ldr	r2, [r3, #12]
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	689b      	ldr	r3, [r3, #8]
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d303      	bcc.n	800d2d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	68d9      	ldr	r1, [r3, #12]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2d8:	461a      	mov	r2, r3
 800d2da:	6838      	ldr	r0, [r7, #0]
 800d2dc:	f002 fe45 	bl	800ff6a <memcpy>
	}
}
 800d2e0:	bf00      	nop
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b084      	sub	sp, #16
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d2f0:	f001 fc72 	bl	800ebd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d2fc:	e011      	b.n	800d322 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d302:	2b00      	cmp	r3, #0
 800d304:	d012      	beq.n	800d32c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	3324      	adds	r3, #36	@ 0x24
 800d30a:	4618      	mov	r0, r3
 800d30c:	f000 fd34 	bl	800dd78 <xTaskRemoveFromEventList>
 800d310:	4603      	mov	r3, r0
 800d312:	2b00      	cmp	r3, #0
 800d314:	d001      	beq.n	800d31a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d316:	f000 fe0d 	bl	800df34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d31a:	7bfb      	ldrb	r3, [r7, #15]
 800d31c:	3b01      	subs	r3, #1
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d322:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d326:	2b00      	cmp	r3, #0
 800d328:	dce9      	bgt.n	800d2fe <prvUnlockQueue+0x16>
 800d32a:	e000      	b.n	800d32e <prvUnlockQueue+0x46>
					break;
 800d32c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	22ff      	movs	r2, #255	@ 0xff
 800d332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d336:	f001 fc81 	bl	800ec3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d33a:	f001 fc4d 	bl	800ebd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d344:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d346:	e011      	b.n	800d36c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	691b      	ldr	r3, [r3, #16]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d012      	beq.n	800d376 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	3310      	adds	r3, #16
 800d354:	4618      	mov	r0, r3
 800d356:	f000 fd0f 	bl	800dd78 <xTaskRemoveFromEventList>
 800d35a:	4603      	mov	r3, r0
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d001      	beq.n	800d364 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d360:	f000 fde8 	bl	800df34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d364:	7bbb      	ldrb	r3, [r7, #14]
 800d366:	3b01      	subs	r3, #1
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d36c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d370:	2b00      	cmp	r3, #0
 800d372:	dce9      	bgt.n	800d348 <prvUnlockQueue+0x60>
 800d374:	e000      	b.n	800d378 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d376:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	22ff      	movs	r2, #255	@ 0xff
 800d37c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d380:	f001 fc5c 	bl	800ec3c <vPortExitCritical>
}
 800d384:	bf00      	nop
 800d386:	3710      	adds	r7, #16
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}

0800d38c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b084      	sub	sp, #16
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d394:	f001 fc20 	bl	800ebd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d102      	bne.n	800d3a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	60fb      	str	r3, [r7, #12]
 800d3a4:	e001      	b.n	800d3aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d3aa:	f001 fc47 	bl	800ec3c <vPortExitCritical>

	return xReturn;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3710      	adds	r7, #16
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d3c0:	f001 fc0a 	bl	800ebd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d102      	bne.n	800d3d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	60fb      	str	r3, [r7, #12]
 800d3d4:	e001      	b.n	800d3da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d3da:	f001 fc2f 	bl	800ec3c <vPortExitCritical>

	return xReturn;
 800d3de:	68fb      	ldr	r3, [r7, #12]
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3710      	adds	r7, #16
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}

0800d3e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b085      	sub	sp, #20
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
 800d3f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	60fb      	str	r3, [r7, #12]
 800d3f6:	e014      	b.n	800d422 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d3f8:	4a0f      	ldr	r2, [pc, #60]	@ (800d438 <vQueueAddToRegistry+0x50>)
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10b      	bne.n	800d41c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d404:	490c      	ldr	r1, [pc, #48]	@ (800d438 <vQueueAddToRegistry+0x50>)
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	683a      	ldr	r2, [r7, #0]
 800d40a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d40e:	4a0a      	ldr	r2, [pc, #40]	@ (800d438 <vQueueAddToRegistry+0x50>)
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	00db      	lsls	r3, r3, #3
 800d414:	4413      	add	r3, r2
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d41a:	e006      	b.n	800d42a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	3301      	adds	r3, #1
 800d420:	60fb      	str	r3, [r7, #12]
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2b07      	cmp	r3, #7
 800d426:	d9e7      	bls.n	800d3f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d428:	bf00      	nop
 800d42a:	bf00      	nop
 800d42c:	3714      	adds	r7, #20
 800d42e:	46bd      	mov	sp, r7
 800d430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d434:	4770      	bx	lr
 800d436:	bf00      	nop
 800d438:	20001210 	.word	0x20001210

0800d43c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b086      	sub	sp, #24
 800d440:	af00      	add	r7, sp, #0
 800d442:	60f8      	str	r0, [r7, #12]
 800d444:	60b9      	str	r1, [r7, #8]
 800d446:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d44c:	f001 fbc4 	bl	800ebd8 <vPortEnterCritical>
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d456:	b25b      	sxtb	r3, r3
 800d458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d45c:	d103      	bne.n	800d466 <vQueueWaitForMessageRestricted+0x2a>
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	2200      	movs	r2, #0
 800d462:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d46c:	b25b      	sxtb	r3, r3
 800d46e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d472:	d103      	bne.n	800d47c <vQueueWaitForMessageRestricted+0x40>
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d47c:	f001 fbde 	bl	800ec3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d484:	2b00      	cmp	r3, #0
 800d486:	d106      	bne.n	800d496 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	3324      	adds	r3, #36	@ 0x24
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	68b9      	ldr	r1, [r7, #8]
 800d490:	4618      	mov	r0, r3
 800d492:	f000 fc45 	bl	800dd20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d496:	6978      	ldr	r0, [r7, #20]
 800d498:	f7ff ff26 	bl	800d2e8 <prvUnlockQueue>
	}
 800d49c:	bf00      	nop
 800d49e:	3718      	adds	r7, #24
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	bd80      	pop	{r7, pc}

0800d4a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b08e      	sub	sp, #56	@ 0x38
 800d4a8:	af04      	add	r7, sp, #16
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	60b9      	str	r1, [r7, #8]
 800d4ae:	607a      	str	r2, [r7, #4]
 800d4b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d4b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10b      	bne.n	800d4d0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4bc:	f383 8811 	msr	BASEPRI, r3
 800d4c0:	f3bf 8f6f 	isb	sy
 800d4c4:	f3bf 8f4f 	dsb	sy
 800d4c8:	623b      	str	r3, [r7, #32]
}
 800d4ca:	bf00      	nop
 800d4cc:	bf00      	nop
 800d4ce:	e7fd      	b.n	800d4cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d10b      	bne.n	800d4ee <xTaskCreateStatic+0x4a>
	__asm volatile
 800d4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4da:	f383 8811 	msr	BASEPRI, r3
 800d4de:	f3bf 8f6f 	isb	sy
 800d4e2:	f3bf 8f4f 	dsb	sy
 800d4e6:	61fb      	str	r3, [r7, #28]
}
 800d4e8:	bf00      	nop
 800d4ea:	bf00      	nop
 800d4ec:	e7fd      	b.n	800d4ea <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d4ee:	235c      	movs	r3, #92	@ 0x5c
 800d4f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	2b5c      	cmp	r3, #92	@ 0x5c
 800d4f6:	d00b      	beq.n	800d510 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fc:	f383 8811 	msr	BASEPRI, r3
 800d500:	f3bf 8f6f 	isb	sy
 800d504:	f3bf 8f4f 	dsb	sy
 800d508:	61bb      	str	r3, [r7, #24]
}
 800d50a:	bf00      	nop
 800d50c:	bf00      	nop
 800d50e:	e7fd      	b.n	800d50c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d510:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d514:	2b00      	cmp	r3, #0
 800d516:	d01e      	beq.n	800d556 <xTaskCreateStatic+0xb2>
 800d518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d01b      	beq.n	800d556 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d51e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d520:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d526:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d52a:	2202      	movs	r2, #2
 800d52c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d530:	2300      	movs	r3, #0
 800d532:	9303      	str	r3, [sp, #12]
 800d534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d536:	9302      	str	r3, [sp, #8]
 800d538:	f107 0314 	add.w	r3, r7, #20
 800d53c:	9301      	str	r3, [sp, #4]
 800d53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d540:	9300      	str	r3, [sp, #0]
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	68b9      	ldr	r1, [r7, #8]
 800d548:	68f8      	ldr	r0, [r7, #12]
 800d54a:	f000 f850 	bl	800d5ee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d54e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d550:	f000 f8de 	bl	800d710 <prvAddNewTaskToReadyList>
 800d554:	e001      	b.n	800d55a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d556:	2300      	movs	r3, #0
 800d558:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d55a:	697b      	ldr	r3, [r7, #20]
	}
 800d55c:	4618      	mov	r0, r3
 800d55e:	3728      	adds	r7, #40	@ 0x28
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}

0800d564 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d564:	b580      	push	{r7, lr}
 800d566:	b08c      	sub	sp, #48	@ 0x30
 800d568:	af04      	add	r7, sp, #16
 800d56a:	60f8      	str	r0, [r7, #12]
 800d56c:	60b9      	str	r1, [r7, #8]
 800d56e:	603b      	str	r3, [r7, #0]
 800d570:	4613      	mov	r3, r2
 800d572:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d574:	88fb      	ldrh	r3, [r7, #6]
 800d576:	009b      	lsls	r3, r3, #2
 800d578:	4618      	mov	r0, r3
 800d57a:	f001 fc4f 	bl	800ee1c <pvPortMalloc>
 800d57e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d580:	697b      	ldr	r3, [r7, #20]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d00e      	beq.n	800d5a4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d586:	205c      	movs	r0, #92	@ 0x5c
 800d588:	f001 fc48 	bl	800ee1c <pvPortMalloc>
 800d58c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d58e:	69fb      	ldr	r3, [r7, #28]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d003      	beq.n	800d59c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	697a      	ldr	r2, [r7, #20]
 800d598:	631a      	str	r2, [r3, #48]	@ 0x30
 800d59a:	e005      	b.n	800d5a8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d59c:	6978      	ldr	r0, [r7, #20]
 800d59e:	f001 fd0b 	bl	800efb8 <vPortFree>
 800d5a2:	e001      	b.n	800d5a8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d5a8:	69fb      	ldr	r3, [r7, #28]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d017      	beq.n	800d5de <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d5ae:	69fb      	ldr	r3, [r7, #28]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d5b6:	88fa      	ldrh	r2, [r7, #6]
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	9303      	str	r3, [sp, #12]
 800d5bc:	69fb      	ldr	r3, [r7, #28]
 800d5be:	9302      	str	r3, [sp, #8]
 800d5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c2:	9301      	str	r3, [sp, #4]
 800d5c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5c6:	9300      	str	r3, [sp, #0]
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	68b9      	ldr	r1, [r7, #8]
 800d5cc:	68f8      	ldr	r0, [r7, #12]
 800d5ce:	f000 f80e 	bl	800d5ee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d5d2:	69f8      	ldr	r0, [r7, #28]
 800d5d4:	f000 f89c 	bl	800d710 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	61bb      	str	r3, [r7, #24]
 800d5dc:	e002      	b.n	800d5e4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d5de:	f04f 33ff 	mov.w	r3, #4294967295
 800d5e2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d5e4:	69bb      	ldr	r3, [r7, #24]
	}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3720      	adds	r7, #32
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}

0800d5ee <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d5ee:	b580      	push	{r7, lr}
 800d5f0:	b088      	sub	sp, #32
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	60f8      	str	r0, [r7, #12]
 800d5f6:	60b9      	str	r1, [r7, #8]
 800d5f8:	607a      	str	r2, [r7, #4]
 800d5fa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5fe:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	461a      	mov	r2, r3
 800d606:	21a5      	movs	r1, #165	@ 0xa5
 800d608:	f002 fc2f 	bl	800fe6a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d60e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d616:	3b01      	subs	r3, #1
 800d618:	009b      	lsls	r3, r3, #2
 800d61a:	4413      	add	r3, r2
 800d61c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d61e:	69bb      	ldr	r3, [r7, #24]
 800d620:	f023 0307 	bic.w	r3, r3, #7
 800d624:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d626:	69bb      	ldr	r3, [r7, #24]
 800d628:	f003 0307 	and.w	r3, r3, #7
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00b      	beq.n	800d648 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d634:	f383 8811 	msr	BASEPRI, r3
 800d638:	f3bf 8f6f 	isb	sy
 800d63c:	f3bf 8f4f 	dsb	sy
 800d640:	617b      	str	r3, [r7, #20]
}
 800d642:	bf00      	nop
 800d644:	bf00      	nop
 800d646:	e7fd      	b.n	800d644 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d01f      	beq.n	800d68e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d64e:	2300      	movs	r3, #0
 800d650:	61fb      	str	r3, [r7, #28]
 800d652:	e012      	b.n	800d67a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d654:	68ba      	ldr	r2, [r7, #8]
 800d656:	69fb      	ldr	r3, [r7, #28]
 800d658:	4413      	add	r3, r2
 800d65a:	7819      	ldrb	r1, [r3, #0]
 800d65c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	4413      	add	r3, r2
 800d662:	3334      	adds	r3, #52	@ 0x34
 800d664:	460a      	mov	r2, r1
 800d666:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d668:	68ba      	ldr	r2, [r7, #8]
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	4413      	add	r3, r2
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d006      	beq.n	800d682 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d674:	69fb      	ldr	r3, [r7, #28]
 800d676:	3301      	adds	r3, #1
 800d678:	61fb      	str	r3, [r7, #28]
 800d67a:	69fb      	ldr	r3, [r7, #28]
 800d67c:	2b0f      	cmp	r3, #15
 800d67e:	d9e9      	bls.n	800d654 <prvInitialiseNewTask+0x66>
 800d680:	e000      	b.n	800d684 <prvInitialiseNewTask+0x96>
			{
				break;
 800d682:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d686:	2200      	movs	r2, #0
 800d688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d68c:	e003      	b.n	800d696 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d690:	2200      	movs	r2, #0
 800d692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d698:	2b37      	cmp	r3, #55	@ 0x37
 800d69a:	d901      	bls.n	800d6a0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d69c:	2337      	movs	r3, #55	@ 0x37
 800d69e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6aa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b4:	3304      	adds	r3, #4
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f7ff f966 	bl	800c988 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d6bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6be:	3318      	adds	r3, #24
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f7ff f961 	bl	800c988 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6da:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6de:	2200      	movs	r2, #0
 800d6e0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d6ea:	683a      	ldr	r2, [r7, #0]
 800d6ec:	68f9      	ldr	r1, [r7, #12]
 800d6ee:	69b8      	ldr	r0, [r7, #24]
 800d6f0:	f001 f93e 	bl	800e970 <pxPortInitialiseStack>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d002      	beq.n	800d706 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d706:	bf00      	nop
 800d708:	3720      	adds	r7, #32
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}
	...

0800d710 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b082      	sub	sp, #8
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d718:	f001 fa5e 	bl	800ebd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d71c:	4b2d      	ldr	r3, [pc, #180]	@ (800d7d4 <prvAddNewTaskToReadyList+0xc4>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	3301      	adds	r3, #1
 800d722:	4a2c      	ldr	r2, [pc, #176]	@ (800d7d4 <prvAddNewTaskToReadyList+0xc4>)
 800d724:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d726:	4b2c      	ldr	r3, [pc, #176]	@ (800d7d8 <prvAddNewTaskToReadyList+0xc8>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d109      	bne.n	800d742 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d72e:	4a2a      	ldr	r2, [pc, #168]	@ (800d7d8 <prvAddNewTaskToReadyList+0xc8>)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d734:	4b27      	ldr	r3, [pc, #156]	@ (800d7d4 <prvAddNewTaskToReadyList+0xc4>)
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	2b01      	cmp	r3, #1
 800d73a:	d110      	bne.n	800d75e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d73c:	f000 fc1e 	bl	800df7c <prvInitialiseTaskLists>
 800d740:	e00d      	b.n	800d75e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d742:	4b26      	ldr	r3, [pc, #152]	@ (800d7dc <prvAddNewTaskToReadyList+0xcc>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d109      	bne.n	800d75e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d74a:	4b23      	ldr	r3, [pc, #140]	@ (800d7d8 <prvAddNewTaskToReadyList+0xc8>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d754:	429a      	cmp	r2, r3
 800d756:	d802      	bhi.n	800d75e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d758:	4a1f      	ldr	r2, [pc, #124]	@ (800d7d8 <prvAddNewTaskToReadyList+0xc8>)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d75e:	4b20      	ldr	r3, [pc, #128]	@ (800d7e0 <prvAddNewTaskToReadyList+0xd0>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	3301      	adds	r3, #1
 800d764:	4a1e      	ldr	r2, [pc, #120]	@ (800d7e0 <prvAddNewTaskToReadyList+0xd0>)
 800d766:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d768:	4b1d      	ldr	r3, [pc, #116]	@ (800d7e0 <prvAddNewTaskToReadyList+0xd0>)
 800d76a:	681a      	ldr	r2, [r3, #0]
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d774:	4b1b      	ldr	r3, [pc, #108]	@ (800d7e4 <prvAddNewTaskToReadyList+0xd4>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	429a      	cmp	r2, r3
 800d77a:	d903      	bls.n	800d784 <prvAddNewTaskToReadyList+0x74>
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d780:	4a18      	ldr	r2, [pc, #96]	@ (800d7e4 <prvAddNewTaskToReadyList+0xd4>)
 800d782:	6013      	str	r3, [r2, #0]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d788:	4613      	mov	r3, r2
 800d78a:	009b      	lsls	r3, r3, #2
 800d78c:	4413      	add	r3, r2
 800d78e:	009b      	lsls	r3, r3, #2
 800d790:	4a15      	ldr	r2, [pc, #84]	@ (800d7e8 <prvAddNewTaskToReadyList+0xd8>)
 800d792:	441a      	add	r2, r3
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	3304      	adds	r3, #4
 800d798:	4619      	mov	r1, r3
 800d79a:	4610      	mov	r0, r2
 800d79c:	f7ff f901 	bl	800c9a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d7a0:	f001 fa4c 	bl	800ec3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d7a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d7dc <prvAddNewTaskToReadyList+0xcc>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d00e      	beq.n	800d7ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d7ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d7d8 <prvAddNewTaskToReadyList+0xc8>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d207      	bcs.n	800d7ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d7ba:	4b0c      	ldr	r3, [pc, #48]	@ (800d7ec <prvAddNewTaskToReadyList+0xdc>)
 800d7bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7c0:	601a      	str	r2, [r3, #0]
 800d7c2:	f3bf 8f4f 	dsb	sy
 800d7c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d7ca:	bf00      	nop
 800d7cc:	3708      	adds	r7, #8
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	20001724 	.word	0x20001724
 800d7d8:	20001250 	.word	0x20001250
 800d7dc:	20001730 	.word	0x20001730
 800d7e0:	20001740 	.word	0x20001740
 800d7e4:	2000172c 	.word	0x2000172c
 800d7e8:	20001254 	.word	0x20001254
 800d7ec:	e000ed04 	.word	0xe000ed04

0800d7f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d018      	beq.n	800d834 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d802:	4b14      	ldr	r3, [pc, #80]	@ (800d854 <vTaskDelay+0x64>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d00b      	beq.n	800d822 <vTaskDelay+0x32>
	__asm volatile
 800d80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d80e:	f383 8811 	msr	BASEPRI, r3
 800d812:	f3bf 8f6f 	isb	sy
 800d816:	f3bf 8f4f 	dsb	sy
 800d81a:	60bb      	str	r3, [r7, #8]
}
 800d81c:	bf00      	nop
 800d81e:	bf00      	nop
 800d820:	e7fd      	b.n	800d81e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d822:	f000 f883 	bl	800d92c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d826:	2100      	movs	r1, #0
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f000 fcf3 	bl	800e214 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d82e:	f000 f88b 	bl	800d948 <xTaskResumeAll>
 800d832:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d107      	bne.n	800d84a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d83a:	4b07      	ldr	r3, [pc, #28]	@ (800d858 <vTaskDelay+0x68>)
 800d83c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d840:	601a      	str	r2, [r3, #0]
 800d842:	f3bf 8f4f 	dsb	sy
 800d846:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d84a:	bf00      	nop
 800d84c:	3710      	adds	r7, #16
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	2000174c 	.word	0x2000174c
 800d858:	e000ed04 	.word	0xe000ed04

0800d85c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b08a      	sub	sp, #40	@ 0x28
 800d860:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d862:	2300      	movs	r3, #0
 800d864:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d866:	2300      	movs	r3, #0
 800d868:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d86a:	463a      	mov	r2, r7
 800d86c:	1d39      	adds	r1, r7, #4
 800d86e:	f107 0308 	add.w	r3, r7, #8
 800d872:	4618      	mov	r0, r3
 800d874:	f7ff f834 	bl	800c8e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d878:	6839      	ldr	r1, [r7, #0]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	68ba      	ldr	r2, [r7, #8]
 800d87e:	9202      	str	r2, [sp, #8]
 800d880:	9301      	str	r3, [sp, #4]
 800d882:	2300      	movs	r3, #0
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	2300      	movs	r3, #0
 800d888:	460a      	mov	r2, r1
 800d88a:	4922      	ldr	r1, [pc, #136]	@ (800d914 <vTaskStartScheduler+0xb8>)
 800d88c:	4822      	ldr	r0, [pc, #136]	@ (800d918 <vTaskStartScheduler+0xbc>)
 800d88e:	f7ff fe09 	bl	800d4a4 <xTaskCreateStatic>
 800d892:	4603      	mov	r3, r0
 800d894:	4a21      	ldr	r2, [pc, #132]	@ (800d91c <vTaskStartScheduler+0xc0>)
 800d896:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d898:	4b20      	ldr	r3, [pc, #128]	@ (800d91c <vTaskStartScheduler+0xc0>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d8a0:	2301      	movs	r3, #1
 800d8a2:	617b      	str	r3, [r7, #20]
 800d8a4:	e001      	b.n	800d8aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	2b01      	cmp	r3, #1
 800d8ae:	d102      	bne.n	800d8b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d8b0:	f000 fd04 	bl	800e2bc <xTimerCreateTimerTask>
 800d8b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d116      	bne.n	800d8ea <vTaskStartScheduler+0x8e>
	__asm volatile
 800d8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8c0:	f383 8811 	msr	BASEPRI, r3
 800d8c4:	f3bf 8f6f 	isb	sy
 800d8c8:	f3bf 8f4f 	dsb	sy
 800d8cc:	613b      	str	r3, [r7, #16]
}
 800d8ce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d8d0:	4b13      	ldr	r3, [pc, #76]	@ (800d920 <vTaskStartScheduler+0xc4>)
 800d8d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d8d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d8d8:	4b12      	ldr	r3, [pc, #72]	@ (800d924 <vTaskStartScheduler+0xc8>)
 800d8da:	2201      	movs	r2, #1
 800d8dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d8de:	4b12      	ldr	r3, [pc, #72]	@ (800d928 <vTaskStartScheduler+0xcc>)
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d8e4:	f001 f8d4 	bl	800ea90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d8e8:	e00f      	b.n	800d90a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d8ea:	697b      	ldr	r3, [r7, #20]
 800d8ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f0:	d10b      	bne.n	800d90a <vTaskStartScheduler+0xae>
	__asm volatile
 800d8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8f6:	f383 8811 	msr	BASEPRI, r3
 800d8fa:	f3bf 8f6f 	isb	sy
 800d8fe:	f3bf 8f4f 	dsb	sy
 800d902:	60fb      	str	r3, [r7, #12]
}
 800d904:	bf00      	nop
 800d906:	bf00      	nop
 800d908:	e7fd      	b.n	800d906 <vTaskStartScheduler+0xaa>
}
 800d90a:	bf00      	nop
 800d90c:	3718      	adds	r7, #24
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
 800d912:	bf00      	nop
 800d914:	08012dcc 	.word	0x08012dcc
 800d918:	0800df4d 	.word	0x0800df4d
 800d91c:	20001748 	.word	0x20001748
 800d920:	20001744 	.word	0x20001744
 800d924:	20001730 	.word	0x20001730
 800d928:	20001728 	.word	0x20001728

0800d92c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d92c:	b480      	push	{r7}
 800d92e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d930:	4b04      	ldr	r3, [pc, #16]	@ (800d944 <vTaskSuspendAll+0x18>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	3301      	adds	r3, #1
 800d936:	4a03      	ldr	r2, [pc, #12]	@ (800d944 <vTaskSuspendAll+0x18>)
 800d938:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d93a:	bf00      	nop
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr
 800d944:	2000174c 	.word	0x2000174c

0800d948 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b084      	sub	sp, #16
 800d94c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d94e:	2300      	movs	r3, #0
 800d950:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d952:	2300      	movs	r3, #0
 800d954:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d956:	4b42      	ldr	r3, [pc, #264]	@ (800da60 <xTaskResumeAll+0x118>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d10b      	bne.n	800d976 <xTaskResumeAll+0x2e>
	__asm volatile
 800d95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d962:	f383 8811 	msr	BASEPRI, r3
 800d966:	f3bf 8f6f 	isb	sy
 800d96a:	f3bf 8f4f 	dsb	sy
 800d96e:	603b      	str	r3, [r7, #0]
}
 800d970:	bf00      	nop
 800d972:	bf00      	nop
 800d974:	e7fd      	b.n	800d972 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d976:	f001 f92f 	bl	800ebd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d97a:	4b39      	ldr	r3, [pc, #228]	@ (800da60 <xTaskResumeAll+0x118>)
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	3b01      	subs	r3, #1
 800d980:	4a37      	ldr	r2, [pc, #220]	@ (800da60 <xTaskResumeAll+0x118>)
 800d982:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d984:	4b36      	ldr	r3, [pc, #216]	@ (800da60 <xTaskResumeAll+0x118>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d162      	bne.n	800da52 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d98c:	4b35      	ldr	r3, [pc, #212]	@ (800da64 <xTaskResumeAll+0x11c>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d05e      	beq.n	800da52 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d994:	e02f      	b.n	800d9f6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d996:	4b34      	ldr	r3, [pc, #208]	@ (800da68 <xTaskResumeAll+0x120>)
 800d998:	68db      	ldr	r3, [r3, #12]
 800d99a:	68db      	ldr	r3, [r3, #12]
 800d99c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	3318      	adds	r3, #24
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7ff f85a 	bl	800ca5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	3304      	adds	r3, #4
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7ff f855 	bl	800ca5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9b6:	4b2d      	ldr	r3, [pc, #180]	@ (800da6c <xTaskResumeAll+0x124>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	429a      	cmp	r2, r3
 800d9bc:	d903      	bls.n	800d9c6 <xTaskResumeAll+0x7e>
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c2:	4a2a      	ldr	r2, [pc, #168]	@ (800da6c <xTaskResumeAll+0x124>)
 800d9c4:	6013      	str	r3, [r2, #0]
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9ca:	4613      	mov	r3, r2
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	4413      	add	r3, r2
 800d9d0:	009b      	lsls	r3, r3, #2
 800d9d2:	4a27      	ldr	r2, [pc, #156]	@ (800da70 <xTaskResumeAll+0x128>)
 800d9d4:	441a      	add	r2, r3
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	3304      	adds	r3, #4
 800d9da:	4619      	mov	r1, r3
 800d9dc:	4610      	mov	r0, r2
 800d9de:	f7fe ffe0 	bl	800c9a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9e6:	4b23      	ldr	r3, [pc, #140]	@ (800da74 <xTaskResumeAll+0x12c>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9ec:	429a      	cmp	r2, r3
 800d9ee:	d302      	bcc.n	800d9f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d9f0:	4b21      	ldr	r3, [pc, #132]	@ (800da78 <xTaskResumeAll+0x130>)
 800d9f2:	2201      	movs	r2, #1
 800d9f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d9f6:	4b1c      	ldr	r3, [pc, #112]	@ (800da68 <xTaskResumeAll+0x120>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d1cb      	bne.n	800d996 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800da04:	f000 fb58 	bl	800e0b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800da08:	4b1c      	ldr	r3, [pc, #112]	@ (800da7c <xTaskResumeAll+0x134>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d010      	beq.n	800da36 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800da14:	f000 f846 	bl	800daa4 <xTaskIncrementTick>
 800da18:	4603      	mov	r3, r0
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d002      	beq.n	800da24 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800da1e:	4b16      	ldr	r3, [pc, #88]	@ (800da78 <xTaskResumeAll+0x130>)
 800da20:	2201      	movs	r2, #1
 800da22:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	3b01      	subs	r3, #1
 800da28:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d1f1      	bne.n	800da14 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800da30:	4b12      	ldr	r3, [pc, #72]	@ (800da7c <xTaskResumeAll+0x134>)
 800da32:	2200      	movs	r2, #0
 800da34:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800da36:	4b10      	ldr	r3, [pc, #64]	@ (800da78 <xTaskResumeAll+0x130>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d009      	beq.n	800da52 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800da3e:	2301      	movs	r3, #1
 800da40:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800da42:	4b0f      	ldr	r3, [pc, #60]	@ (800da80 <xTaskResumeAll+0x138>)
 800da44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da48:	601a      	str	r2, [r3, #0]
 800da4a:	f3bf 8f4f 	dsb	sy
 800da4e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800da52:	f001 f8f3 	bl	800ec3c <vPortExitCritical>

	return xAlreadyYielded;
 800da56:	68bb      	ldr	r3, [r7, #8]
}
 800da58:	4618      	mov	r0, r3
 800da5a:	3710      	adds	r7, #16
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	2000174c 	.word	0x2000174c
 800da64:	20001724 	.word	0x20001724
 800da68:	200016e4 	.word	0x200016e4
 800da6c:	2000172c 	.word	0x2000172c
 800da70:	20001254 	.word	0x20001254
 800da74:	20001250 	.word	0x20001250
 800da78:	20001738 	.word	0x20001738
 800da7c:	20001734 	.word	0x20001734
 800da80:	e000ed04 	.word	0xe000ed04

0800da84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800da8a:	4b05      	ldr	r3, [pc, #20]	@ (800daa0 <xTaskGetTickCount+0x1c>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800da90:	687b      	ldr	r3, [r7, #4]
}
 800da92:	4618      	mov	r0, r3
 800da94:	370c      	adds	r7, #12
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr
 800da9e:	bf00      	nop
 800daa0:	20001728 	.word	0x20001728

0800daa4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b086      	sub	sp, #24
 800daa8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800daaa:	2300      	movs	r3, #0
 800daac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800daae:	4b4f      	ldr	r3, [pc, #316]	@ (800dbec <xTaskIncrementTick+0x148>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	f040 8090 	bne.w	800dbd8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dab8:	4b4d      	ldr	r3, [pc, #308]	@ (800dbf0 <xTaskIncrementTick+0x14c>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	3301      	adds	r3, #1
 800dabe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dac0:	4a4b      	ldr	r2, [pc, #300]	@ (800dbf0 <xTaskIncrementTick+0x14c>)
 800dac2:	693b      	ldr	r3, [r7, #16]
 800dac4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d121      	bne.n	800db10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800dacc:	4b49      	ldr	r3, [pc, #292]	@ (800dbf4 <xTaskIncrementTick+0x150>)
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d00b      	beq.n	800daee <xTaskIncrementTick+0x4a>
	__asm volatile
 800dad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dada:	f383 8811 	msr	BASEPRI, r3
 800dade:	f3bf 8f6f 	isb	sy
 800dae2:	f3bf 8f4f 	dsb	sy
 800dae6:	603b      	str	r3, [r7, #0]
}
 800dae8:	bf00      	nop
 800daea:	bf00      	nop
 800daec:	e7fd      	b.n	800daea <xTaskIncrementTick+0x46>
 800daee:	4b41      	ldr	r3, [pc, #260]	@ (800dbf4 <xTaskIncrementTick+0x150>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	60fb      	str	r3, [r7, #12]
 800daf4:	4b40      	ldr	r3, [pc, #256]	@ (800dbf8 <xTaskIncrementTick+0x154>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a3e      	ldr	r2, [pc, #248]	@ (800dbf4 <xTaskIncrementTick+0x150>)
 800dafa:	6013      	str	r3, [r2, #0]
 800dafc:	4a3e      	ldr	r2, [pc, #248]	@ (800dbf8 <xTaskIncrementTick+0x154>)
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	6013      	str	r3, [r2, #0]
 800db02:	4b3e      	ldr	r3, [pc, #248]	@ (800dbfc <xTaskIncrementTick+0x158>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	3301      	adds	r3, #1
 800db08:	4a3c      	ldr	r2, [pc, #240]	@ (800dbfc <xTaskIncrementTick+0x158>)
 800db0a:	6013      	str	r3, [r2, #0]
 800db0c:	f000 fad4 	bl	800e0b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800db10:	4b3b      	ldr	r3, [pc, #236]	@ (800dc00 <xTaskIncrementTick+0x15c>)
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	693a      	ldr	r2, [r7, #16]
 800db16:	429a      	cmp	r2, r3
 800db18:	d349      	bcc.n	800dbae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db1a:	4b36      	ldr	r3, [pc, #216]	@ (800dbf4 <xTaskIncrementTick+0x150>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d104      	bne.n	800db2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db24:	4b36      	ldr	r3, [pc, #216]	@ (800dc00 <xTaskIncrementTick+0x15c>)
 800db26:	f04f 32ff 	mov.w	r2, #4294967295
 800db2a:	601a      	str	r2, [r3, #0]
					break;
 800db2c:	e03f      	b.n	800dbae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db2e:	4b31      	ldr	r3, [pc, #196]	@ (800dbf4 <xTaskIncrementTick+0x150>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	68db      	ldr	r3, [r3, #12]
 800db34:	68db      	ldr	r3, [r3, #12]
 800db36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	685b      	ldr	r3, [r3, #4]
 800db3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800db3e:	693a      	ldr	r2, [r7, #16]
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	429a      	cmp	r2, r3
 800db44:	d203      	bcs.n	800db4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800db46:	4a2e      	ldr	r2, [pc, #184]	@ (800dc00 <xTaskIncrementTick+0x15c>)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800db4c:	e02f      	b.n	800dbae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	3304      	adds	r3, #4
 800db52:	4618      	mov	r0, r3
 800db54:	f7fe ff82 	bl	800ca5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d004      	beq.n	800db6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	3318      	adds	r3, #24
 800db64:	4618      	mov	r0, r3
 800db66:	f7fe ff79 	bl	800ca5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db6e:	4b25      	ldr	r3, [pc, #148]	@ (800dc04 <xTaskIncrementTick+0x160>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	429a      	cmp	r2, r3
 800db74:	d903      	bls.n	800db7e <xTaskIncrementTick+0xda>
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db7a:	4a22      	ldr	r2, [pc, #136]	@ (800dc04 <xTaskIncrementTick+0x160>)
 800db7c:	6013      	str	r3, [r2, #0]
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db82:	4613      	mov	r3, r2
 800db84:	009b      	lsls	r3, r3, #2
 800db86:	4413      	add	r3, r2
 800db88:	009b      	lsls	r3, r3, #2
 800db8a:	4a1f      	ldr	r2, [pc, #124]	@ (800dc08 <xTaskIncrementTick+0x164>)
 800db8c:	441a      	add	r2, r3
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	3304      	adds	r3, #4
 800db92:	4619      	mov	r1, r3
 800db94:	4610      	mov	r0, r2
 800db96:	f7fe ff04 	bl	800c9a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db9e:	4b1b      	ldr	r3, [pc, #108]	@ (800dc0c <xTaskIncrementTick+0x168>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dba4:	429a      	cmp	r2, r3
 800dba6:	d3b8      	bcc.n	800db1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800dba8:	2301      	movs	r3, #1
 800dbaa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbac:	e7b5      	b.n	800db1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dbae:	4b17      	ldr	r3, [pc, #92]	@ (800dc0c <xTaskIncrementTick+0x168>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbb4:	4914      	ldr	r1, [pc, #80]	@ (800dc08 <xTaskIncrementTick+0x164>)
 800dbb6:	4613      	mov	r3, r2
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	4413      	add	r3, r2
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	440b      	add	r3, r1
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d901      	bls.n	800dbca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dbca:	4b11      	ldr	r3, [pc, #68]	@ (800dc10 <xTaskIncrementTick+0x16c>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d007      	beq.n	800dbe2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	617b      	str	r3, [r7, #20]
 800dbd6:	e004      	b.n	800dbe2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dbd8:	4b0e      	ldr	r3, [pc, #56]	@ (800dc14 <xTaskIncrementTick+0x170>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	3301      	adds	r3, #1
 800dbde:	4a0d      	ldr	r2, [pc, #52]	@ (800dc14 <xTaskIncrementTick+0x170>)
 800dbe0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dbe2:	697b      	ldr	r3, [r7, #20]
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	3718      	adds	r7, #24
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}
 800dbec:	2000174c 	.word	0x2000174c
 800dbf0:	20001728 	.word	0x20001728
 800dbf4:	200016dc 	.word	0x200016dc
 800dbf8:	200016e0 	.word	0x200016e0
 800dbfc:	2000173c 	.word	0x2000173c
 800dc00:	20001744 	.word	0x20001744
 800dc04:	2000172c 	.word	0x2000172c
 800dc08:	20001254 	.word	0x20001254
 800dc0c:	20001250 	.word	0x20001250
 800dc10:	20001738 	.word	0x20001738
 800dc14:	20001734 	.word	0x20001734

0800dc18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b085      	sub	sp, #20
 800dc1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dc1e:	4b28      	ldr	r3, [pc, #160]	@ (800dcc0 <vTaskSwitchContext+0xa8>)
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d003      	beq.n	800dc2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dc26:	4b27      	ldr	r3, [pc, #156]	@ (800dcc4 <vTaskSwitchContext+0xac>)
 800dc28:	2201      	movs	r2, #1
 800dc2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dc2c:	e042      	b.n	800dcb4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800dc2e:	4b25      	ldr	r3, [pc, #148]	@ (800dcc4 <vTaskSwitchContext+0xac>)
 800dc30:	2200      	movs	r2, #0
 800dc32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc34:	4b24      	ldr	r3, [pc, #144]	@ (800dcc8 <vTaskSwitchContext+0xb0>)
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	60fb      	str	r3, [r7, #12]
 800dc3a:	e011      	b.n	800dc60 <vTaskSwitchContext+0x48>
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d10b      	bne.n	800dc5a <vTaskSwitchContext+0x42>
	__asm volatile
 800dc42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc46:	f383 8811 	msr	BASEPRI, r3
 800dc4a:	f3bf 8f6f 	isb	sy
 800dc4e:	f3bf 8f4f 	dsb	sy
 800dc52:	607b      	str	r3, [r7, #4]
}
 800dc54:	bf00      	nop
 800dc56:	bf00      	nop
 800dc58:	e7fd      	b.n	800dc56 <vTaskSwitchContext+0x3e>
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	3b01      	subs	r3, #1
 800dc5e:	60fb      	str	r3, [r7, #12]
 800dc60:	491a      	ldr	r1, [pc, #104]	@ (800dccc <vTaskSwitchContext+0xb4>)
 800dc62:	68fa      	ldr	r2, [r7, #12]
 800dc64:	4613      	mov	r3, r2
 800dc66:	009b      	lsls	r3, r3, #2
 800dc68:	4413      	add	r3, r2
 800dc6a:	009b      	lsls	r3, r3, #2
 800dc6c:	440b      	add	r3, r1
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d0e3      	beq.n	800dc3c <vTaskSwitchContext+0x24>
 800dc74:	68fa      	ldr	r2, [r7, #12]
 800dc76:	4613      	mov	r3, r2
 800dc78:	009b      	lsls	r3, r3, #2
 800dc7a:	4413      	add	r3, r2
 800dc7c:	009b      	lsls	r3, r3, #2
 800dc7e:	4a13      	ldr	r2, [pc, #76]	@ (800dccc <vTaskSwitchContext+0xb4>)
 800dc80:	4413      	add	r3, r2
 800dc82:	60bb      	str	r3, [r7, #8]
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	685b      	ldr	r3, [r3, #4]
 800dc88:	685a      	ldr	r2, [r3, #4]
 800dc8a:	68bb      	ldr	r3, [r7, #8]
 800dc8c:	605a      	str	r2, [r3, #4]
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	685a      	ldr	r2, [r3, #4]
 800dc92:	68bb      	ldr	r3, [r7, #8]
 800dc94:	3308      	adds	r3, #8
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d104      	bne.n	800dca4 <vTaskSwitchContext+0x8c>
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	685b      	ldr	r3, [r3, #4]
 800dc9e:	685a      	ldr	r2, [r3, #4]
 800dca0:	68bb      	ldr	r3, [r7, #8]
 800dca2:	605a      	str	r2, [r3, #4]
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	685b      	ldr	r3, [r3, #4]
 800dca8:	68db      	ldr	r3, [r3, #12]
 800dcaa:	4a09      	ldr	r2, [pc, #36]	@ (800dcd0 <vTaskSwitchContext+0xb8>)
 800dcac:	6013      	str	r3, [r2, #0]
 800dcae:	4a06      	ldr	r2, [pc, #24]	@ (800dcc8 <vTaskSwitchContext+0xb0>)
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	6013      	str	r3, [r2, #0]
}
 800dcb4:	bf00      	nop
 800dcb6:	3714      	adds	r7, #20
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr
 800dcc0:	2000174c 	.word	0x2000174c
 800dcc4:	20001738 	.word	0x20001738
 800dcc8:	2000172c 	.word	0x2000172c
 800dccc:	20001254 	.word	0x20001254
 800dcd0:	20001250 	.word	0x20001250

0800dcd4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b084      	sub	sp, #16
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d10b      	bne.n	800dcfc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800dce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dce8:	f383 8811 	msr	BASEPRI, r3
 800dcec:	f3bf 8f6f 	isb	sy
 800dcf0:	f3bf 8f4f 	dsb	sy
 800dcf4:	60fb      	str	r3, [r7, #12]
}
 800dcf6:	bf00      	nop
 800dcf8:	bf00      	nop
 800dcfa:	e7fd      	b.n	800dcf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dcfc:	4b07      	ldr	r3, [pc, #28]	@ (800dd1c <vTaskPlaceOnEventList+0x48>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	3318      	adds	r3, #24
 800dd02:	4619      	mov	r1, r3
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f7fe fe70 	bl	800c9ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dd0a:	2101      	movs	r1, #1
 800dd0c:	6838      	ldr	r0, [r7, #0]
 800dd0e:	f000 fa81 	bl	800e214 <prvAddCurrentTaskToDelayedList>
}
 800dd12:	bf00      	nop
 800dd14:	3710      	adds	r7, #16
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bd80      	pop	{r7, pc}
 800dd1a:	bf00      	nop
 800dd1c:	20001250 	.word	0x20001250

0800dd20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b086      	sub	sp, #24
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	60b9      	str	r1, [r7, #8]
 800dd2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d10b      	bne.n	800dd4a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800dd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd36:	f383 8811 	msr	BASEPRI, r3
 800dd3a:	f3bf 8f6f 	isb	sy
 800dd3e:	f3bf 8f4f 	dsb	sy
 800dd42:	617b      	str	r3, [r7, #20]
}
 800dd44:	bf00      	nop
 800dd46:	bf00      	nop
 800dd48:	e7fd      	b.n	800dd46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd4a:	4b0a      	ldr	r3, [pc, #40]	@ (800dd74 <vTaskPlaceOnEventListRestricted+0x54>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	3318      	adds	r3, #24
 800dd50:	4619      	mov	r1, r3
 800dd52:	68f8      	ldr	r0, [r7, #12]
 800dd54:	f7fe fe25 	bl	800c9a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d002      	beq.n	800dd64 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800dd5e:	f04f 33ff 	mov.w	r3, #4294967295
 800dd62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dd64:	6879      	ldr	r1, [r7, #4]
 800dd66:	68b8      	ldr	r0, [r7, #8]
 800dd68:	f000 fa54 	bl	800e214 <prvAddCurrentTaskToDelayedList>
	}
 800dd6c:	bf00      	nop
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	20001250 	.word	0x20001250

0800dd78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	68db      	ldr	r3, [r3, #12]
 800dd84:	68db      	ldr	r3, [r3, #12]
 800dd86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d10b      	bne.n	800dda6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800dd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd92:	f383 8811 	msr	BASEPRI, r3
 800dd96:	f3bf 8f6f 	isb	sy
 800dd9a:	f3bf 8f4f 	dsb	sy
 800dd9e:	60fb      	str	r3, [r7, #12]
}
 800dda0:	bf00      	nop
 800dda2:	bf00      	nop
 800dda4:	e7fd      	b.n	800dda2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	3318      	adds	r3, #24
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7fe fe56 	bl	800ca5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ddb0:	4b1d      	ldr	r3, [pc, #116]	@ (800de28 <xTaskRemoveFromEventList+0xb0>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d11d      	bne.n	800ddf4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	3304      	adds	r3, #4
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f7fe fe4d 	bl	800ca5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddc6:	4b19      	ldr	r3, [pc, #100]	@ (800de2c <xTaskRemoveFromEventList+0xb4>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d903      	bls.n	800ddd6 <xTaskRemoveFromEventList+0x5e>
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd2:	4a16      	ldr	r2, [pc, #88]	@ (800de2c <xTaskRemoveFromEventList+0xb4>)
 800ddd4:	6013      	str	r3, [r2, #0]
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddda:	4613      	mov	r3, r2
 800dddc:	009b      	lsls	r3, r3, #2
 800ddde:	4413      	add	r3, r2
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4a13      	ldr	r2, [pc, #76]	@ (800de30 <xTaskRemoveFromEventList+0xb8>)
 800dde4:	441a      	add	r2, r3
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	3304      	adds	r3, #4
 800ddea:	4619      	mov	r1, r3
 800ddec:	4610      	mov	r0, r2
 800ddee:	f7fe fdd8 	bl	800c9a2 <vListInsertEnd>
 800ddf2:	e005      	b.n	800de00 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	3318      	adds	r3, #24
 800ddf8:	4619      	mov	r1, r3
 800ddfa:	480e      	ldr	r0, [pc, #56]	@ (800de34 <xTaskRemoveFromEventList+0xbc>)
 800ddfc:	f7fe fdd1 	bl	800c9a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de04:	4b0c      	ldr	r3, [pc, #48]	@ (800de38 <xTaskRemoveFromEventList+0xc0>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de0a:	429a      	cmp	r2, r3
 800de0c:	d905      	bls.n	800de1a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de0e:	2301      	movs	r3, #1
 800de10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de12:	4b0a      	ldr	r3, [pc, #40]	@ (800de3c <xTaskRemoveFromEventList+0xc4>)
 800de14:	2201      	movs	r2, #1
 800de16:	601a      	str	r2, [r3, #0]
 800de18:	e001      	b.n	800de1e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800de1a:	2300      	movs	r3, #0
 800de1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800de1e:	697b      	ldr	r3, [r7, #20]
}
 800de20:	4618      	mov	r0, r3
 800de22:	3718      	adds	r7, #24
 800de24:	46bd      	mov	sp, r7
 800de26:	bd80      	pop	{r7, pc}
 800de28:	2000174c 	.word	0x2000174c
 800de2c:	2000172c 	.word	0x2000172c
 800de30:	20001254 	.word	0x20001254
 800de34:	200016e4 	.word	0x200016e4
 800de38:	20001250 	.word	0x20001250
 800de3c:	20001738 	.word	0x20001738

0800de40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800de40:	b480      	push	{r7}
 800de42:	b083      	sub	sp, #12
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800de48:	4b06      	ldr	r3, [pc, #24]	@ (800de64 <vTaskInternalSetTimeOutState+0x24>)
 800de4a:	681a      	ldr	r2, [r3, #0]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800de50:	4b05      	ldr	r3, [pc, #20]	@ (800de68 <vTaskInternalSetTimeOutState+0x28>)
 800de52:	681a      	ldr	r2, [r3, #0]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	605a      	str	r2, [r3, #4]
}
 800de58:	bf00      	nop
 800de5a:	370c      	adds	r7, #12
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr
 800de64:	2000173c 	.word	0x2000173c
 800de68:	20001728 	.word	0x20001728

0800de6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b088      	sub	sp, #32
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d10b      	bne.n	800de94 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800de7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de80:	f383 8811 	msr	BASEPRI, r3
 800de84:	f3bf 8f6f 	isb	sy
 800de88:	f3bf 8f4f 	dsb	sy
 800de8c:	613b      	str	r3, [r7, #16]
}
 800de8e:	bf00      	nop
 800de90:	bf00      	nop
 800de92:	e7fd      	b.n	800de90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d10b      	bne.n	800deb2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800de9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de9e:	f383 8811 	msr	BASEPRI, r3
 800dea2:	f3bf 8f6f 	isb	sy
 800dea6:	f3bf 8f4f 	dsb	sy
 800deaa:	60fb      	str	r3, [r7, #12]
}
 800deac:	bf00      	nop
 800deae:	bf00      	nop
 800deb0:	e7fd      	b.n	800deae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800deb2:	f000 fe91 	bl	800ebd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800deb6:	4b1d      	ldr	r3, [pc, #116]	@ (800df2c <xTaskCheckForTimeOut+0xc0>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	69ba      	ldr	r2, [r7, #24]
 800dec2:	1ad3      	subs	r3, r2, r3
 800dec4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dece:	d102      	bne.n	800ded6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ded0:	2300      	movs	r3, #0
 800ded2:	61fb      	str	r3, [r7, #28]
 800ded4:	e023      	b.n	800df1e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681a      	ldr	r2, [r3, #0]
 800deda:	4b15      	ldr	r3, [pc, #84]	@ (800df30 <xTaskCheckForTimeOut+0xc4>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	429a      	cmp	r2, r3
 800dee0:	d007      	beq.n	800def2 <xTaskCheckForTimeOut+0x86>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	69ba      	ldr	r2, [r7, #24]
 800dee8:	429a      	cmp	r2, r3
 800deea:	d302      	bcc.n	800def2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800deec:	2301      	movs	r3, #1
 800deee:	61fb      	str	r3, [r7, #28]
 800def0:	e015      	b.n	800df1e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	697a      	ldr	r2, [r7, #20]
 800def8:	429a      	cmp	r2, r3
 800defa:	d20b      	bcs.n	800df14 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800defc:	683b      	ldr	r3, [r7, #0]
 800defe:	681a      	ldr	r2, [r3, #0]
 800df00:	697b      	ldr	r3, [r7, #20]
 800df02:	1ad2      	subs	r2, r2, r3
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f7ff ff99 	bl	800de40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df0e:	2300      	movs	r3, #0
 800df10:	61fb      	str	r3, [r7, #28]
 800df12:	e004      	b.n	800df1e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	2200      	movs	r2, #0
 800df18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df1a:	2301      	movs	r3, #1
 800df1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df1e:	f000 fe8d 	bl	800ec3c <vPortExitCritical>

	return xReturn;
 800df22:	69fb      	ldr	r3, [r7, #28]
}
 800df24:	4618      	mov	r0, r3
 800df26:	3720      	adds	r7, #32
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd80      	pop	{r7, pc}
 800df2c:	20001728 	.word	0x20001728
 800df30:	2000173c 	.word	0x2000173c

0800df34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800df34:	b480      	push	{r7}
 800df36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800df38:	4b03      	ldr	r3, [pc, #12]	@ (800df48 <vTaskMissedYield+0x14>)
 800df3a:	2201      	movs	r2, #1
 800df3c:	601a      	str	r2, [r3, #0]
}
 800df3e:	bf00      	nop
 800df40:	46bd      	mov	sp, r7
 800df42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df46:	4770      	bx	lr
 800df48:	20001738 	.word	0x20001738

0800df4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b082      	sub	sp, #8
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800df54:	f000 f852 	bl	800dffc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800df58:	4b06      	ldr	r3, [pc, #24]	@ (800df74 <prvIdleTask+0x28>)
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2b01      	cmp	r3, #1
 800df5e:	d9f9      	bls.n	800df54 <prvIdleTask+0x8>
			{
				taskYIELD();
 800df60:	4b05      	ldr	r3, [pc, #20]	@ (800df78 <prvIdleTask+0x2c>)
 800df62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df66:	601a      	str	r2, [r3, #0]
 800df68:	f3bf 8f4f 	dsb	sy
 800df6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800df70:	e7f0      	b.n	800df54 <prvIdleTask+0x8>
 800df72:	bf00      	nop
 800df74:	20001254 	.word	0x20001254
 800df78:	e000ed04 	.word	0xe000ed04

0800df7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b082      	sub	sp, #8
 800df80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800df82:	2300      	movs	r3, #0
 800df84:	607b      	str	r3, [r7, #4]
 800df86:	e00c      	b.n	800dfa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	4613      	mov	r3, r2
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	4413      	add	r3, r2
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	4a12      	ldr	r2, [pc, #72]	@ (800dfdc <prvInitialiseTaskLists+0x60>)
 800df94:	4413      	add	r3, r2
 800df96:	4618      	mov	r0, r3
 800df98:	f7fe fcd6 	bl	800c948 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	607b      	str	r3, [r7, #4]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2b37      	cmp	r3, #55	@ 0x37
 800dfa6:	d9ef      	bls.n	800df88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dfa8:	480d      	ldr	r0, [pc, #52]	@ (800dfe0 <prvInitialiseTaskLists+0x64>)
 800dfaa:	f7fe fccd 	bl	800c948 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dfae:	480d      	ldr	r0, [pc, #52]	@ (800dfe4 <prvInitialiseTaskLists+0x68>)
 800dfb0:	f7fe fcca 	bl	800c948 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dfb4:	480c      	ldr	r0, [pc, #48]	@ (800dfe8 <prvInitialiseTaskLists+0x6c>)
 800dfb6:	f7fe fcc7 	bl	800c948 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dfba:	480c      	ldr	r0, [pc, #48]	@ (800dfec <prvInitialiseTaskLists+0x70>)
 800dfbc:	f7fe fcc4 	bl	800c948 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dfc0:	480b      	ldr	r0, [pc, #44]	@ (800dff0 <prvInitialiseTaskLists+0x74>)
 800dfc2:	f7fe fcc1 	bl	800c948 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dfc6:	4b0b      	ldr	r3, [pc, #44]	@ (800dff4 <prvInitialiseTaskLists+0x78>)
 800dfc8:	4a05      	ldr	r2, [pc, #20]	@ (800dfe0 <prvInitialiseTaskLists+0x64>)
 800dfca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dfcc:	4b0a      	ldr	r3, [pc, #40]	@ (800dff8 <prvInitialiseTaskLists+0x7c>)
 800dfce:	4a05      	ldr	r2, [pc, #20]	@ (800dfe4 <prvInitialiseTaskLists+0x68>)
 800dfd0:	601a      	str	r2, [r3, #0]
}
 800dfd2:	bf00      	nop
 800dfd4:	3708      	adds	r7, #8
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}
 800dfda:	bf00      	nop
 800dfdc:	20001254 	.word	0x20001254
 800dfe0:	200016b4 	.word	0x200016b4
 800dfe4:	200016c8 	.word	0x200016c8
 800dfe8:	200016e4 	.word	0x200016e4
 800dfec:	200016f8 	.word	0x200016f8
 800dff0:	20001710 	.word	0x20001710
 800dff4:	200016dc 	.word	0x200016dc
 800dff8:	200016e0 	.word	0x200016e0

0800dffc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b082      	sub	sp, #8
 800e000:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e002:	e019      	b.n	800e038 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e004:	f000 fde8 	bl	800ebd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e008:	4b10      	ldr	r3, [pc, #64]	@ (800e04c <prvCheckTasksWaitingTermination+0x50>)
 800e00a:	68db      	ldr	r3, [r3, #12]
 800e00c:	68db      	ldr	r3, [r3, #12]
 800e00e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	3304      	adds	r3, #4
 800e014:	4618      	mov	r0, r3
 800e016:	f7fe fd21 	bl	800ca5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e01a:	4b0d      	ldr	r3, [pc, #52]	@ (800e050 <prvCheckTasksWaitingTermination+0x54>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	3b01      	subs	r3, #1
 800e020:	4a0b      	ldr	r2, [pc, #44]	@ (800e050 <prvCheckTasksWaitingTermination+0x54>)
 800e022:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e024:	4b0b      	ldr	r3, [pc, #44]	@ (800e054 <prvCheckTasksWaitingTermination+0x58>)
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	3b01      	subs	r3, #1
 800e02a:	4a0a      	ldr	r2, [pc, #40]	@ (800e054 <prvCheckTasksWaitingTermination+0x58>)
 800e02c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e02e:	f000 fe05 	bl	800ec3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f000 f810 	bl	800e058 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e038:	4b06      	ldr	r3, [pc, #24]	@ (800e054 <prvCheckTasksWaitingTermination+0x58>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d1e1      	bne.n	800e004 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e040:	bf00      	nop
 800e042:	bf00      	nop
 800e044:	3708      	adds	r7, #8
 800e046:	46bd      	mov	sp, r7
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	bf00      	nop
 800e04c:	200016f8 	.word	0x200016f8
 800e050:	20001724 	.word	0x20001724
 800e054:	2000170c 	.word	0x2000170c

0800e058 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b084      	sub	sp, #16
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e066:	2b00      	cmp	r3, #0
 800e068:	d108      	bne.n	800e07c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e06e:	4618      	mov	r0, r3
 800e070:	f000 ffa2 	bl	800efb8 <vPortFree>
				vPortFree( pxTCB );
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f000 ff9f 	bl	800efb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e07a:	e019      	b.n	800e0b0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e082:	2b01      	cmp	r3, #1
 800e084:	d103      	bne.n	800e08e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f000 ff96 	bl	800efb8 <vPortFree>
	}
 800e08c:	e010      	b.n	800e0b0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e094:	2b02      	cmp	r3, #2
 800e096:	d00b      	beq.n	800e0b0 <prvDeleteTCB+0x58>
	__asm volatile
 800e098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e09c:	f383 8811 	msr	BASEPRI, r3
 800e0a0:	f3bf 8f6f 	isb	sy
 800e0a4:	f3bf 8f4f 	dsb	sy
 800e0a8:	60fb      	str	r3, [r7, #12]
}
 800e0aa:	bf00      	nop
 800e0ac:	bf00      	nop
 800e0ae:	e7fd      	b.n	800e0ac <prvDeleteTCB+0x54>
	}
 800e0b0:	bf00      	nop
 800e0b2:	3710      	adds	r7, #16
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	bd80      	pop	{r7, pc}

0800e0b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b083      	sub	sp, #12
 800e0bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e0be:	4b0c      	ldr	r3, [pc, #48]	@ (800e0f0 <prvResetNextTaskUnblockTime+0x38>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d104      	bne.n	800e0d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e0c8:	4b0a      	ldr	r3, [pc, #40]	@ (800e0f4 <prvResetNextTaskUnblockTime+0x3c>)
 800e0ca:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e0d0:	e008      	b.n	800e0e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0d2:	4b07      	ldr	r3, [pc, #28]	@ (800e0f0 <prvResetNextTaskUnblockTime+0x38>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	68db      	ldr	r3, [r3, #12]
 800e0d8:	68db      	ldr	r3, [r3, #12]
 800e0da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	4a04      	ldr	r2, [pc, #16]	@ (800e0f4 <prvResetNextTaskUnblockTime+0x3c>)
 800e0e2:	6013      	str	r3, [r2, #0]
}
 800e0e4:	bf00      	nop
 800e0e6:	370c      	adds	r7, #12
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ee:	4770      	bx	lr
 800e0f0:	200016dc 	.word	0x200016dc
 800e0f4:	20001744 	.word	0x20001744

0800e0f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b083      	sub	sp, #12
 800e0fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e0fe:	4b0b      	ldr	r3, [pc, #44]	@ (800e12c <xTaskGetSchedulerState+0x34>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d102      	bne.n	800e10c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e106:	2301      	movs	r3, #1
 800e108:	607b      	str	r3, [r7, #4]
 800e10a:	e008      	b.n	800e11e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e10c:	4b08      	ldr	r3, [pc, #32]	@ (800e130 <xTaskGetSchedulerState+0x38>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d102      	bne.n	800e11a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e114:	2302      	movs	r3, #2
 800e116:	607b      	str	r3, [r7, #4]
 800e118:	e001      	b.n	800e11e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e11a:	2300      	movs	r3, #0
 800e11c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e11e:	687b      	ldr	r3, [r7, #4]
	}
 800e120:	4618      	mov	r0, r3
 800e122:	370c      	adds	r7, #12
 800e124:	46bd      	mov	sp, r7
 800e126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12a:	4770      	bx	lr
 800e12c:	20001730 	.word	0x20001730
 800e130:	2000174c 	.word	0x2000174c

0800e134 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e134:	b580      	push	{r7, lr}
 800e136:	b086      	sub	sp, #24
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e140:	2300      	movs	r3, #0
 800e142:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d058      	beq.n	800e1fc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e14a:	4b2f      	ldr	r3, [pc, #188]	@ (800e208 <xTaskPriorityDisinherit+0xd4>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	693a      	ldr	r2, [r7, #16]
 800e150:	429a      	cmp	r2, r3
 800e152:	d00b      	beq.n	800e16c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e158:	f383 8811 	msr	BASEPRI, r3
 800e15c:	f3bf 8f6f 	isb	sy
 800e160:	f3bf 8f4f 	dsb	sy
 800e164:	60fb      	str	r3, [r7, #12]
}
 800e166:	bf00      	nop
 800e168:	bf00      	nop
 800e16a:	e7fd      	b.n	800e168 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e16c:	693b      	ldr	r3, [r7, #16]
 800e16e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e170:	2b00      	cmp	r3, #0
 800e172:	d10b      	bne.n	800e18c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e178:	f383 8811 	msr	BASEPRI, r3
 800e17c:	f3bf 8f6f 	isb	sy
 800e180:	f3bf 8f4f 	dsb	sy
 800e184:	60bb      	str	r3, [r7, #8]
}
 800e186:	bf00      	nop
 800e188:	bf00      	nop
 800e18a:	e7fd      	b.n	800e188 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e190:	1e5a      	subs	r2, r3, #1
 800e192:	693b      	ldr	r3, [r7, #16]
 800e194:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	d02c      	beq.n	800e1fc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e1a2:	693b      	ldr	r3, [r7, #16]
 800e1a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d128      	bne.n	800e1fc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	3304      	adds	r3, #4
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f7fe fc54 	bl	800ca5c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e1b4:	693b      	ldr	r3, [r7, #16]
 800e1b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e1c4:	693b      	ldr	r3, [r7, #16]
 800e1c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e1c8:	693b      	ldr	r3, [r7, #16]
 800e1ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1cc:	4b0f      	ldr	r3, [pc, #60]	@ (800e20c <xTaskPriorityDisinherit+0xd8>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	d903      	bls.n	800e1dc <xTaskPriorityDisinherit+0xa8>
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1d8:	4a0c      	ldr	r2, [pc, #48]	@ (800e20c <xTaskPriorityDisinherit+0xd8>)
 800e1da:	6013      	str	r3, [r2, #0]
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1e0:	4613      	mov	r3, r2
 800e1e2:	009b      	lsls	r3, r3, #2
 800e1e4:	4413      	add	r3, r2
 800e1e6:	009b      	lsls	r3, r3, #2
 800e1e8:	4a09      	ldr	r2, [pc, #36]	@ (800e210 <xTaskPriorityDisinherit+0xdc>)
 800e1ea:	441a      	add	r2, r3
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	3304      	adds	r3, #4
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	4610      	mov	r0, r2
 800e1f4:	f7fe fbd5 	bl	800c9a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e1fc:	697b      	ldr	r3, [r7, #20]
	}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3718      	adds	r7, #24
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}
 800e206:	bf00      	nop
 800e208:	20001250 	.word	0x20001250
 800e20c:	2000172c 	.word	0x2000172c
 800e210:	20001254 	.word	0x20001254

0800e214 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
 800e21c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e21e:	4b21      	ldr	r3, [pc, #132]	@ (800e2a4 <prvAddCurrentTaskToDelayedList+0x90>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e224:	4b20      	ldr	r3, [pc, #128]	@ (800e2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	3304      	adds	r3, #4
 800e22a:	4618      	mov	r0, r3
 800e22c:	f7fe fc16 	bl	800ca5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e236:	d10a      	bne.n	800e24e <prvAddCurrentTaskToDelayedList+0x3a>
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d007      	beq.n	800e24e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e23e:	4b1a      	ldr	r3, [pc, #104]	@ (800e2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	3304      	adds	r3, #4
 800e244:	4619      	mov	r1, r3
 800e246:	4819      	ldr	r0, [pc, #100]	@ (800e2ac <prvAddCurrentTaskToDelayedList+0x98>)
 800e248:	f7fe fbab 	bl	800c9a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e24c:	e026      	b.n	800e29c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e24e:	68fa      	ldr	r2, [r7, #12]
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	4413      	add	r3, r2
 800e254:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e256:	4b14      	ldr	r3, [pc, #80]	@ (800e2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	68ba      	ldr	r2, [r7, #8]
 800e25c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e25e:	68ba      	ldr	r2, [r7, #8]
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	429a      	cmp	r2, r3
 800e264:	d209      	bcs.n	800e27a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e266:	4b12      	ldr	r3, [pc, #72]	@ (800e2b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e268:	681a      	ldr	r2, [r3, #0]
 800e26a:	4b0f      	ldr	r3, [pc, #60]	@ (800e2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	3304      	adds	r3, #4
 800e270:	4619      	mov	r1, r3
 800e272:	4610      	mov	r0, r2
 800e274:	f7fe fbb9 	bl	800c9ea <vListInsert>
}
 800e278:	e010      	b.n	800e29c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e27a:	4b0e      	ldr	r3, [pc, #56]	@ (800e2b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e27c:	681a      	ldr	r2, [r3, #0]
 800e27e:	4b0a      	ldr	r3, [pc, #40]	@ (800e2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	3304      	adds	r3, #4
 800e284:	4619      	mov	r1, r3
 800e286:	4610      	mov	r0, r2
 800e288:	f7fe fbaf 	bl	800c9ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e28c:	4b0a      	ldr	r3, [pc, #40]	@ (800e2b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	68ba      	ldr	r2, [r7, #8]
 800e292:	429a      	cmp	r2, r3
 800e294:	d202      	bcs.n	800e29c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e296:	4a08      	ldr	r2, [pc, #32]	@ (800e2b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	6013      	str	r3, [r2, #0]
}
 800e29c:	bf00      	nop
 800e29e:	3710      	adds	r7, #16
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	20001728 	.word	0x20001728
 800e2a8:	20001250 	.word	0x20001250
 800e2ac:	20001710 	.word	0x20001710
 800e2b0:	200016e0 	.word	0x200016e0
 800e2b4:	200016dc 	.word	0x200016dc
 800e2b8:	20001744 	.word	0x20001744

0800e2bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b08a      	sub	sp, #40	@ 0x28
 800e2c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e2c6:	f000 fb13 	bl	800e8f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e2ca:	4b1d      	ldr	r3, [pc, #116]	@ (800e340 <xTimerCreateTimerTask+0x84>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d021      	beq.n	800e316 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e2da:	1d3a      	adds	r2, r7, #4
 800e2dc:	f107 0108 	add.w	r1, r7, #8
 800e2e0:	f107 030c 	add.w	r3, r7, #12
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f7fe fb15 	bl	800c914 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e2ea:	6879      	ldr	r1, [r7, #4]
 800e2ec:	68bb      	ldr	r3, [r7, #8]
 800e2ee:	68fa      	ldr	r2, [r7, #12]
 800e2f0:	9202      	str	r2, [sp, #8]
 800e2f2:	9301      	str	r3, [sp, #4]
 800e2f4:	2302      	movs	r3, #2
 800e2f6:	9300      	str	r3, [sp, #0]
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	460a      	mov	r2, r1
 800e2fc:	4911      	ldr	r1, [pc, #68]	@ (800e344 <xTimerCreateTimerTask+0x88>)
 800e2fe:	4812      	ldr	r0, [pc, #72]	@ (800e348 <xTimerCreateTimerTask+0x8c>)
 800e300:	f7ff f8d0 	bl	800d4a4 <xTaskCreateStatic>
 800e304:	4603      	mov	r3, r0
 800e306:	4a11      	ldr	r2, [pc, #68]	@ (800e34c <xTimerCreateTimerTask+0x90>)
 800e308:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e30a:	4b10      	ldr	r3, [pc, #64]	@ (800e34c <xTimerCreateTimerTask+0x90>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d001      	beq.n	800e316 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e312:	2301      	movs	r3, #1
 800e314:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e316:	697b      	ldr	r3, [r7, #20]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d10b      	bne.n	800e334 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e320:	f383 8811 	msr	BASEPRI, r3
 800e324:	f3bf 8f6f 	isb	sy
 800e328:	f3bf 8f4f 	dsb	sy
 800e32c:	613b      	str	r3, [r7, #16]
}
 800e32e:	bf00      	nop
 800e330:	bf00      	nop
 800e332:	e7fd      	b.n	800e330 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e334:	697b      	ldr	r3, [r7, #20]
}
 800e336:	4618      	mov	r0, r3
 800e338:	3718      	adds	r7, #24
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop
 800e340:	20001780 	.word	0x20001780
 800e344:	08012dd4 	.word	0x08012dd4
 800e348:	0800e489 	.word	0x0800e489
 800e34c:	20001784 	.word	0x20001784

0800e350 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b08a      	sub	sp, #40	@ 0x28
 800e354:	af00      	add	r7, sp, #0
 800e356:	60f8      	str	r0, [r7, #12]
 800e358:	60b9      	str	r1, [r7, #8]
 800e35a:	607a      	str	r2, [r7, #4]
 800e35c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e35e:	2300      	movs	r3, #0
 800e360:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d10b      	bne.n	800e380 <xTimerGenericCommand+0x30>
	__asm volatile
 800e368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e36c:	f383 8811 	msr	BASEPRI, r3
 800e370:	f3bf 8f6f 	isb	sy
 800e374:	f3bf 8f4f 	dsb	sy
 800e378:	623b      	str	r3, [r7, #32]
}
 800e37a:	bf00      	nop
 800e37c:	bf00      	nop
 800e37e:	e7fd      	b.n	800e37c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e380:	4b19      	ldr	r3, [pc, #100]	@ (800e3e8 <xTimerGenericCommand+0x98>)
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d02a      	beq.n	800e3de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e388:	68bb      	ldr	r3, [r7, #8]
 800e38a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e394:	68bb      	ldr	r3, [r7, #8]
 800e396:	2b05      	cmp	r3, #5
 800e398:	dc18      	bgt.n	800e3cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e39a:	f7ff fead 	bl	800e0f8 <xTaskGetSchedulerState>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	2b02      	cmp	r3, #2
 800e3a2:	d109      	bne.n	800e3b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e3a4:	4b10      	ldr	r3, [pc, #64]	@ (800e3e8 <xTimerGenericCommand+0x98>)
 800e3a6:	6818      	ldr	r0, [r3, #0]
 800e3a8:	f107 0110 	add.w	r1, r7, #16
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3b0:	f7fe fc88 	bl	800ccc4 <xQueueGenericSend>
 800e3b4:	6278      	str	r0, [r7, #36]	@ 0x24
 800e3b6:	e012      	b.n	800e3de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e3b8:	4b0b      	ldr	r3, [pc, #44]	@ (800e3e8 <xTimerGenericCommand+0x98>)
 800e3ba:	6818      	ldr	r0, [r3, #0]
 800e3bc:	f107 0110 	add.w	r1, r7, #16
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	f7fe fc7e 	bl	800ccc4 <xQueueGenericSend>
 800e3c8:	6278      	str	r0, [r7, #36]	@ 0x24
 800e3ca:	e008      	b.n	800e3de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e3cc:	4b06      	ldr	r3, [pc, #24]	@ (800e3e8 <xTimerGenericCommand+0x98>)
 800e3ce:	6818      	ldr	r0, [r3, #0]
 800e3d0:	f107 0110 	add.w	r1, r7, #16
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	683a      	ldr	r2, [r7, #0]
 800e3d8:	f7fe fd76 	bl	800cec8 <xQueueGenericSendFromISR>
 800e3dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3728      	adds	r7, #40	@ 0x28
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}
 800e3e8:	20001780 	.word	0x20001780

0800e3ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b088      	sub	sp, #32
 800e3f0:	af02      	add	r7, sp, #8
 800e3f2:	6078      	str	r0, [r7, #4]
 800e3f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f6:	4b23      	ldr	r3, [pc, #140]	@ (800e484 <prvProcessExpiredTimer+0x98>)
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	68db      	ldr	r3, [r3, #12]
 800e3fc:	68db      	ldr	r3, [r3, #12]
 800e3fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	3304      	adds	r3, #4
 800e404:	4618      	mov	r0, r3
 800e406:	f7fe fb29 	bl	800ca5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e410:	f003 0304 	and.w	r3, r3, #4
 800e414:	2b00      	cmp	r3, #0
 800e416:	d023      	beq.n	800e460 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e418:	697b      	ldr	r3, [r7, #20]
 800e41a:	699a      	ldr	r2, [r3, #24]
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	18d1      	adds	r1, r2, r3
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	683a      	ldr	r2, [r7, #0]
 800e424:	6978      	ldr	r0, [r7, #20]
 800e426:	f000 f8d5 	bl	800e5d4 <prvInsertTimerInActiveList>
 800e42a:	4603      	mov	r3, r0
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d020      	beq.n	800e472 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e430:	2300      	movs	r3, #0
 800e432:	9300      	str	r3, [sp, #0]
 800e434:	2300      	movs	r3, #0
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	2100      	movs	r1, #0
 800e43a:	6978      	ldr	r0, [r7, #20]
 800e43c:	f7ff ff88 	bl	800e350 <xTimerGenericCommand>
 800e440:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e442:	693b      	ldr	r3, [r7, #16]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d114      	bne.n	800e472 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e44c:	f383 8811 	msr	BASEPRI, r3
 800e450:	f3bf 8f6f 	isb	sy
 800e454:	f3bf 8f4f 	dsb	sy
 800e458:	60fb      	str	r3, [r7, #12]
}
 800e45a:	bf00      	nop
 800e45c:	bf00      	nop
 800e45e:	e7fd      	b.n	800e45c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e466:	f023 0301 	bic.w	r3, r3, #1
 800e46a:	b2da      	uxtb	r2, r3
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	6a1b      	ldr	r3, [r3, #32]
 800e476:	6978      	ldr	r0, [r7, #20]
 800e478:	4798      	blx	r3
}
 800e47a:	bf00      	nop
 800e47c:	3718      	adds	r7, #24
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}
 800e482:	bf00      	nop
 800e484:	20001778 	.word	0x20001778

0800e488 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b084      	sub	sp, #16
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e490:	f107 0308 	add.w	r3, r7, #8
 800e494:	4618      	mov	r0, r3
 800e496:	f000 f859 	bl	800e54c <prvGetNextExpireTime>
 800e49a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	4619      	mov	r1, r3
 800e4a0:	68f8      	ldr	r0, [r7, #12]
 800e4a2:	f000 f805 	bl	800e4b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e4a6:	f000 f8d7 	bl	800e658 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e4aa:	bf00      	nop
 800e4ac:	e7f0      	b.n	800e490 <prvTimerTask+0x8>
	...

0800e4b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e4ba:	f7ff fa37 	bl	800d92c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e4be:	f107 0308 	add.w	r3, r7, #8
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f000 f866 	bl	800e594 <prvSampleTimeNow>
 800e4c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d130      	bne.n	800e532 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d10a      	bne.n	800e4ec <prvProcessTimerOrBlockTask+0x3c>
 800e4d6:	687a      	ldr	r2, [r7, #4]
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	429a      	cmp	r2, r3
 800e4dc:	d806      	bhi.n	800e4ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e4de:	f7ff fa33 	bl	800d948 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e4e2:	68f9      	ldr	r1, [r7, #12]
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f7ff ff81 	bl	800e3ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e4ea:	e024      	b.n	800e536 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d008      	beq.n	800e504 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e4f2:	4b13      	ldr	r3, [pc, #76]	@ (800e540 <prvProcessTimerOrBlockTask+0x90>)
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d101      	bne.n	800e500 <prvProcessTimerOrBlockTask+0x50>
 800e4fc:	2301      	movs	r3, #1
 800e4fe:	e000      	b.n	800e502 <prvProcessTimerOrBlockTask+0x52>
 800e500:	2300      	movs	r3, #0
 800e502:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e504:	4b0f      	ldr	r3, [pc, #60]	@ (800e544 <prvProcessTimerOrBlockTask+0x94>)
 800e506:	6818      	ldr	r0, [r3, #0]
 800e508:	687a      	ldr	r2, [r7, #4]
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	1ad3      	subs	r3, r2, r3
 800e50e:	683a      	ldr	r2, [r7, #0]
 800e510:	4619      	mov	r1, r3
 800e512:	f7fe ff93 	bl	800d43c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e516:	f7ff fa17 	bl	800d948 <xTaskResumeAll>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d10a      	bne.n	800e536 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e520:	4b09      	ldr	r3, [pc, #36]	@ (800e548 <prvProcessTimerOrBlockTask+0x98>)
 800e522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e526:	601a      	str	r2, [r3, #0]
 800e528:	f3bf 8f4f 	dsb	sy
 800e52c:	f3bf 8f6f 	isb	sy
}
 800e530:	e001      	b.n	800e536 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e532:	f7ff fa09 	bl	800d948 <xTaskResumeAll>
}
 800e536:	bf00      	nop
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	2000177c 	.word	0x2000177c
 800e544:	20001780 	.word	0x20001780
 800e548:	e000ed04 	.word	0xe000ed04

0800e54c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e54c:	b480      	push	{r7}
 800e54e:	b085      	sub	sp, #20
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e554:	4b0e      	ldr	r3, [pc, #56]	@ (800e590 <prvGetNextExpireTime+0x44>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d101      	bne.n	800e562 <prvGetNextExpireTime+0x16>
 800e55e:	2201      	movs	r2, #1
 800e560:	e000      	b.n	800e564 <prvGetNextExpireTime+0x18>
 800e562:	2200      	movs	r2, #0
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d105      	bne.n	800e57c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e570:	4b07      	ldr	r3, [pc, #28]	@ (800e590 <prvGetNextExpireTime+0x44>)
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	68db      	ldr	r3, [r3, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	60fb      	str	r3, [r7, #12]
 800e57a:	e001      	b.n	800e580 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e57c:	2300      	movs	r3, #0
 800e57e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e580:	68fb      	ldr	r3, [r7, #12]
}
 800e582:	4618      	mov	r0, r3
 800e584:	3714      	adds	r7, #20
 800e586:	46bd      	mov	sp, r7
 800e588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58c:	4770      	bx	lr
 800e58e:	bf00      	nop
 800e590:	20001778 	.word	0x20001778

0800e594 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e59c:	f7ff fa72 	bl	800da84 <xTaskGetTickCount>
 800e5a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e5a2:	4b0b      	ldr	r3, [pc, #44]	@ (800e5d0 <prvSampleTimeNow+0x3c>)
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	68fa      	ldr	r2, [r7, #12]
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d205      	bcs.n	800e5b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e5ac:	f000 f93a 	bl	800e824 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2201      	movs	r2, #1
 800e5b4:	601a      	str	r2, [r3, #0]
 800e5b6:	e002      	b.n	800e5be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e5be:	4a04      	ldr	r2, [pc, #16]	@ (800e5d0 <prvSampleTimeNow+0x3c>)
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
 800e5ce:	bf00      	nop
 800e5d0:	20001788 	.word	0x20001788

0800e5d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b086      	sub	sp, #24
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	60f8      	str	r0, [r7, #12]
 800e5dc:	60b9      	str	r1, [r7, #8]
 800e5de:	607a      	str	r2, [r7, #4]
 800e5e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	68ba      	ldr	r2, [r7, #8]
 800e5ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	68fa      	ldr	r2, [r7, #12]
 800e5f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e5f2:	68ba      	ldr	r2, [r7, #8]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	d812      	bhi.n	800e620 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	1ad2      	subs	r2, r2, r3
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	699b      	ldr	r3, [r3, #24]
 800e604:	429a      	cmp	r2, r3
 800e606:	d302      	bcc.n	800e60e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e608:	2301      	movs	r3, #1
 800e60a:	617b      	str	r3, [r7, #20]
 800e60c:	e01b      	b.n	800e646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e60e:	4b10      	ldr	r3, [pc, #64]	@ (800e650 <prvInsertTimerInActiveList+0x7c>)
 800e610:	681a      	ldr	r2, [r3, #0]
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	3304      	adds	r3, #4
 800e616:	4619      	mov	r1, r3
 800e618:	4610      	mov	r0, r2
 800e61a:	f7fe f9e6 	bl	800c9ea <vListInsert>
 800e61e:	e012      	b.n	800e646 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e620:	687a      	ldr	r2, [r7, #4]
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	429a      	cmp	r2, r3
 800e626:	d206      	bcs.n	800e636 <prvInsertTimerInActiveList+0x62>
 800e628:	68ba      	ldr	r2, [r7, #8]
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	429a      	cmp	r2, r3
 800e62e:	d302      	bcc.n	800e636 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e630:	2301      	movs	r3, #1
 800e632:	617b      	str	r3, [r7, #20]
 800e634:	e007      	b.n	800e646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e636:	4b07      	ldr	r3, [pc, #28]	@ (800e654 <prvInsertTimerInActiveList+0x80>)
 800e638:	681a      	ldr	r2, [r3, #0]
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	3304      	adds	r3, #4
 800e63e:	4619      	mov	r1, r3
 800e640:	4610      	mov	r0, r2
 800e642:	f7fe f9d2 	bl	800c9ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e646:	697b      	ldr	r3, [r7, #20]
}
 800e648:	4618      	mov	r0, r3
 800e64a:	3718      	adds	r7, #24
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}
 800e650:	2000177c 	.word	0x2000177c
 800e654:	20001778 	.word	0x20001778

0800e658 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b08e      	sub	sp, #56	@ 0x38
 800e65c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e65e:	e0ce      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	2b00      	cmp	r3, #0
 800e664:	da19      	bge.n	800e69a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e666:	1d3b      	adds	r3, r7, #4
 800e668:	3304      	adds	r3, #4
 800e66a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d10b      	bne.n	800e68a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e676:	f383 8811 	msr	BASEPRI, r3
 800e67a:	f3bf 8f6f 	isb	sy
 800e67e:	f3bf 8f4f 	dsb	sy
 800e682:	61fb      	str	r3, [r7, #28]
}
 800e684:	bf00      	nop
 800e686:	bf00      	nop
 800e688:	e7fd      	b.n	800e686 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e690:	6850      	ldr	r0, [r2, #4]
 800e692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e694:	6892      	ldr	r2, [r2, #8]
 800e696:	4611      	mov	r1, r2
 800e698:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	f2c0 80ae 	blt.w	800e7fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6a8:	695b      	ldr	r3, [r3, #20]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d004      	beq.n	800e6b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b0:	3304      	adds	r3, #4
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7fe f9d2 	bl	800ca5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e6b8:	463b      	mov	r3, r7
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	f7ff ff6a 	bl	800e594 <prvSampleTimeNow>
 800e6c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	2b09      	cmp	r3, #9
 800e6c6:	f200 8097 	bhi.w	800e7f8 <prvProcessReceivedCommands+0x1a0>
 800e6ca:	a201      	add	r2, pc, #4	@ (adr r2, 800e6d0 <prvProcessReceivedCommands+0x78>)
 800e6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6d0:	0800e6f9 	.word	0x0800e6f9
 800e6d4:	0800e6f9 	.word	0x0800e6f9
 800e6d8:	0800e6f9 	.word	0x0800e6f9
 800e6dc:	0800e76f 	.word	0x0800e76f
 800e6e0:	0800e783 	.word	0x0800e783
 800e6e4:	0800e7cf 	.word	0x0800e7cf
 800e6e8:	0800e6f9 	.word	0x0800e6f9
 800e6ec:	0800e6f9 	.word	0x0800e6f9
 800e6f0:	0800e76f 	.word	0x0800e76f
 800e6f4:	0800e783 	.word	0x0800e783
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e6fe:	f043 0301 	orr.w	r3, r3, #1
 800e702:	b2da      	uxtb	r2, r3
 800e704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e706:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e70a:	68ba      	ldr	r2, [r7, #8]
 800e70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e70e:	699b      	ldr	r3, [r3, #24]
 800e710:	18d1      	adds	r1, r2, r3
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e718:	f7ff ff5c 	bl	800e5d4 <prvInsertTimerInActiveList>
 800e71c:	4603      	mov	r3, r0
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d06c      	beq.n	800e7fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e724:	6a1b      	ldr	r3, [r3, #32]
 800e726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e728:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e72c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e730:	f003 0304 	and.w	r3, r3, #4
 800e734:	2b00      	cmp	r3, #0
 800e736:	d061      	beq.n	800e7fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e738:	68ba      	ldr	r2, [r7, #8]
 800e73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e73c:	699b      	ldr	r3, [r3, #24]
 800e73e:	441a      	add	r2, r3
 800e740:	2300      	movs	r3, #0
 800e742:	9300      	str	r3, [sp, #0]
 800e744:	2300      	movs	r3, #0
 800e746:	2100      	movs	r1, #0
 800e748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e74a:	f7ff fe01 	bl	800e350 <xTimerGenericCommand>
 800e74e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e750:	6a3b      	ldr	r3, [r7, #32]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d152      	bne.n	800e7fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e75a:	f383 8811 	msr	BASEPRI, r3
 800e75e:	f3bf 8f6f 	isb	sy
 800e762:	f3bf 8f4f 	dsb	sy
 800e766:	61bb      	str	r3, [r7, #24]
}
 800e768:	bf00      	nop
 800e76a:	bf00      	nop
 800e76c:	e7fd      	b.n	800e76a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e774:	f023 0301 	bic.w	r3, r3, #1
 800e778:	b2da      	uxtb	r2, r3
 800e77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e77c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e780:	e03d      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e788:	f043 0301 	orr.w	r3, r3, #1
 800e78c:	b2da      	uxtb	r2, r3
 800e78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e790:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e794:	68ba      	ldr	r2, [r7, #8]
 800e796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e798:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e79c:	699b      	ldr	r3, [r3, #24]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d10b      	bne.n	800e7ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a6:	f383 8811 	msr	BASEPRI, r3
 800e7aa:	f3bf 8f6f 	isb	sy
 800e7ae:	f3bf 8f4f 	dsb	sy
 800e7b2:	617b      	str	r3, [r7, #20]
}
 800e7b4:	bf00      	nop
 800e7b6:	bf00      	nop
 800e7b8:	e7fd      	b.n	800e7b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7bc:	699a      	ldr	r2, [r3, #24]
 800e7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7c0:	18d1      	adds	r1, r2, r3
 800e7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e7c8:	f7ff ff04 	bl	800e5d4 <prvInsertTimerInActiveList>
					break;
 800e7cc:	e017      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e7d4:	f003 0302 	and.w	r3, r3, #2
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d103      	bne.n	800e7e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e7dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e7de:	f000 fbeb 	bl	800efb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e7e2:	e00c      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e7e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e7ea:	f023 0301 	bic.w	r3, r3, #1
 800e7ee:	b2da      	uxtb	r2, r3
 800e7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e7f6:	e002      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e7f8:	bf00      	nop
 800e7fa:	e000      	b.n	800e7fe <prvProcessReceivedCommands+0x1a6>
					break;
 800e7fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e7fe:	4b08      	ldr	r3, [pc, #32]	@ (800e820 <prvProcessReceivedCommands+0x1c8>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	1d39      	adds	r1, r7, #4
 800e804:	2200      	movs	r2, #0
 800e806:	4618      	mov	r0, r3
 800e808:	f7fe fbfc 	bl	800d004 <xQueueReceive>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	f47f af26 	bne.w	800e660 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e814:	bf00      	nop
 800e816:	bf00      	nop
 800e818:	3730      	adds	r7, #48	@ 0x30
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	20001780 	.word	0x20001780

0800e824 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b088      	sub	sp, #32
 800e828:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e82a:	e049      	b.n	800e8c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e82c:	4b2e      	ldr	r3, [pc, #184]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	68db      	ldr	r3, [r3, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e836:	4b2c      	ldr	r3, [pc, #176]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	68db      	ldr	r3, [r3, #12]
 800e83e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	3304      	adds	r3, #4
 800e844:	4618      	mov	r0, r3
 800e846:	f7fe f909 	bl	800ca5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	6a1b      	ldr	r3, [r3, #32]
 800e84e:	68f8      	ldr	r0, [r7, #12]
 800e850:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e858:	f003 0304 	and.w	r3, r3, #4
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d02f      	beq.n	800e8c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	699b      	ldr	r3, [r3, #24]
 800e864:	693a      	ldr	r2, [r7, #16]
 800e866:	4413      	add	r3, r2
 800e868:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e86a:	68ba      	ldr	r2, [r7, #8]
 800e86c:	693b      	ldr	r3, [r7, #16]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d90e      	bls.n	800e890 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	68ba      	ldr	r2, [r7, #8]
 800e876:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	68fa      	ldr	r2, [r7, #12]
 800e87c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e87e:	4b1a      	ldr	r3, [pc, #104]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e880:	681a      	ldr	r2, [r3, #0]
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	3304      	adds	r3, #4
 800e886:	4619      	mov	r1, r3
 800e888:	4610      	mov	r0, r2
 800e88a:	f7fe f8ae 	bl	800c9ea <vListInsert>
 800e88e:	e017      	b.n	800e8c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e890:	2300      	movs	r3, #0
 800e892:	9300      	str	r3, [sp, #0]
 800e894:	2300      	movs	r3, #0
 800e896:	693a      	ldr	r2, [r7, #16]
 800e898:	2100      	movs	r1, #0
 800e89a:	68f8      	ldr	r0, [r7, #12]
 800e89c:	f7ff fd58 	bl	800e350 <xTimerGenericCommand>
 800e8a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d10b      	bne.n	800e8c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e8a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ac:	f383 8811 	msr	BASEPRI, r3
 800e8b0:	f3bf 8f6f 	isb	sy
 800e8b4:	f3bf 8f4f 	dsb	sy
 800e8b8:	603b      	str	r3, [r7, #0]
}
 800e8ba:	bf00      	nop
 800e8bc:	bf00      	nop
 800e8be:	e7fd      	b.n	800e8bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e8c0:	4b09      	ldr	r3, [pc, #36]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d1b0      	bne.n	800e82c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e8ca:	4b07      	ldr	r3, [pc, #28]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e8d0:	4b06      	ldr	r3, [pc, #24]	@ (800e8ec <prvSwitchTimerLists+0xc8>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a04      	ldr	r2, [pc, #16]	@ (800e8e8 <prvSwitchTimerLists+0xc4>)
 800e8d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e8d8:	4a04      	ldr	r2, [pc, #16]	@ (800e8ec <prvSwitchTimerLists+0xc8>)
 800e8da:	697b      	ldr	r3, [r7, #20]
 800e8dc:	6013      	str	r3, [r2, #0]
}
 800e8de:	bf00      	nop
 800e8e0:	3718      	adds	r7, #24
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	bd80      	pop	{r7, pc}
 800e8e6:	bf00      	nop
 800e8e8:	20001778 	.word	0x20001778
 800e8ec:	2000177c 	.word	0x2000177c

0800e8f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b082      	sub	sp, #8
 800e8f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e8f6:	f000 f96f 	bl	800ebd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e8fa:	4b15      	ldr	r3, [pc, #84]	@ (800e950 <prvCheckForValidListAndQueue+0x60>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d120      	bne.n	800e944 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e902:	4814      	ldr	r0, [pc, #80]	@ (800e954 <prvCheckForValidListAndQueue+0x64>)
 800e904:	f7fe f820 	bl	800c948 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e908:	4813      	ldr	r0, [pc, #76]	@ (800e958 <prvCheckForValidListAndQueue+0x68>)
 800e90a:	f7fe f81d 	bl	800c948 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e90e:	4b13      	ldr	r3, [pc, #76]	@ (800e95c <prvCheckForValidListAndQueue+0x6c>)
 800e910:	4a10      	ldr	r2, [pc, #64]	@ (800e954 <prvCheckForValidListAndQueue+0x64>)
 800e912:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e914:	4b12      	ldr	r3, [pc, #72]	@ (800e960 <prvCheckForValidListAndQueue+0x70>)
 800e916:	4a10      	ldr	r2, [pc, #64]	@ (800e958 <prvCheckForValidListAndQueue+0x68>)
 800e918:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e91a:	2300      	movs	r3, #0
 800e91c:	9300      	str	r3, [sp, #0]
 800e91e:	4b11      	ldr	r3, [pc, #68]	@ (800e964 <prvCheckForValidListAndQueue+0x74>)
 800e920:	4a11      	ldr	r2, [pc, #68]	@ (800e968 <prvCheckForValidListAndQueue+0x78>)
 800e922:	2110      	movs	r1, #16
 800e924:	200a      	movs	r0, #10
 800e926:	f7fe f92d 	bl	800cb84 <xQueueGenericCreateStatic>
 800e92a:	4603      	mov	r3, r0
 800e92c:	4a08      	ldr	r2, [pc, #32]	@ (800e950 <prvCheckForValidListAndQueue+0x60>)
 800e92e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e930:	4b07      	ldr	r3, [pc, #28]	@ (800e950 <prvCheckForValidListAndQueue+0x60>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d005      	beq.n	800e944 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e938:	4b05      	ldr	r3, [pc, #20]	@ (800e950 <prvCheckForValidListAndQueue+0x60>)
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	490b      	ldr	r1, [pc, #44]	@ (800e96c <prvCheckForValidListAndQueue+0x7c>)
 800e93e:	4618      	mov	r0, r3
 800e940:	f7fe fd52 	bl	800d3e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e944:	f000 f97a 	bl	800ec3c <vPortExitCritical>
}
 800e948:	bf00      	nop
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	20001780 	.word	0x20001780
 800e954:	20001750 	.word	0x20001750
 800e958:	20001764 	.word	0x20001764
 800e95c:	20001778 	.word	0x20001778
 800e960:	2000177c 	.word	0x2000177c
 800e964:	2000182c 	.word	0x2000182c
 800e968:	2000178c 	.word	0x2000178c
 800e96c:	08012ddc 	.word	0x08012ddc

0800e970 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e970:	b480      	push	{r7}
 800e972:	b085      	sub	sp, #20
 800e974:	af00      	add	r7, sp, #0
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	60b9      	str	r1, [r7, #8]
 800e97a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	3b04      	subs	r3, #4
 800e980:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	3b04      	subs	r3, #4
 800e98e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	f023 0201 	bic.w	r2, r3, #1
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	3b04      	subs	r3, #4
 800e99e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e9a0:	4a0c      	ldr	r2, [pc, #48]	@ (800e9d4 <pxPortInitialiseStack+0x64>)
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	3b14      	subs	r3, #20
 800e9aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e9ac:	687a      	ldr	r2, [r7, #4]
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	3b04      	subs	r3, #4
 800e9b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	f06f 0202 	mvn.w	r2, #2
 800e9be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	3b20      	subs	r3, #32
 800e9c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e9c6:	68fb      	ldr	r3, [r7, #12]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3714      	adds	r7, #20
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr
 800e9d4:	0800e9d9 	.word	0x0800e9d9

0800e9d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b085      	sub	sp, #20
 800e9dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e9e2:	4b13      	ldr	r3, [pc, #76]	@ (800ea30 <prvTaskExitError+0x58>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ea:	d00b      	beq.n	800ea04 <prvTaskExitError+0x2c>
	__asm volatile
 800e9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9f0:	f383 8811 	msr	BASEPRI, r3
 800e9f4:	f3bf 8f6f 	isb	sy
 800e9f8:	f3bf 8f4f 	dsb	sy
 800e9fc:	60fb      	str	r3, [r7, #12]
}
 800e9fe:	bf00      	nop
 800ea00:	bf00      	nop
 800ea02:	e7fd      	b.n	800ea00 <prvTaskExitError+0x28>
	__asm volatile
 800ea04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea08:	f383 8811 	msr	BASEPRI, r3
 800ea0c:	f3bf 8f6f 	isb	sy
 800ea10:	f3bf 8f4f 	dsb	sy
 800ea14:	60bb      	str	r3, [r7, #8]
}
 800ea16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ea18:	bf00      	nop
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d0fc      	beq.n	800ea1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ea20:	bf00      	nop
 800ea22:	bf00      	nop
 800ea24:	3714      	adds	r7, #20
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr
 800ea2e:	bf00      	nop
 800ea30:	2000014c 	.word	0x2000014c
	...

0800ea40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ea40:	4b07      	ldr	r3, [pc, #28]	@ (800ea60 <pxCurrentTCBConst2>)
 800ea42:	6819      	ldr	r1, [r3, #0]
 800ea44:	6808      	ldr	r0, [r1, #0]
 800ea46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea4a:	f380 8809 	msr	PSP, r0
 800ea4e:	f3bf 8f6f 	isb	sy
 800ea52:	f04f 0000 	mov.w	r0, #0
 800ea56:	f380 8811 	msr	BASEPRI, r0
 800ea5a:	4770      	bx	lr
 800ea5c:	f3af 8000 	nop.w

0800ea60 <pxCurrentTCBConst2>:
 800ea60:	20001250 	.word	0x20001250
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ea64:	bf00      	nop
 800ea66:	bf00      	nop

0800ea68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ea68:	4808      	ldr	r0, [pc, #32]	@ (800ea8c <prvPortStartFirstTask+0x24>)
 800ea6a:	6800      	ldr	r0, [r0, #0]
 800ea6c:	6800      	ldr	r0, [r0, #0]
 800ea6e:	f380 8808 	msr	MSP, r0
 800ea72:	f04f 0000 	mov.w	r0, #0
 800ea76:	f380 8814 	msr	CONTROL, r0
 800ea7a:	b662      	cpsie	i
 800ea7c:	b661      	cpsie	f
 800ea7e:	f3bf 8f4f 	dsb	sy
 800ea82:	f3bf 8f6f 	isb	sy
 800ea86:	df00      	svc	0
 800ea88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ea8a:	bf00      	nop
 800ea8c:	e000ed08 	.word	0xe000ed08

0800ea90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b086      	sub	sp, #24
 800ea94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ea96:	4b47      	ldr	r3, [pc, #284]	@ (800ebb4 <xPortStartScheduler+0x124>)
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	4a47      	ldr	r2, [pc, #284]	@ (800ebb8 <xPortStartScheduler+0x128>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d10b      	bne.n	800eab8 <xPortStartScheduler+0x28>
	__asm volatile
 800eaa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaa4:	f383 8811 	msr	BASEPRI, r3
 800eaa8:	f3bf 8f6f 	isb	sy
 800eaac:	f3bf 8f4f 	dsb	sy
 800eab0:	613b      	str	r3, [r7, #16]
}
 800eab2:	bf00      	nop
 800eab4:	bf00      	nop
 800eab6:	e7fd      	b.n	800eab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800eab8:	4b3e      	ldr	r3, [pc, #248]	@ (800ebb4 <xPortStartScheduler+0x124>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	4a3f      	ldr	r2, [pc, #252]	@ (800ebbc <xPortStartScheduler+0x12c>)
 800eabe:	4293      	cmp	r3, r2
 800eac0:	d10b      	bne.n	800eada <xPortStartScheduler+0x4a>
	__asm volatile
 800eac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eac6:	f383 8811 	msr	BASEPRI, r3
 800eaca:	f3bf 8f6f 	isb	sy
 800eace:	f3bf 8f4f 	dsb	sy
 800ead2:	60fb      	str	r3, [r7, #12]
}
 800ead4:	bf00      	nop
 800ead6:	bf00      	nop
 800ead8:	e7fd      	b.n	800ead6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800eada:	4b39      	ldr	r3, [pc, #228]	@ (800ebc0 <xPortStartScheduler+0x130>)
 800eadc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	781b      	ldrb	r3, [r3, #0]
 800eae2:	b2db      	uxtb	r3, r3
 800eae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	22ff      	movs	r2, #255	@ 0xff
 800eaea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	781b      	ldrb	r3, [r3, #0]
 800eaf0:	b2db      	uxtb	r3, r3
 800eaf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800eaf4:	78fb      	ldrb	r3, [r7, #3]
 800eaf6:	b2db      	uxtb	r3, r3
 800eaf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800eafc:	b2da      	uxtb	r2, r3
 800eafe:	4b31      	ldr	r3, [pc, #196]	@ (800ebc4 <xPortStartScheduler+0x134>)
 800eb00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800eb02:	4b31      	ldr	r3, [pc, #196]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb04:	2207      	movs	r2, #7
 800eb06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb08:	e009      	b.n	800eb1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800eb0a:	4b2f      	ldr	r3, [pc, #188]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	3b01      	subs	r3, #1
 800eb10:	4a2d      	ldr	r2, [pc, #180]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800eb14:	78fb      	ldrb	r3, [r7, #3]
 800eb16:	b2db      	uxtb	r3, r3
 800eb18:	005b      	lsls	r3, r3, #1
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb1e:	78fb      	ldrb	r3, [r7, #3]
 800eb20:	b2db      	uxtb	r3, r3
 800eb22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb26:	2b80      	cmp	r3, #128	@ 0x80
 800eb28:	d0ef      	beq.n	800eb0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800eb2a:	4b27      	ldr	r3, [pc, #156]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	f1c3 0307 	rsb	r3, r3, #7
 800eb32:	2b04      	cmp	r3, #4
 800eb34:	d00b      	beq.n	800eb4e <xPortStartScheduler+0xbe>
	__asm volatile
 800eb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb3a:	f383 8811 	msr	BASEPRI, r3
 800eb3e:	f3bf 8f6f 	isb	sy
 800eb42:	f3bf 8f4f 	dsb	sy
 800eb46:	60bb      	str	r3, [r7, #8]
}
 800eb48:	bf00      	nop
 800eb4a:	bf00      	nop
 800eb4c:	e7fd      	b.n	800eb4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eb4e:	4b1e      	ldr	r3, [pc, #120]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	021b      	lsls	r3, r3, #8
 800eb54:	4a1c      	ldr	r2, [pc, #112]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eb58:	4b1b      	ldr	r3, [pc, #108]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800eb60:	4a19      	ldr	r2, [pc, #100]	@ (800ebc8 <xPortStartScheduler+0x138>)
 800eb62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	b2da      	uxtb	r2, r3
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eb6c:	4b17      	ldr	r3, [pc, #92]	@ (800ebcc <xPortStartScheduler+0x13c>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	4a16      	ldr	r2, [pc, #88]	@ (800ebcc <xPortStartScheduler+0x13c>)
 800eb72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800eb76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800eb78:	4b14      	ldr	r3, [pc, #80]	@ (800ebcc <xPortStartScheduler+0x13c>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	4a13      	ldr	r2, [pc, #76]	@ (800ebcc <xPortStartScheduler+0x13c>)
 800eb7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800eb82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800eb84:	f000 f8da 	bl	800ed3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eb88:	4b11      	ldr	r3, [pc, #68]	@ (800ebd0 <xPortStartScheduler+0x140>)
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eb8e:	f000 f8f9 	bl	800ed84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eb92:	4b10      	ldr	r3, [pc, #64]	@ (800ebd4 <xPortStartScheduler+0x144>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	4a0f      	ldr	r2, [pc, #60]	@ (800ebd4 <xPortStartScheduler+0x144>)
 800eb98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800eb9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eb9e:	f7ff ff63 	bl	800ea68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eba2:	f7ff f839 	bl	800dc18 <vTaskSwitchContext>
	prvTaskExitError();
 800eba6:	f7ff ff17 	bl	800e9d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ebaa:	2300      	movs	r3, #0
}
 800ebac:	4618      	mov	r0, r3
 800ebae:	3718      	adds	r7, #24
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	bd80      	pop	{r7, pc}
 800ebb4:	e000ed00 	.word	0xe000ed00
 800ebb8:	410fc271 	.word	0x410fc271
 800ebbc:	410fc270 	.word	0x410fc270
 800ebc0:	e000e400 	.word	0xe000e400
 800ebc4:	2000187c 	.word	0x2000187c
 800ebc8:	20001880 	.word	0x20001880
 800ebcc:	e000ed20 	.word	0xe000ed20
 800ebd0:	2000014c 	.word	0x2000014c
 800ebd4:	e000ef34 	.word	0xe000ef34

0800ebd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b083      	sub	sp, #12
 800ebdc:	af00      	add	r7, sp, #0
	__asm volatile
 800ebde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebe2:	f383 8811 	msr	BASEPRI, r3
 800ebe6:	f3bf 8f6f 	isb	sy
 800ebea:	f3bf 8f4f 	dsb	sy
 800ebee:	607b      	str	r3, [r7, #4]
}
 800ebf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ebf2:	4b10      	ldr	r3, [pc, #64]	@ (800ec34 <vPortEnterCritical+0x5c>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	3301      	adds	r3, #1
 800ebf8:	4a0e      	ldr	r2, [pc, #56]	@ (800ec34 <vPortEnterCritical+0x5c>)
 800ebfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ebfc:	4b0d      	ldr	r3, [pc, #52]	@ (800ec34 <vPortEnterCritical+0x5c>)
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d110      	bne.n	800ec26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ec04:	4b0c      	ldr	r3, [pc, #48]	@ (800ec38 <vPortEnterCritical+0x60>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	b2db      	uxtb	r3, r3
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d00b      	beq.n	800ec26 <vPortEnterCritical+0x4e>
	__asm volatile
 800ec0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec12:	f383 8811 	msr	BASEPRI, r3
 800ec16:	f3bf 8f6f 	isb	sy
 800ec1a:	f3bf 8f4f 	dsb	sy
 800ec1e:	603b      	str	r3, [r7, #0]
}
 800ec20:	bf00      	nop
 800ec22:	bf00      	nop
 800ec24:	e7fd      	b.n	800ec22 <vPortEnterCritical+0x4a>
	}
}
 800ec26:	bf00      	nop
 800ec28:	370c      	adds	r7, #12
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec30:	4770      	bx	lr
 800ec32:	bf00      	nop
 800ec34:	2000014c 	.word	0x2000014c
 800ec38:	e000ed04 	.word	0xe000ed04

0800ec3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ec3c:	b480      	push	{r7}
 800ec3e:	b083      	sub	sp, #12
 800ec40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ec42:	4b12      	ldr	r3, [pc, #72]	@ (800ec8c <vPortExitCritical+0x50>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d10b      	bne.n	800ec62 <vPortExitCritical+0x26>
	__asm volatile
 800ec4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec4e:	f383 8811 	msr	BASEPRI, r3
 800ec52:	f3bf 8f6f 	isb	sy
 800ec56:	f3bf 8f4f 	dsb	sy
 800ec5a:	607b      	str	r3, [r7, #4]
}
 800ec5c:	bf00      	nop
 800ec5e:	bf00      	nop
 800ec60:	e7fd      	b.n	800ec5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ec62:	4b0a      	ldr	r3, [pc, #40]	@ (800ec8c <vPortExitCritical+0x50>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	3b01      	subs	r3, #1
 800ec68:	4a08      	ldr	r2, [pc, #32]	@ (800ec8c <vPortExitCritical+0x50>)
 800ec6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ec6c:	4b07      	ldr	r3, [pc, #28]	@ (800ec8c <vPortExitCritical+0x50>)
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d105      	bne.n	800ec80 <vPortExitCritical+0x44>
 800ec74:	2300      	movs	r3, #0
 800ec76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	f383 8811 	msr	BASEPRI, r3
}
 800ec7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ec80:	bf00      	nop
 800ec82:	370c      	adds	r7, #12
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr
 800ec8c:	2000014c 	.word	0x2000014c

0800ec90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ec90:	f3ef 8009 	mrs	r0, PSP
 800ec94:	f3bf 8f6f 	isb	sy
 800ec98:	4b15      	ldr	r3, [pc, #84]	@ (800ecf0 <pxCurrentTCBConst>)
 800ec9a:	681a      	ldr	r2, [r3, #0]
 800ec9c:	f01e 0f10 	tst.w	lr, #16
 800eca0:	bf08      	it	eq
 800eca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecaa:	6010      	str	r0, [r2, #0]
 800ecac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ecb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ecb4:	f380 8811 	msr	BASEPRI, r0
 800ecb8:	f3bf 8f4f 	dsb	sy
 800ecbc:	f3bf 8f6f 	isb	sy
 800ecc0:	f7fe ffaa 	bl	800dc18 <vTaskSwitchContext>
 800ecc4:	f04f 0000 	mov.w	r0, #0
 800ecc8:	f380 8811 	msr	BASEPRI, r0
 800eccc:	bc09      	pop	{r0, r3}
 800ecce:	6819      	ldr	r1, [r3, #0]
 800ecd0:	6808      	ldr	r0, [r1, #0]
 800ecd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecd6:	f01e 0f10 	tst.w	lr, #16
 800ecda:	bf08      	it	eq
 800ecdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ece0:	f380 8809 	msr	PSP, r0
 800ece4:	f3bf 8f6f 	isb	sy
 800ece8:	4770      	bx	lr
 800ecea:	bf00      	nop
 800ecec:	f3af 8000 	nop.w

0800ecf0 <pxCurrentTCBConst>:
 800ecf0:	20001250 	.word	0x20001250
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ecf4:	bf00      	nop
 800ecf6:	bf00      	nop

0800ecf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b082      	sub	sp, #8
 800ecfc:	af00      	add	r7, sp, #0
	__asm volatile
 800ecfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed02:	f383 8811 	msr	BASEPRI, r3
 800ed06:	f3bf 8f6f 	isb	sy
 800ed0a:	f3bf 8f4f 	dsb	sy
 800ed0e:	607b      	str	r3, [r7, #4]
}
 800ed10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ed12:	f7fe fec7 	bl	800daa4 <xTaskIncrementTick>
 800ed16:	4603      	mov	r3, r0
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d003      	beq.n	800ed24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ed1c:	4b06      	ldr	r3, [pc, #24]	@ (800ed38 <xPortSysTickHandler+0x40>)
 800ed1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed22:	601a      	str	r2, [r3, #0]
 800ed24:	2300      	movs	r3, #0
 800ed26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	f383 8811 	msr	BASEPRI, r3
}
 800ed2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ed30:	bf00      	nop
 800ed32:	3708      	adds	r7, #8
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}
 800ed38:	e000ed04 	.word	0xe000ed04

0800ed3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ed3c:	b480      	push	{r7}
 800ed3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ed40:	4b0b      	ldr	r3, [pc, #44]	@ (800ed70 <vPortSetupTimerInterrupt+0x34>)
 800ed42:	2200      	movs	r2, #0
 800ed44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ed46:	4b0b      	ldr	r3, [pc, #44]	@ (800ed74 <vPortSetupTimerInterrupt+0x38>)
 800ed48:	2200      	movs	r2, #0
 800ed4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ed4c:	4b0a      	ldr	r3, [pc, #40]	@ (800ed78 <vPortSetupTimerInterrupt+0x3c>)
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	4a0a      	ldr	r2, [pc, #40]	@ (800ed7c <vPortSetupTimerInterrupt+0x40>)
 800ed52:	fba2 2303 	umull	r2, r3, r2, r3
 800ed56:	099b      	lsrs	r3, r3, #6
 800ed58:	4a09      	ldr	r2, [pc, #36]	@ (800ed80 <vPortSetupTimerInterrupt+0x44>)
 800ed5a:	3b01      	subs	r3, #1
 800ed5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ed5e:	4b04      	ldr	r3, [pc, #16]	@ (800ed70 <vPortSetupTimerInterrupt+0x34>)
 800ed60:	2207      	movs	r2, #7
 800ed62:	601a      	str	r2, [r3, #0]
}
 800ed64:	bf00      	nop
 800ed66:	46bd      	mov	sp, r7
 800ed68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6c:	4770      	bx	lr
 800ed6e:	bf00      	nop
 800ed70:	e000e010 	.word	0xe000e010
 800ed74:	e000e018 	.word	0xe000e018
 800ed78:	20000140 	.word	0x20000140
 800ed7c:	10624dd3 	.word	0x10624dd3
 800ed80:	e000e014 	.word	0xe000e014

0800ed84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ed84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ed94 <vPortEnableVFP+0x10>
 800ed88:	6801      	ldr	r1, [r0, #0]
 800ed8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ed8e:	6001      	str	r1, [r0, #0]
 800ed90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ed92:	bf00      	nop
 800ed94:	e000ed88 	.word	0xe000ed88

0800ed98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ed98:	b480      	push	{r7}
 800ed9a:	b085      	sub	sp, #20
 800ed9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ed9e:	f3ef 8305 	mrs	r3, IPSR
 800eda2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2b0f      	cmp	r3, #15
 800eda8:	d915      	bls.n	800edd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800edaa:	4a18      	ldr	r2, [pc, #96]	@ (800ee0c <vPortValidateInterruptPriority+0x74>)
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	4413      	add	r3, r2
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800edb4:	4b16      	ldr	r3, [pc, #88]	@ (800ee10 <vPortValidateInterruptPriority+0x78>)
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	7afa      	ldrb	r2, [r7, #11]
 800edba:	429a      	cmp	r2, r3
 800edbc:	d20b      	bcs.n	800edd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800edbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edc2:	f383 8811 	msr	BASEPRI, r3
 800edc6:	f3bf 8f6f 	isb	sy
 800edca:	f3bf 8f4f 	dsb	sy
 800edce:	607b      	str	r3, [r7, #4]
}
 800edd0:	bf00      	nop
 800edd2:	bf00      	nop
 800edd4:	e7fd      	b.n	800edd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800edd6:	4b0f      	ldr	r3, [pc, #60]	@ (800ee14 <vPortValidateInterruptPriority+0x7c>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800edde:	4b0e      	ldr	r3, [pc, #56]	@ (800ee18 <vPortValidateInterruptPriority+0x80>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d90b      	bls.n	800edfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ede6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edea:	f383 8811 	msr	BASEPRI, r3
 800edee:	f3bf 8f6f 	isb	sy
 800edf2:	f3bf 8f4f 	dsb	sy
 800edf6:	603b      	str	r3, [r7, #0]
}
 800edf8:	bf00      	nop
 800edfa:	bf00      	nop
 800edfc:	e7fd      	b.n	800edfa <vPortValidateInterruptPriority+0x62>
	}
 800edfe:	bf00      	nop
 800ee00:	3714      	adds	r7, #20
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr
 800ee0a:	bf00      	nop
 800ee0c:	e000e3f0 	.word	0xe000e3f0
 800ee10:	2000187c 	.word	0x2000187c
 800ee14:	e000ed0c 	.word	0xe000ed0c
 800ee18:	20001880 	.word	0x20001880

0800ee1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b08a      	sub	sp, #40	@ 0x28
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ee24:	2300      	movs	r3, #0
 800ee26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ee28:	f7fe fd80 	bl	800d92c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ee2c:	4b5c      	ldr	r3, [pc, #368]	@ (800efa0 <pvPortMalloc+0x184>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d101      	bne.n	800ee38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ee34:	f000 f924 	bl	800f080 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ee38:	4b5a      	ldr	r3, [pc, #360]	@ (800efa4 <pvPortMalloc+0x188>)
 800ee3a:	681a      	ldr	r2, [r3, #0]
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	4013      	ands	r3, r2
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	f040 8095 	bne.w	800ef70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d01e      	beq.n	800ee8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ee4c:	2208      	movs	r2, #8
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	4413      	add	r3, r2
 800ee52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	f003 0307 	and.w	r3, r3, #7
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d015      	beq.n	800ee8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	f023 0307 	bic.w	r3, r3, #7
 800ee64:	3308      	adds	r3, #8
 800ee66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f003 0307 	and.w	r3, r3, #7
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d00b      	beq.n	800ee8a <pvPortMalloc+0x6e>
	__asm volatile
 800ee72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee76:	f383 8811 	msr	BASEPRI, r3
 800ee7a:	f3bf 8f6f 	isb	sy
 800ee7e:	f3bf 8f4f 	dsb	sy
 800ee82:	617b      	str	r3, [r7, #20]
}
 800ee84:	bf00      	nop
 800ee86:	bf00      	nop
 800ee88:	e7fd      	b.n	800ee86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d06f      	beq.n	800ef70 <pvPortMalloc+0x154>
 800ee90:	4b45      	ldr	r3, [pc, #276]	@ (800efa8 <pvPortMalloc+0x18c>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d86a      	bhi.n	800ef70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ee9a:	4b44      	ldr	r3, [pc, #272]	@ (800efac <pvPortMalloc+0x190>)
 800ee9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ee9e:	4b43      	ldr	r3, [pc, #268]	@ (800efac <pvPortMalloc+0x190>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800eea4:	e004      	b.n	800eeb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800eea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800eeaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800eeb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb2:	685b      	ldr	r3, [r3, #4]
 800eeb4:	687a      	ldr	r2, [r7, #4]
 800eeb6:	429a      	cmp	r2, r3
 800eeb8:	d903      	bls.n	800eec2 <pvPortMalloc+0xa6>
 800eeba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d1f1      	bne.n	800eea6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800eec2:	4b37      	ldr	r3, [pc, #220]	@ (800efa0 <pvPortMalloc+0x184>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eec8:	429a      	cmp	r2, r3
 800eeca:	d051      	beq.n	800ef70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800eecc:	6a3b      	ldr	r3, [r7, #32]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	2208      	movs	r2, #8
 800eed2:	4413      	add	r3, r2
 800eed4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800eed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed8:	681a      	ldr	r2, [r3, #0]
 800eeda:	6a3b      	ldr	r3, [r7, #32]
 800eedc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800eede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eee0:	685a      	ldr	r2, [r3, #4]
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	1ad2      	subs	r2, r2, r3
 800eee6:	2308      	movs	r3, #8
 800eee8:	005b      	lsls	r3, r3, #1
 800eeea:	429a      	cmp	r2, r3
 800eeec:	d920      	bls.n	800ef30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800eeee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	4413      	add	r3, r2
 800eef4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800eef6:	69bb      	ldr	r3, [r7, #24]
 800eef8:	f003 0307 	and.w	r3, r3, #7
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d00b      	beq.n	800ef18 <pvPortMalloc+0xfc>
	__asm volatile
 800ef00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef04:	f383 8811 	msr	BASEPRI, r3
 800ef08:	f3bf 8f6f 	isb	sy
 800ef0c:	f3bf 8f4f 	dsb	sy
 800ef10:	613b      	str	r3, [r7, #16]
}
 800ef12:	bf00      	nop
 800ef14:	bf00      	nop
 800ef16:	e7fd      	b.n	800ef14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ef18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef1a:	685a      	ldr	r2, [r3, #4]
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	1ad2      	subs	r2, r2, r3
 800ef20:	69bb      	ldr	r3, [r7, #24]
 800ef22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ef24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef26:	687a      	ldr	r2, [r7, #4]
 800ef28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ef2a:	69b8      	ldr	r0, [r7, #24]
 800ef2c:	f000 f90a 	bl	800f144 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ef30:	4b1d      	ldr	r3, [pc, #116]	@ (800efa8 <pvPortMalloc+0x18c>)
 800ef32:	681a      	ldr	r2, [r3, #0]
 800ef34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	1ad3      	subs	r3, r2, r3
 800ef3a:	4a1b      	ldr	r2, [pc, #108]	@ (800efa8 <pvPortMalloc+0x18c>)
 800ef3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ef3e:	4b1a      	ldr	r3, [pc, #104]	@ (800efa8 <pvPortMalloc+0x18c>)
 800ef40:	681a      	ldr	r2, [r3, #0]
 800ef42:	4b1b      	ldr	r3, [pc, #108]	@ (800efb0 <pvPortMalloc+0x194>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	429a      	cmp	r2, r3
 800ef48:	d203      	bcs.n	800ef52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ef4a:	4b17      	ldr	r3, [pc, #92]	@ (800efa8 <pvPortMalloc+0x18c>)
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	4a18      	ldr	r2, [pc, #96]	@ (800efb0 <pvPortMalloc+0x194>)
 800ef50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ef52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef54:	685a      	ldr	r2, [r3, #4]
 800ef56:	4b13      	ldr	r3, [pc, #76]	@ (800efa4 <pvPortMalloc+0x188>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	431a      	orrs	r2, r3
 800ef5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ef60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef62:	2200      	movs	r2, #0
 800ef64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ef66:	4b13      	ldr	r3, [pc, #76]	@ (800efb4 <pvPortMalloc+0x198>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	3301      	adds	r3, #1
 800ef6c:	4a11      	ldr	r2, [pc, #68]	@ (800efb4 <pvPortMalloc+0x198>)
 800ef6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ef70:	f7fe fcea 	bl	800d948 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ef74:	69fb      	ldr	r3, [r7, #28]
 800ef76:	f003 0307 	and.w	r3, r3, #7
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d00b      	beq.n	800ef96 <pvPortMalloc+0x17a>
	__asm volatile
 800ef7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef82:	f383 8811 	msr	BASEPRI, r3
 800ef86:	f3bf 8f6f 	isb	sy
 800ef8a:	f3bf 8f4f 	dsb	sy
 800ef8e:	60fb      	str	r3, [r7, #12]
}
 800ef90:	bf00      	nop
 800ef92:	bf00      	nop
 800ef94:	e7fd      	b.n	800ef92 <pvPortMalloc+0x176>
	return pvReturn;
 800ef96:	69fb      	ldr	r3, [r7, #28]
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	3728      	adds	r7, #40	@ 0x28
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	bd80      	pop	{r7, pc}
 800efa0:	2000548c 	.word	0x2000548c
 800efa4:	200054a0 	.word	0x200054a0
 800efa8:	20005490 	.word	0x20005490
 800efac:	20005484 	.word	0x20005484
 800efb0:	20005494 	.word	0x20005494
 800efb4:	20005498 	.word	0x20005498

0800efb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b086      	sub	sp, #24
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d04f      	beq.n	800f06a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800efca:	2308      	movs	r3, #8
 800efcc:	425b      	negs	r3, r3
 800efce:	697a      	ldr	r2, [r7, #20]
 800efd0:	4413      	add	r3, r2
 800efd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800efd8:	693b      	ldr	r3, [r7, #16]
 800efda:	685a      	ldr	r2, [r3, #4]
 800efdc:	4b25      	ldr	r3, [pc, #148]	@ (800f074 <vPortFree+0xbc>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	4013      	ands	r3, r2
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d10b      	bne.n	800effe <vPortFree+0x46>
	__asm volatile
 800efe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efea:	f383 8811 	msr	BASEPRI, r3
 800efee:	f3bf 8f6f 	isb	sy
 800eff2:	f3bf 8f4f 	dsb	sy
 800eff6:	60fb      	str	r3, [r7, #12]
}
 800eff8:	bf00      	nop
 800effa:	bf00      	nop
 800effc:	e7fd      	b.n	800effa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d00b      	beq.n	800f01e <vPortFree+0x66>
	__asm volatile
 800f006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f00a:	f383 8811 	msr	BASEPRI, r3
 800f00e:	f3bf 8f6f 	isb	sy
 800f012:	f3bf 8f4f 	dsb	sy
 800f016:	60bb      	str	r3, [r7, #8]
}
 800f018:	bf00      	nop
 800f01a:	bf00      	nop
 800f01c:	e7fd      	b.n	800f01a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	685a      	ldr	r2, [r3, #4]
 800f022:	4b14      	ldr	r3, [pc, #80]	@ (800f074 <vPortFree+0xbc>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	4013      	ands	r3, r2
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d01e      	beq.n	800f06a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d11a      	bne.n	800f06a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	685a      	ldr	r2, [r3, #4]
 800f038:	4b0e      	ldr	r3, [pc, #56]	@ (800f074 <vPortFree+0xbc>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	43db      	mvns	r3, r3
 800f03e:	401a      	ands	r2, r3
 800f040:	693b      	ldr	r3, [r7, #16]
 800f042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f044:	f7fe fc72 	bl	800d92c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f048:	693b      	ldr	r3, [r7, #16]
 800f04a:	685a      	ldr	r2, [r3, #4]
 800f04c:	4b0a      	ldr	r3, [pc, #40]	@ (800f078 <vPortFree+0xc0>)
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	4413      	add	r3, r2
 800f052:	4a09      	ldr	r2, [pc, #36]	@ (800f078 <vPortFree+0xc0>)
 800f054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f056:	6938      	ldr	r0, [r7, #16]
 800f058:	f000 f874 	bl	800f144 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f05c:	4b07      	ldr	r3, [pc, #28]	@ (800f07c <vPortFree+0xc4>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	3301      	adds	r3, #1
 800f062:	4a06      	ldr	r2, [pc, #24]	@ (800f07c <vPortFree+0xc4>)
 800f064:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f066:	f7fe fc6f 	bl	800d948 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f06a:	bf00      	nop
 800f06c:	3718      	adds	r7, #24
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop
 800f074:	200054a0 	.word	0x200054a0
 800f078:	20005490 	.word	0x20005490
 800f07c:	2000549c 	.word	0x2000549c

0800f080 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f080:	b480      	push	{r7}
 800f082:	b085      	sub	sp, #20
 800f084:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f086:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f08a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f08c:	4b27      	ldr	r3, [pc, #156]	@ (800f12c <prvHeapInit+0xac>)
 800f08e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	f003 0307 	and.w	r3, r3, #7
 800f096:	2b00      	cmp	r3, #0
 800f098:	d00c      	beq.n	800f0b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	3307      	adds	r3, #7
 800f09e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	f023 0307 	bic.w	r3, r3, #7
 800f0a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f0a8:	68ba      	ldr	r2, [r7, #8]
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	1ad3      	subs	r3, r2, r3
 800f0ae:	4a1f      	ldr	r2, [pc, #124]	@ (800f12c <prvHeapInit+0xac>)
 800f0b0:	4413      	add	r3, r2
 800f0b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800f130 <prvHeapInit+0xb0>)
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f0be:	4b1c      	ldr	r3, [pc, #112]	@ (800f130 <prvHeapInit+0xb0>)
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	68ba      	ldr	r2, [r7, #8]
 800f0c8:	4413      	add	r3, r2
 800f0ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f0cc:	2208      	movs	r2, #8
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	1a9b      	subs	r3, r3, r2
 800f0d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f023 0307 	bic.w	r3, r3, #7
 800f0da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	4a15      	ldr	r2, [pc, #84]	@ (800f134 <prvHeapInit+0xb4>)
 800f0e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f0e2:	4b14      	ldr	r3, [pc, #80]	@ (800f134 <prvHeapInit+0xb4>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f0ea:	4b12      	ldr	r3, [pc, #72]	@ (800f134 <prvHeapInit+0xb4>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	68fa      	ldr	r2, [r7, #12]
 800f0fa:	1ad2      	subs	r2, r2, r3
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f100:	4b0c      	ldr	r3, [pc, #48]	@ (800f134 <prvHeapInit+0xb4>)
 800f102:	681a      	ldr	r2, [r3, #0]
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	685b      	ldr	r3, [r3, #4]
 800f10c:	4a0a      	ldr	r2, [pc, #40]	@ (800f138 <prvHeapInit+0xb8>)
 800f10e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	685b      	ldr	r3, [r3, #4]
 800f114:	4a09      	ldr	r2, [pc, #36]	@ (800f13c <prvHeapInit+0xbc>)
 800f116:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f118:	4b09      	ldr	r3, [pc, #36]	@ (800f140 <prvHeapInit+0xc0>)
 800f11a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f11e:	601a      	str	r2, [r3, #0]
}
 800f120:	bf00      	nop
 800f122:	3714      	adds	r7, #20
 800f124:	46bd      	mov	sp, r7
 800f126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12a:	4770      	bx	lr
 800f12c:	20001884 	.word	0x20001884
 800f130:	20005484 	.word	0x20005484
 800f134:	2000548c 	.word	0x2000548c
 800f138:	20005494 	.word	0x20005494
 800f13c:	20005490 	.word	0x20005490
 800f140:	200054a0 	.word	0x200054a0

0800f144 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f144:	b480      	push	{r7}
 800f146:	b085      	sub	sp, #20
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f14c:	4b28      	ldr	r3, [pc, #160]	@ (800f1f0 <prvInsertBlockIntoFreeList+0xac>)
 800f14e:	60fb      	str	r3, [r7, #12]
 800f150:	e002      	b.n	800f158 <prvInsertBlockIntoFreeList+0x14>
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	60fb      	str	r3, [r7, #12]
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	687a      	ldr	r2, [r7, #4]
 800f15e:	429a      	cmp	r2, r3
 800f160:	d8f7      	bhi.n	800f152 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	685b      	ldr	r3, [r3, #4]
 800f16a:	68ba      	ldr	r2, [r7, #8]
 800f16c:	4413      	add	r3, r2
 800f16e:	687a      	ldr	r2, [r7, #4]
 800f170:	429a      	cmp	r2, r3
 800f172:	d108      	bne.n	800f186 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	685a      	ldr	r2, [r3, #4]
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	685b      	ldr	r3, [r3, #4]
 800f17c:	441a      	add	r2, r3
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	685b      	ldr	r3, [r3, #4]
 800f18e:	68ba      	ldr	r2, [r7, #8]
 800f190:	441a      	add	r2, r3
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	429a      	cmp	r2, r3
 800f198:	d118      	bne.n	800f1cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	681a      	ldr	r2, [r3, #0]
 800f19e:	4b15      	ldr	r3, [pc, #84]	@ (800f1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d00d      	beq.n	800f1c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	685a      	ldr	r2, [r3, #4]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	685b      	ldr	r3, [r3, #4]
 800f1b0:	441a      	add	r2, r3
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	681a      	ldr	r2, [r3, #0]
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	601a      	str	r2, [r3, #0]
 800f1c0:	e008      	b.n	800f1d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800f1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800f1c4:	681a      	ldr	r2, [r3, #0]
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	601a      	str	r2, [r3, #0]
 800f1ca:	e003      	b.n	800f1d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	681a      	ldr	r2, [r3, #0]
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f1d4:	68fa      	ldr	r2, [r7, #12]
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	429a      	cmp	r2, r3
 800f1da:	d002      	beq.n	800f1e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	687a      	ldr	r2, [r7, #4]
 800f1e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f1e2:	bf00      	nop
 800f1e4:	3714      	adds	r7, #20
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ec:	4770      	bx	lr
 800f1ee:	bf00      	nop
 800f1f0:	20005484 	.word	0x20005484
 800f1f4:	2000548c 	.word	0x2000548c

0800f1f8 <atoi>:
 800f1f8:	220a      	movs	r2, #10
 800f1fa:	2100      	movs	r1, #0
 800f1fc:	f000 b87a 	b.w	800f2f4 <strtol>

0800f200 <_strtol_l.constprop.0>:
 800f200:	2b24      	cmp	r3, #36	@ 0x24
 800f202:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f206:	4686      	mov	lr, r0
 800f208:	4690      	mov	r8, r2
 800f20a:	d801      	bhi.n	800f210 <_strtol_l.constprop.0+0x10>
 800f20c:	2b01      	cmp	r3, #1
 800f20e:	d106      	bne.n	800f21e <_strtol_l.constprop.0+0x1e>
 800f210:	f000 fe7e 	bl	800ff10 <__errno>
 800f214:	2316      	movs	r3, #22
 800f216:	6003      	str	r3, [r0, #0]
 800f218:	2000      	movs	r0, #0
 800f21a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f21e:	4834      	ldr	r0, [pc, #208]	@ (800f2f0 <_strtol_l.constprop.0+0xf0>)
 800f220:	460d      	mov	r5, r1
 800f222:	462a      	mov	r2, r5
 800f224:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f228:	5d06      	ldrb	r6, [r0, r4]
 800f22a:	f016 0608 	ands.w	r6, r6, #8
 800f22e:	d1f8      	bne.n	800f222 <_strtol_l.constprop.0+0x22>
 800f230:	2c2d      	cmp	r4, #45	@ 0x2d
 800f232:	d12d      	bne.n	800f290 <_strtol_l.constprop.0+0x90>
 800f234:	782c      	ldrb	r4, [r5, #0]
 800f236:	2601      	movs	r6, #1
 800f238:	1c95      	adds	r5, r2, #2
 800f23a:	f033 0210 	bics.w	r2, r3, #16
 800f23e:	d109      	bne.n	800f254 <_strtol_l.constprop.0+0x54>
 800f240:	2c30      	cmp	r4, #48	@ 0x30
 800f242:	d12a      	bne.n	800f29a <_strtol_l.constprop.0+0x9a>
 800f244:	782a      	ldrb	r2, [r5, #0]
 800f246:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f24a:	2a58      	cmp	r2, #88	@ 0x58
 800f24c:	d125      	bne.n	800f29a <_strtol_l.constprop.0+0x9a>
 800f24e:	786c      	ldrb	r4, [r5, #1]
 800f250:	2310      	movs	r3, #16
 800f252:	3502      	adds	r5, #2
 800f254:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f258:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f25c:	2200      	movs	r2, #0
 800f25e:	fbbc f9f3 	udiv	r9, ip, r3
 800f262:	4610      	mov	r0, r2
 800f264:	fb03 ca19 	mls	sl, r3, r9, ip
 800f268:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f26c:	2f09      	cmp	r7, #9
 800f26e:	d81b      	bhi.n	800f2a8 <_strtol_l.constprop.0+0xa8>
 800f270:	463c      	mov	r4, r7
 800f272:	42a3      	cmp	r3, r4
 800f274:	dd27      	ble.n	800f2c6 <_strtol_l.constprop.0+0xc6>
 800f276:	1c57      	adds	r7, r2, #1
 800f278:	d007      	beq.n	800f28a <_strtol_l.constprop.0+0x8a>
 800f27a:	4581      	cmp	r9, r0
 800f27c:	d320      	bcc.n	800f2c0 <_strtol_l.constprop.0+0xc0>
 800f27e:	d101      	bne.n	800f284 <_strtol_l.constprop.0+0x84>
 800f280:	45a2      	cmp	sl, r4
 800f282:	db1d      	blt.n	800f2c0 <_strtol_l.constprop.0+0xc0>
 800f284:	fb00 4003 	mla	r0, r0, r3, r4
 800f288:	2201      	movs	r2, #1
 800f28a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f28e:	e7eb      	b.n	800f268 <_strtol_l.constprop.0+0x68>
 800f290:	2c2b      	cmp	r4, #43	@ 0x2b
 800f292:	bf04      	itt	eq
 800f294:	782c      	ldrbeq	r4, [r5, #0]
 800f296:	1c95      	addeq	r5, r2, #2
 800f298:	e7cf      	b.n	800f23a <_strtol_l.constprop.0+0x3a>
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d1da      	bne.n	800f254 <_strtol_l.constprop.0+0x54>
 800f29e:	2c30      	cmp	r4, #48	@ 0x30
 800f2a0:	bf0c      	ite	eq
 800f2a2:	2308      	moveq	r3, #8
 800f2a4:	230a      	movne	r3, #10
 800f2a6:	e7d5      	b.n	800f254 <_strtol_l.constprop.0+0x54>
 800f2a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f2ac:	2f19      	cmp	r7, #25
 800f2ae:	d801      	bhi.n	800f2b4 <_strtol_l.constprop.0+0xb4>
 800f2b0:	3c37      	subs	r4, #55	@ 0x37
 800f2b2:	e7de      	b.n	800f272 <_strtol_l.constprop.0+0x72>
 800f2b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f2b8:	2f19      	cmp	r7, #25
 800f2ba:	d804      	bhi.n	800f2c6 <_strtol_l.constprop.0+0xc6>
 800f2bc:	3c57      	subs	r4, #87	@ 0x57
 800f2be:	e7d8      	b.n	800f272 <_strtol_l.constprop.0+0x72>
 800f2c0:	f04f 32ff 	mov.w	r2, #4294967295
 800f2c4:	e7e1      	b.n	800f28a <_strtol_l.constprop.0+0x8a>
 800f2c6:	1c53      	adds	r3, r2, #1
 800f2c8:	d108      	bne.n	800f2dc <_strtol_l.constprop.0+0xdc>
 800f2ca:	2322      	movs	r3, #34	@ 0x22
 800f2cc:	f8ce 3000 	str.w	r3, [lr]
 800f2d0:	4660      	mov	r0, ip
 800f2d2:	f1b8 0f00 	cmp.w	r8, #0
 800f2d6:	d0a0      	beq.n	800f21a <_strtol_l.constprop.0+0x1a>
 800f2d8:	1e69      	subs	r1, r5, #1
 800f2da:	e006      	b.n	800f2ea <_strtol_l.constprop.0+0xea>
 800f2dc:	b106      	cbz	r6, 800f2e0 <_strtol_l.constprop.0+0xe0>
 800f2de:	4240      	negs	r0, r0
 800f2e0:	f1b8 0f00 	cmp.w	r8, #0
 800f2e4:	d099      	beq.n	800f21a <_strtol_l.constprop.0+0x1a>
 800f2e6:	2a00      	cmp	r2, #0
 800f2e8:	d1f6      	bne.n	800f2d8 <_strtol_l.constprop.0+0xd8>
 800f2ea:	f8c8 1000 	str.w	r1, [r8]
 800f2ee:	e794      	b.n	800f21a <_strtol_l.constprop.0+0x1a>
 800f2f0:	08013a59 	.word	0x08013a59

0800f2f4 <strtol>:
 800f2f4:	4613      	mov	r3, r2
 800f2f6:	460a      	mov	r2, r1
 800f2f8:	4601      	mov	r1, r0
 800f2fa:	4802      	ldr	r0, [pc, #8]	@ (800f304 <strtol+0x10>)
 800f2fc:	6800      	ldr	r0, [r0, #0]
 800f2fe:	f7ff bf7f 	b.w	800f200 <_strtol_l.constprop.0>
 800f302:	bf00      	nop
 800f304:	2000015c 	.word	0x2000015c

0800f308 <__cvt>:
 800f308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f30c:	ec57 6b10 	vmov	r6, r7, d0
 800f310:	2f00      	cmp	r7, #0
 800f312:	460c      	mov	r4, r1
 800f314:	4619      	mov	r1, r3
 800f316:	463b      	mov	r3, r7
 800f318:	bfbb      	ittet	lt
 800f31a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f31e:	461f      	movlt	r7, r3
 800f320:	2300      	movge	r3, #0
 800f322:	232d      	movlt	r3, #45	@ 0x2d
 800f324:	700b      	strb	r3, [r1, #0]
 800f326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f328:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f32c:	4691      	mov	r9, r2
 800f32e:	f023 0820 	bic.w	r8, r3, #32
 800f332:	bfbc      	itt	lt
 800f334:	4632      	movlt	r2, r6
 800f336:	4616      	movlt	r6, r2
 800f338:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f33c:	d005      	beq.n	800f34a <__cvt+0x42>
 800f33e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f342:	d100      	bne.n	800f346 <__cvt+0x3e>
 800f344:	3401      	adds	r4, #1
 800f346:	2102      	movs	r1, #2
 800f348:	e000      	b.n	800f34c <__cvt+0x44>
 800f34a:	2103      	movs	r1, #3
 800f34c:	ab03      	add	r3, sp, #12
 800f34e:	9301      	str	r3, [sp, #4]
 800f350:	ab02      	add	r3, sp, #8
 800f352:	9300      	str	r3, [sp, #0]
 800f354:	ec47 6b10 	vmov	d0, r6, r7
 800f358:	4653      	mov	r3, sl
 800f35a:	4622      	mov	r2, r4
 800f35c:	f000 fe9c 	bl	8010098 <_dtoa_r>
 800f360:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f364:	4605      	mov	r5, r0
 800f366:	d119      	bne.n	800f39c <__cvt+0x94>
 800f368:	f019 0f01 	tst.w	r9, #1
 800f36c:	d00e      	beq.n	800f38c <__cvt+0x84>
 800f36e:	eb00 0904 	add.w	r9, r0, r4
 800f372:	2200      	movs	r2, #0
 800f374:	2300      	movs	r3, #0
 800f376:	4630      	mov	r0, r6
 800f378:	4639      	mov	r1, r7
 800f37a:	f7f1 fba5 	bl	8000ac8 <__aeabi_dcmpeq>
 800f37e:	b108      	cbz	r0, 800f384 <__cvt+0x7c>
 800f380:	f8cd 900c 	str.w	r9, [sp, #12]
 800f384:	2230      	movs	r2, #48	@ 0x30
 800f386:	9b03      	ldr	r3, [sp, #12]
 800f388:	454b      	cmp	r3, r9
 800f38a:	d31e      	bcc.n	800f3ca <__cvt+0xc2>
 800f38c:	9b03      	ldr	r3, [sp, #12]
 800f38e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f390:	1b5b      	subs	r3, r3, r5
 800f392:	4628      	mov	r0, r5
 800f394:	6013      	str	r3, [r2, #0]
 800f396:	b004      	add	sp, #16
 800f398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f39c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f3a0:	eb00 0904 	add.w	r9, r0, r4
 800f3a4:	d1e5      	bne.n	800f372 <__cvt+0x6a>
 800f3a6:	7803      	ldrb	r3, [r0, #0]
 800f3a8:	2b30      	cmp	r3, #48	@ 0x30
 800f3aa:	d10a      	bne.n	800f3c2 <__cvt+0xba>
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	4630      	mov	r0, r6
 800f3b2:	4639      	mov	r1, r7
 800f3b4:	f7f1 fb88 	bl	8000ac8 <__aeabi_dcmpeq>
 800f3b8:	b918      	cbnz	r0, 800f3c2 <__cvt+0xba>
 800f3ba:	f1c4 0401 	rsb	r4, r4, #1
 800f3be:	f8ca 4000 	str.w	r4, [sl]
 800f3c2:	f8da 3000 	ldr.w	r3, [sl]
 800f3c6:	4499      	add	r9, r3
 800f3c8:	e7d3      	b.n	800f372 <__cvt+0x6a>
 800f3ca:	1c59      	adds	r1, r3, #1
 800f3cc:	9103      	str	r1, [sp, #12]
 800f3ce:	701a      	strb	r2, [r3, #0]
 800f3d0:	e7d9      	b.n	800f386 <__cvt+0x7e>

0800f3d2 <__exponent>:
 800f3d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3d4:	2900      	cmp	r1, #0
 800f3d6:	bfba      	itte	lt
 800f3d8:	4249      	neglt	r1, r1
 800f3da:	232d      	movlt	r3, #45	@ 0x2d
 800f3dc:	232b      	movge	r3, #43	@ 0x2b
 800f3de:	2909      	cmp	r1, #9
 800f3e0:	7002      	strb	r2, [r0, #0]
 800f3e2:	7043      	strb	r3, [r0, #1]
 800f3e4:	dd29      	ble.n	800f43a <__exponent+0x68>
 800f3e6:	f10d 0307 	add.w	r3, sp, #7
 800f3ea:	461d      	mov	r5, r3
 800f3ec:	270a      	movs	r7, #10
 800f3ee:	461a      	mov	r2, r3
 800f3f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800f3f4:	fb07 1416 	mls	r4, r7, r6, r1
 800f3f8:	3430      	adds	r4, #48	@ 0x30
 800f3fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f3fe:	460c      	mov	r4, r1
 800f400:	2c63      	cmp	r4, #99	@ 0x63
 800f402:	f103 33ff 	add.w	r3, r3, #4294967295
 800f406:	4631      	mov	r1, r6
 800f408:	dcf1      	bgt.n	800f3ee <__exponent+0x1c>
 800f40a:	3130      	adds	r1, #48	@ 0x30
 800f40c:	1e94      	subs	r4, r2, #2
 800f40e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f412:	1c41      	adds	r1, r0, #1
 800f414:	4623      	mov	r3, r4
 800f416:	42ab      	cmp	r3, r5
 800f418:	d30a      	bcc.n	800f430 <__exponent+0x5e>
 800f41a:	f10d 0309 	add.w	r3, sp, #9
 800f41e:	1a9b      	subs	r3, r3, r2
 800f420:	42ac      	cmp	r4, r5
 800f422:	bf88      	it	hi
 800f424:	2300      	movhi	r3, #0
 800f426:	3302      	adds	r3, #2
 800f428:	4403      	add	r3, r0
 800f42a:	1a18      	subs	r0, r3, r0
 800f42c:	b003      	add	sp, #12
 800f42e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f430:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f434:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f438:	e7ed      	b.n	800f416 <__exponent+0x44>
 800f43a:	2330      	movs	r3, #48	@ 0x30
 800f43c:	3130      	adds	r1, #48	@ 0x30
 800f43e:	7083      	strb	r3, [r0, #2]
 800f440:	70c1      	strb	r1, [r0, #3]
 800f442:	1d03      	adds	r3, r0, #4
 800f444:	e7f1      	b.n	800f42a <__exponent+0x58>
	...

0800f448 <_printf_float>:
 800f448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f44c:	b08d      	sub	sp, #52	@ 0x34
 800f44e:	460c      	mov	r4, r1
 800f450:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f454:	4616      	mov	r6, r2
 800f456:	461f      	mov	r7, r3
 800f458:	4605      	mov	r5, r0
 800f45a:	f000 fd0f 	bl	800fe7c <_localeconv_r>
 800f45e:	6803      	ldr	r3, [r0, #0]
 800f460:	9304      	str	r3, [sp, #16]
 800f462:	4618      	mov	r0, r3
 800f464:	f7f0 ff04 	bl	8000270 <strlen>
 800f468:	2300      	movs	r3, #0
 800f46a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f46c:	f8d8 3000 	ldr.w	r3, [r8]
 800f470:	9005      	str	r0, [sp, #20]
 800f472:	3307      	adds	r3, #7
 800f474:	f023 0307 	bic.w	r3, r3, #7
 800f478:	f103 0208 	add.w	r2, r3, #8
 800f47c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f480:	f8d4 b000 	ldr.w	fp, [r4]
 800f484:	f8c8 2000 	str.w	r2, [r8]
 800f488:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f48c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f490:	9307      	str	r3, [sp, #28]
 800f492:	f8cd 8018 	str.w	r8, [sp, #24]
 800f496:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f49e:	4b9c      	ldr	r3, [pc, #624]	@ (800f710 <_printf_float+0x2c8>)
 800f4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800f4a4:	f7f1 fb42 	bl	8000b2c <__aeabi_dcmpun>
 800f4a8:	bb70      	cbnz	r0, 800f508 <_printf_float+0xc0>
 800f4aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4ae:	4b98      	ldr	r3, [pc, #608]	@ (800f710 <_printf_float+0x2c8>)
 800f4b0:	f04f 32ff 	mov.w	r2, #4294967295
 800f4b4:	f7f1 fb1c 	bl	8000af0 <__aeabi_dcmple>
 800f4b8:	bb30      	cbnz	r0, 800f508 <_printf_float+0xc0>
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	2300      	movs	r3, #0
 800f4be:	4640      	mov	r0, r8
 800f4c0:	4649      	mov	r1, r9
 800f4c2:	f7f1 fb0b 	bl	8000adc <__aeabi_dcmplt>
 800f4c6:	b110      	cbz	r0, 800f4ce <_printf_float+0x86>
 800f4c8:	232d      	movs	r3, #45	@ 0x2d
 800f4ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f4ce:	4a91      	ldr	r2, [pc, #580]	@ (800f714 <_printf_float+0x2cc>)
 800f4d0:	4b91      	ldr	r3, [pc, #580]	@ (800f718 <_printf_float+0x2d0>)
 800f4d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f4d6:	bf94      	ite	ls
 800f4d8:	4690      	movls	r8, r2
 800f4da:	4698      	movhi	r8, r3
 800f4dc:	2303      	movs	r3, #3
 800f4de:	6123      	str	r3, [r4, #16]
 800f4e0:	f02b 0304 	bic.w	r3, fp, #4
 800f4e4:	6023      	str	r3, [r4, #0]
 800f4e6:	f04f 0900 	mov.w	r9, #0
 800f4ea:	9700      	str	r7, [sp, #0]
 800f4ec:	4633      	mov	r3, r6
 800f4ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f4f0:	4621      	mov	r1, r4
 800f4f2:	4628      	mov	r0, r5
 800f4f4:	f000 f9d2 	bl	800f89c <_printf_common>
 800f4f8:	3001      	adds	r0, #1
 800f4fa:	f040 808d 	bne.w	800f618 <_printf_float+0x1d0>
 800f4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800f502:	b00d      	add	sp, #52	@ 0x34
 800f504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f508:	4642      	mov	r2, r8
 800f50a:	464b      	mov	r3, r9
 800f50c:	4640      	mov	r0, r8
 800f50e:	4649      	mov	r1, r9
 800f510:	f7f1 fb0c 	bl	8000b2c <__aeabi_dcmpun>
 800f514:	b140      	cbz	r0, 800f528 <_printf_float+0xe0>
 800f516:	464b      	mov	r3, r9
 800f518:	2b00      	cmp	r3, #0
 800f51a:	bfbc      	itt	lt
 800f51c:	232d      	movlt	r3, #45	@ 0x2d
 800f51e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f522:	4a7e      	ldr	r2, [pc, #504]	@ (800f71c <_printf_float+0x2d4>)
 800f524:	4b7e      	ldr	r3, [pc, #504]	@ (800f720 <_printf_float+0x2d8>)
 800f526:	e7d4      	b.n	800f4d2 <_printf_float+0x8a>
 800f528:	6863      	ldr	r3, [r4, #4]
 800f52a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f52e:	9206      	str	r2, [sp, #24]
 800f530:	1c5a      	adds	r2, r3, #1
 800f532:	d13b      	bne.n	800f5ac <_printf_float+0x164>
 800f534:	2306      	movs	r3, #6
 800f536:	6063      	str	r3, [r4, #4]
 800f538:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f53c:	2300      	movs	r3, #0
 800f53e:	6022      	str	r2, [r4, #0]
 800f540:	9303      	str	r3, [sp, #12]
 800f542:	ab0a      	add	r3, sp, #40	@ 0x28
 800f544:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f548:	ab09      	add	r3, sp, #36	@ 0x24
 800f54a:	9300      	str	r3, [sp, #0]
 800f54c:	6861      	ldr	r1, [r4, #4]
 800f54e:	ec49 8b10 	vmov	d0, r8, r9
 800f552:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f556:	4628      	mov	r0, r5
 800f558:	f7ff fed6 	bl	800f308 <__cvt>
 800f55c:	9b06      	ldr	r3, [sp, #24]
 800f55e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f560:	2b47      	cmp	r3, #71	@ 0x47
 800f562:	4680      	mov	r8, r0
 800f564:	d129      	bne.n	800f5ba <_printf_float+0x172>
 800f566:	1cc8      	adds	r0, r1, #3
 800f568:	db02      	blt.n	800f570 <_printf_float+0x128>
 800f56a:	6863      	ldr	r3, [r4, #4]
 800f56c:	4299      	cmp	r1, r3
 800f56e:	dd41      	ble.n	800f5f4 <_printf_float+0x1ac>
 800f570:	f1aa 0a02 	sub.w	sl, sl, #2
 800f574:	fa5f fa8a 	uxtb.w	sl, sl
 800f578:	3901      	subs	r1, #1
 800f57a:	4652      	mov	r2, sl
 800f57c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f580:	9109      	str	r1, [sp, #36]	@ 0x24
 800f582:	f7ff ff26 	bl	800f3d2 <__exponent>
 800f586:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f588:	1813      	adds	r3, r2, r0
 800f58a:	2a01      	cmp	r2, #1
 800f58c:	4681      	mov	r9, r0
 800f58e:	6123      	str	r3, [r4, #16]
 800f590:	dc02      	bgt.n	800f598 <_printf_float+0x150>
 800f592:	6822      	ldr	r2, [r4, #0]
 800f594:	07d2      	lsls	r2, r2, #31
 800f596:	d501      	bpl.n	800f59c <_printf_float+0x154>
 800f598:	3301      	adds	r3, #1
 800f59a:	6123      	str	r3, [r4, #16]
 800f59c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d0a2      	beq.n	800f4ea <_printf_float+0xa2>
 800f5a4:	232d      	movs	r3, #45	@ 0x2d
 800f5a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f5aa:	e79e      	b.n	800f4ea <_printf_float+0xa2>
 800f5ac:	9a06      	ldr	r2, [sp, #24]
 800f5ae:	2a47      	cmp	r2, #71	@ 0x47
 800f5b0:	d1c2      	bne.n	800f538 <_printf_float+0xf0>
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d1c0      	bne.n	800f538 <_printf_float+0xf0>
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	e7bd      	b.n	800f536 <_printf_float+0xee>
 800f5ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f5be:	d9db      	bls.n	800f578 <_printf_float+0x130>
 800f5c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f5c4:	d118      	bne.n	800f5f8 <_printf_float+0x1b0>
 800f5c6:	2900      	cmp	r1, #0
 800f5c8:	6863      	ldr	r3, [r4, #4]
 800f5ca:	dd0b      	ble.n	800f5e4 <_printf_float+0x19c>
 800f5cc:	6121      	str	r1, [r4, #16]
 800f5ce:	b913      	cbnz	r3, 800f5d6 <_printf_float+0x18e>
 800f5d0:	6822      	ldr	r2, [r4, #0]
 800f5d2:	07d0      	lsls	r0, r2, #31
 800f5d4:	d502      	bpl.n	800f5dc <_printf_float+0x194>
 800f5d6:	3301      	adds	r3, #1
 800f5d8:	440b      	add	r3, r1
 800f5da:	6123      	str	r3, [r4, #16]
 800f5dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f5de:	f04f 0900 	mov.w	r9, #0
 800f5e2:	e7db      	b.n	800f59c <_printf_float+0x154>
 800f5e4:	b913      	cbnz	r3, 800f5ec <_printf_float+0x1a4>
 800f5e6:	6822      	ldr	r2, [r4, #0]
 800f5e8:	07d2      	lsls	r2, r2, #31
 800f5ea:	d501      	bpl.n	800f5f0 <_printf_float+0x1a8>
 800f5ec:	3302      	adds	r3, #2
 800f5ee:	e7f4      	b.n	800f5da <_printf_float+0x192>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	e7f2      	b.n	800f5da <_printf_float+0x192>
 800f5f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f5f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5fa:	4299      	cmp	r1, r3
 800f5fc:	db05      	blt.n	800f60a <_printf_float+0x1c2>
 800f5fe:	6823      	ldr	r3, [r4, #0]
 800f600:	6121      	str	r1, [r4, #16]
 800f602:	07d8      	lsls	r0, r3, #31
 800f604:	d5ea      	bpl.n	800f5dc <_printf_float+0x194>
 800f606:	1c4b      	adds	r3, r1, #1
 800f608:	e7e7      	b.n	800f5da <_printf_float+0x192>
 800f60a:	2900      	cmp	r1, #0
 800f60c:	bfd4      	ite	le
 800f60e:	f1c1 0202 	rsble	r2, r1, #2
 800f612:	2201      	movgt	r2, #1
 800f614:	4413      	add	r3, r2
 800f616:	e7e0      	b.n	800f5da <_printf_float+0x192>
 800f618:	6823      	ldr	r3, [r4, #0]
 800f61a:	055a      	lsls	r2, r3, #21
 800f61c:	d407      	bmi.n	800f62e <_printf_float+0x1e6>
 800f61e:	6923      	ldr	r3, [r4, #16]
 800f620:	4642      	mov	r2, r8
 800f622:	4631      	mov	r1, r6
 800f624:	4628      	mov	r0, r5
 800f626:	47b8      	blx	r7
 800f628:	3001      	adds	r0, #1
 800f62a:	d12b      	bne.n	800f684 <_printf_float+0x23c>
 800f62c:	e767      	b.n	800f4fe <_printf_float+0xb6>
 800f62e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f632:	f240 80dd 	bls.w	800f7f0 <_printf_float+0x3a8>
 800f636:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f63a:	2200      	movs	r2, #0
 800f63c:	2300      	movs	r3, #0
 800f63e:	f7f1 fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 800f642:	2800      	cmp	r0, #0
 800f644:	d033      	beq.n	800f6ae <_printf_float+0x266>
 800f646:	4a37      	ldr	r2, [pc, #220]	@ (800f724 <_printf_float+0x2dc>)
 800f648:	2301      	movs	r3, #1
 800f64a:	4631      	mov	r1, r6
 800f64c:	4628      	mov	r0, r5
 800f64e:	47b8      	blx	r7
 800f650:	3001      	adds	r0, #1
 800f652:	f43f af54 	beq.w	800f4fe <_printf_float+0xb6>
 800f656:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f65a:	4543      	cmp	r3, r8
 800f65c:	db02      	blt.n	800f664 <_printf_float+0x21c>
 800f65e:	6823      	ldr	r3, [r4, #0]
 800f660:	07d8      	lsls	r0, r3, #31
 800f662:	d50f      	bpl.n	800f684 <_printf_float+0x23c>
 800f664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f668:	4631      	mov	r1, r6
 800f66a:	4628      	mov	r0, r5
 800f66c:	47b8      	blx	r7
 800f66e:	3001      	adds	r0, #1
 800f670:	f43f af45 	beq.w	800f4fe <_printf_float+0xb6>
 800f674:	f04f 0900 	mov.w	r9, #0
 800f678:	f108 38ff 	add.w	r8, r8, #4294967295
 800f67c:	f104 0a1a 	add.w	sl, r4, #26
 800f680:	45c8      	cmp	r8, r9
 800f682:	dc09      	bgt.n	800f698 <_printf_float+0x250>
 800f684:	6823      	ldr	r3, [r4, #0]
 800f686:	079b      	lsls	r3, r3, #30
 800f688:	f100 8103 	bmi.w	800f892 <_printf_float+0x44a>
 800f68c:	68e0      	ldr	r0, [r4, #12]
 800f68e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f690:	4298      	cmp	r0, r3
 800f692:	bfb8      	it	lt
 800f694:	4618      	movlt	r0, r3
 800f696:	e734      	b.n	800f502 <_printf_float+0xba>
 800f698:	2301      	movs	r3, #1
 800f69a:	4652      	mov	r2, sl
 800f69c:	4631      	mov	r1, r6
 800f69e:	4628      	mov	r0, r5
 800f6a0:	47b8      	blx	r7
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	f43f af2b 	beq.w	800f4fe <_printf_float+0xb6>
 800f6a8:	f109 0901 	add.w	r9, r9, #1
 800f6ac:	e7e8      	b.n	800f680 <_printf_float+0x238>
 800f6ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	dc39      	bgt.n	800f728 <_printf_float+0x2e0>
 800f6b4:	4a1b      	ldr	r2, [pc, #108]	@ (800f724 <_printf_float+0x2dc>)
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	4631      	mov	r1, r6
 800f6ba:	4628      	mov	r0, r5
 800f6bc:	47b8      	blx	r7
 800f6be:	3001      	adds	r0, #1
 800f6c0:	f43f af1d 	beq.w	800f4fe <_printf_float+0xb6>
 800f6c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f6c8:	ea59 0303 	orrs.w	r3, r9, r3
 800f6cc:	d102      	bne.n	800f6d4 <_printf_float+0x28c>
 800f6ce:	6823      	ldr	r3, [r4, #0]
 800f6d0:	07d9      	lsls	r1, r3, #31
 800f6d2:	d5d7      	bpl.n	800f684 <_printf_float+0x23c>
 800f6d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6d8:	4631      	mov	r1, r6
 800f6da:	4628      	mov	r0, r5
 800f6dc:	47b8      	blx	r7
 800f6de:	3001      	adds	r0, #1
 800f6e0:	f43f af0d 	beq.w	800f4fe <_printf_float+0xb6>
 800f6e4:	f04f 0a00 	mov.w	sl, #0
 800f6e8:	f104 0b1a 	add.w	fp, r4, #26
 800f6ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6ee:	425b      	negs	r3, r3
 800f6f0:	4553      	cmp	r3, sl
 800f6f2:	dc01      	bgt.n	800f6f8 <_printf_float+0x2b0>
 800f6f4:	464b      	mov	r3, r9
 800f6f6:	e793      	b.n	800f620 <_printf_float+0x1d8>
 800f6f8:	2301      	movs	r3, #1
 800f6fa:	465a      	mov	r2, fp
 800f6fc:	4631      	mov	r1, r6
 800f6fe:	4628      	mov	r0, r5
 800f700:	47b8      	blx	r7
 800f702:	3001      	adds	r0, #1
 800f704:	f43f aefb 	beq.w	800f4fe <_printf_float+0xb6>
 800f708:	f10a 0a01 	add.w	sl, sl, #1
 800f70c:	e7ee      	b.n	800f6ec <_printf_float+0x2a4>
 800f70e:	bf00      	nop
 800f710:	7fefffff 	.word	0x7fefffff
 800f714:	08013b59 	.word	0x08013b59
 800f718:	08013b5d 	.word	0x08013b5d
 800f71c:	08013b61 	.word	0x08013b61
 800f720:	08013b65 	.word	0x08013b65
 800f724:	08013b69 	.word	0x08013b69
 800f728:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f72a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f72e:	4553      	cmp	r3, sl
 800f730:	bfa8      	it	ge
 800f732:	4653      	movge	r3, sl
 800f734:	2b00      	cmp	r3, #0
 800f736:	4699      	mov	r9, r3
 800f738:	dc36      	bgt.n	800f7a8 <_printf_float+0x360>
 800f73a:	f04f 0b00 	mov.w	fp, #0
 800f73e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f742:	f104 021a 	add.w	r2, r4, #26
 800f746:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f748:	9306      	str	r3, [sp, #24]
 800f74a:	eba3 0309 	sub.w	r3, r3, r9
 800f74e:	455b      	cmp	r3, fp
 800f750:	dc31      	bgt.n	800f7b6 <_printf_float+0x36e>
 800f752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f754:	459a      	cmp	sl, r3
 800f756:	dc3a      	bgt.n	800f7ce <_printf_float+0x386>
 800f758:	6823      	ldr	r3, [r4, #0]
 800f75a:	07da      	lsls	r2, r3, #31
 800f75c:	d437      	bmi.n	800f7ce <_printf_float+0x386>
 800f75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f760:	ebaa 0903 	sub.w	r9, sl, r3
 800f764:	9b06      	ldr	r3, [sp, #24]
 800f766:	ebaa 0303 	sub.w	r3, sl, r3
 800f76a:	4599      	cmp	r9, r3
 800f76c:	bfa8      	it	ge
 800f76e:	4699      	movge	r9, r3
 800f770:	f1b9 0f00 	cmp.w	r9, #0
 800f774:	dc33      	bgt.n	800f7de <_printf_float+0x396>
 800f776:	f04f 0800 	mov.w	r8, #0
 800f77a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f77e:	f104 0b1a 	add.w	fp, r4, #26
 800f782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f784:	ebaa 0303 	sub.w	r3, sl, r3
 800f788:	eba3 0309 	sub.w	r3, r3, r9
 800f78c:	4543      	cmp	r3, r8
 800f78e:	f77f af79 	ble.w	800f684 <_printf_float+0x23c>
 800f792:	2301      	movs	r3, #1
 800f794:	465a      	mov	r2, fp
 800f796:	4631      	mov	r1, r6
 800f798:	4628      	mov	r0, r5
 800f79a:	47b8      	blx	r7
 800f79c:	3001      	adds	r0, #1
 800f79e:	f43f aeae 	beq.w	800f4fe <_printf_float+0xb6>
 800f7a2:	f108 0801 	add.w	r8, r8, #1
 800f7a6:	e7ec      	b.n	800f782 <_printf_float+0x33a>
 800f7a8:	4642      	mov	r2, r8
 800f7aa:	4631      	mov	r1, r6
 800f7ac:	4628      	mov	r0, r5
 800f7ae:	47b8      	blx	r7
 800f7b0:	3001      	adds	r0, #1
 800f7b2:	d1c2      	bne.n	800f73a <_printf_float+0x2f2>
 800f7b4:	e6a3      	b.n	800f4fe <_printf_float+0xb6>
 800f7b6:	2301      	movs	r3, #1
 800f7b8:	4631      	mov	r1, r6
 800f7ba:	4628      	mov	r0, r5
 800f7bc:	9206      	str	r2, [sp, #24]
 800f7be:	47b8      	blx	r7
 800f7c0:	3001      	adds	r0, #1
 800f7c2:	f43f ae9c 	beq.w	800f4fe <_printf_float+0xb6>
 800f7c6:	9a06      	ldr	r2, [sp, #24]
 800f7c8:	f10b 0b01 	add.w	fp, fp, #1
 800f7cc:	e7bb      	b.n	800f746 <_printf_float+0x2fe>
 800f7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7d2:	4631      	mov	r1, r6
 800f7d4:	4628      	mov	r0, r5
 800f7d6:	47b8      	blx	r7
 800f7d8:	3001      	adds	r0, #1
 800f7da:	d1c0      	bne.n	800f75e <_printf_float+0x316>
 800f7dc:	e68f      	b.n	800f4fe <_printf_float+0xb6>
 800f7de:	9a06      	ldr	r2, [sp, #24]
 800f7e0:	464b      	mov	r3, r9
 800f7e2:	4442      	add	r2, r8
 800f7e4:	4631      	mov	r1, r6
 800f7e6:	4628      	mov	r0, r5
 800f7e8:	47b8      	blx	r7
 800f7ea:	3001      	adds	r0, #1
 800f7ec:	d1c3      	bne.n	800f776 <_printf_float+0x32e>
 800f7ee:	e686      	b.n	800f4fe <_printf_float+0xb6>
 800f7f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f7f4:	f1ba 0f01 	cmp.w	sl, #1
 800f7f8:	dc01      	bgt.n	800f7fe <_printf_float+0x3b6>
 800f7fa:	07db      	lsls	r3, r3, #31
 800f7fc:	d536      	bpl.n	800f86c <_printf_float+0x424>
 800f7fe:	2301      	movs	r3, #1
 800f800:	4642      	mov	r2, r8
 800f802:	4631      	mov	r1, r6
 800f804:	4628      	mov	r0, r5
 800f806:	47b8      	blx	r7
 800f808:	3001      	adds	r0, #1
 800f80a:	f43f ae78 	beq.w	800f4fe <_printf_float+0xb6>
 800f80e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f812:	4631      	mov	r1, r6
 800f814:	4628      	mov	r0, r5
 800f816:	47b8      	blx	r7
 800f818:	3001      	adds	r0, #1
 800f81a:	f43f ae70 	beq.w	800f4fe <_printf_float+0xb6>
 800f81e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f822:	2200      	movs	r2, #0
 800f824:	2300      	movs	r3, #0
 800f826:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f82a:	f7f1 f94d 	bl	8000ac8 <__aeabi_dcmpeq>
 800f82e:	b9c0      	cbnz	r0, 800f862 <_printf_float+0x41a>
 800f830:	4653      	mov	r3, sl
 800f832:	f108 0201 	add.w	r2, r8, #1
 800f836:	4631      	mov	r1, r6
 800f838:	4628      	mov	r0, r5
 800f83a:	47b8      	blx	r7
 800f83c:	3001      	adds	r0, #1
 800f83e:	d10c      	bne.n	800f85a <_printf_float+0x412>
 800f840:	e65d      	b.n	800f4fe <_printf_float+0xb6>
 800f842:	2301      	movs	r3, #1
 800f844:	465a      	mov	r2, fp
 800f846:	4631      	mov	r1, r6
 800f848:	4628      	mov	r0, r5
 800f84a:	47b8      	blx	r7
 800f84c:	3001      	adds	r0, #1
 800f84e:	f43f ae56 	beq.w	800f4fe <_printf_float+0xb6>
 800f852:	f108 0801 	add.w	r8, r8, #1
 800f856:	45d0      	cmp	r8, sl
 800f858:	dbf3      	blt.n	800f842 <_printf_float+0x3fa>
 800f85a:	464b      	mov	r3, r9
 800f85c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f860:	e6df      	b.n	800f622 <_printf_float+0x1da>
 800f862:	f04f 0800 	mov.w	r8, #0
 800f866:	f104 0b1a 	add.w	fp, r4, #26
 800f86a:	e7f4      	b.n	800f856 <_printf_float+0x40e>
 800f86c:	2301      	movs	r3, #1
 800f86e:	4642      	mov	r2, r8
 800f870:	e7e1      	b.n	800f836 <_printf_float+0x3ee>
 800f872:	2301      	movs	r3, #1
 800f874:	464a      	mov	r2, r9
 800f876:	4631      	mov	r1, r6
 800f878:	4628      	mov	r0, r5
 800f87a:	47b8      	blx	r7
 800f87c:	3001      	adds	r0, #1
 800f87e:	f43f ae3e 	beq.w	800f4fe <_printf_float+0xb6>
 800f882:	f108 0801 	add.w	r8, r8, #1
 800f886:	68e3      	ldr	r3, [r4, #12]
 800f888:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f88a:	1a5b      	subs	r3, r3, r1
 800f88c:	4543      	cmp	r3, r8
 800f88e:	dcf0      	bgt.n	800f872 <_printf_float+0x42a>
 800f890:	e6fc      	b.n	800f68c <_printf_float+0x244>
 800f892:	f04f 0800 	mov.w	r8, #0
 800f896:	f104 0919 	add.w	r9, r4, #25
 800f89a:	e7f4      	b.n	800f886 <_printf_float+0x43e>

0800f89c <_printf_common>:
 800f89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8a0:	4616      	mov	r6, r2
 800f8a2:	4698      	mov	r8, r3
 800f8a4:	688a      	ldr	r2, [r1, #8]
 800f8a6:	690b      	ldr	r3, [r1, #16]
 800f8a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f8ac:	4293      	cmp	r3, r2
 800f8ae:	bfb8      	it	lt
 800f8b0:	4613      	movlt	r3, r2
 800f8b2:	6033      	str	r3, [r6, #0]
 800f8b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f8b8:	4607      	mov	r7, r0
 800f8ba:	460c      	mov	r4, r1
 800f8bc:	b10a      	cbz	r2, 800f8c2 <_printf_common+0x26>
 800f8be:	3301      	adds	r3, #1
 800f8c0:	6033      	str	r3, [r6, #0]
 800f8c2:	6823      	ldr	r3, [r4, #0]
 800f8c4:	0699      	lsls	r1, r3, #26
 800f8c6:	bf42      	ittt	mi
 800f8c8:	6833      	ldrmi	r3, [r6, #0]
 800f8ca:	3302      	addmi	r3, #2
 800f8cc:	6033      	strmi	r3, [r6, #0]
 800f8ce:	6825      	ldr	r5, [r4, #0]
 800f8d0:	f015 0506 	ands.w	r5, r5, #6
 800f8d4:	d106      	bne.n	800f8e4 <_printf_common+0x48>
 800f8d6:	f104 0a19 	add.w	sl, r4, #25
 800f8da:	68e3      	ldr	r3, [r4, #12]
 800f8dc:	6832      	ldr	r2, [r6, #0]
 800f8de:	1a9b      	subs	r3, r3, r2
 800f8e0:	42ab      	cmp	r3, r5
 800f8e2:	dc26      	bgt.n	800f932 <_printf_common+0x96>
 800f8e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f8e8:	6822      	ldr	r2, [r4, #0]
 800f8ea:	3b00      	subs	r3, #0
 800f8ec:	bf18      	it	ne
 800f8ee:	2301      	movne	r3, #1
 800f8f0:	0692      	lsls	r2, r2, #26
 800f8f2:	d42b      	bmi.n	800f94c <_printf_common+0xb0>
 800f8f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f8f8:	4641      	mov	r1, r8
 800f8fa:	4638      	mov	r0, r7
 800f8fc:	47c8      	blx	r9
 800f8fe:	3001      	adds	r0, #1
 800f900:	d01e      	beq.n	800f940 <_printf_common+0xa4>
 800f902:	6823      	ldr	r3, [r4, #0]
 800f904:	6922      	ldr	r2, [r4, #16]
 800f906:	f003 0306 	and.w	r3, r3, #6
 800f90a:	2b04      	cmp	r3, #4
 800f90c:	bf02      	ittt	eq
 800f90e:	68e5      	ldreq	r5, [r4, #12]
 800f910:	6833      	ldreq	r3, [r6, #0]
 800f912:	1aed      	subeq	r5, r5, r3
 800f914:	68a3      	ldr	r3, [r4, #8]
 800f916:	bf0c      	ite	eq
 800f918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f91c:	2500      	movne	r5, #0
 800f91e:	4293      	cmp	r3, r2
 800f920:	bfc4      	itt	gt
 800f922:	1a9b      	subgt	r3, r3, r2
 800f924:	18ed      	addgt	r5, r5, r3
 800f926:	2600      	movs	r6, #0
 800f928:	341a      	adds	r4, #26
 800f92a:	42b5      	cmp	r5, r6
 800f92c:	d11a      	bne.n	800f964 <_printf_common+0xc8>
 800f92e:	2000      	movs	r0, #0
 800f930:	e008      	b.n	800f944 <_printf_common+0xa8>
 800f932:	2301      	movs	r3, #1
 800f934:	4652      	mov	r2, sl
 800f936:	4641      	mov	r1, r8
 800f938:	4638      	mov	r0, r7
 800f93a:	47c8      	blx	r9
 800f93c:	3001      	adds	r0, #1
 800f93e:	d103      	bne.n	800f948 <_printf_common+0xac>
 800f940:	f04f 30ff 	mov.w	r0, #4294967295
 800f944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f948:	3501      	adds	r5, #1
 800f94a:	e7c6      	b.n	800f8da <_printf_common+0x3e>
 800f94c:	18e1      	adds	r1, r4, r3
 800f94e:	1c5a      	adds	r2, r3, #1
 800f950:	2030      	movs	r0, #48	@ 0x30
 800f952:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f956:	4422      	add	r2, r4
 800f958:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f95c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f960:	3302      	adds	r3, #2
 800f962:	e7c7      	b.n	800f8f4 <_printf_common+0x58>
 800f964:	2301      	movs	r3, #1
 800f966:	4622      	mov	r2, r4
 800f968:	4641      	mov	r1, r8
 800f96a:	4638      	mov	r0, r7
 800f96c:	47c8      	blx	r9
 800f96e:	3001      	adds	r0, #1
 800f970:	d0e6      	beq.n	800f940 <_printf_common+0xa4>
 800f972:	3601      	adds	r6, #1
 800f974:	e7d9      	b.n	800f92a <_printf_common+0x8e>
	...

0800f978 <_printf_i>:
 800f978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f97c:	7e0f      	ldrb	r7, [r1, #24]
 800f97e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f980:	2f78      	cmp	r7, #120	@ 0x78
 800f982:	4691      	mov	r9, r2
 800f984:	4680      	mov	r8, r0
 800f986:	460c      	mov	r4, r1
 800f988:	469a      	mov	sl, r3
 800f98a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f98e:	d807      	bhi.n	800f9a0 <_printf_i+0x28>
 800f990:	2f62      	cmp	r7, #98	@ 0x62
 800f992:	d80a      	bhi.n	800f9aa <_printf_i+0x32>
 800f994:	2f00      	cmp	r7, #0
 800f996:	f000 80d2 	beq.w	800fb3e <_printf_i+0x1c6>
 800f99a:	2f58      	cmp	r7, #88	@ 0x58
 800f99c:	f000 80b9 	beq.w	800fb12 <_printf_i+0x19a>
 800f9a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f9a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f9a8:	e03a      	b.n	800fa20 <_printf_i+0xa8>
 800f9aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f9ae:	2b15      	cmp	r3, #21
 800f9b0:	d8f6      	bhi.n	800f9a0 <_printf_i+0x28>
 800f9b2:	a101      	add	r1, pc, #4	@ (adr r1, 800f9b8 <_printf_i+0x40>)
 800f9b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f9b8:	0800fa11 	.word	0x0800fa11
 800f9bc:	0800fa25 	.word	0x0800fa25
 800f9c0:	0800f9a1 	.word	0x0800f9a1
 800f9c4:	0800f9a1 	.word	0x0800f9a1
 800f9c8:	0800f9a1 	.word	0x0800f9a1
 800f9cc:	0800f9a1 	.word	0x0800f9a1
 800f9d0:	0800fa25 	.word	0x0800fa25
 800f9d4:	0800f9a1 	.word	0x0800f9a1
 800f9d8:	0800f9a1 	.word	0x0800f9a1
 800f9dc:	0800f9a1 	.word	0x0800f9a1
 800f9e0:	0800f9a1 	.word	0x0800f9a1
 800f9e4:	0800fb25 	.word	0x0800fb25
 800f9e8:	0800fa4f 	.word	0x0800fa4f
 800f9ec:	0800fadf 	.word	0x0800fadf
 800f9f0:	0800f9a1 	.word	0x0800f9a1
 800f9f4:	0800f9a1 	.word	0x0800f9a1
 800f9f8:	0800fb47 	.word	0x0800fb47
 800f9fc:	0800f9a1 	.word	0x0800f9a1
 800fa00:	0800fa4f 	.word	0x0800fa4f
 800fa04:	0800f9a1 	.word	0x0800f9a1
 800fa08:	0800f9a1 	.word	0x0800f9a1
 800fa0c:	0800fae7 	.word	0x0800fae7
 800fa10:	6833      	ldr	r3, [r6, #0]
 800fa12:	1d1a      	adds	r2, r3, #4
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	6032      	str	r2, [r6, #0]
 800fa18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fa1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fa20:	2301      	movs	r3, #1
 800fa22:	e09d      	b.n	800fb60 <_printf_i+0x1e8>
 800fa24:	6833      	ldr	r3, [r6, #0]
 800fa26:	6820      	ldr	r0, [r4, #0]
 800fa28:	1d19      	adds	r1, r3, #4
 800fa2a:	6031      	str	r1, [r6, #0]
 800fa2c:	0606      	lsls	r6, r0, #24
 800fa2e:	d501      	bpl.n	800fa34 <_printf_i+0xbc>
 800fa30:	681d      	ldr	r5, [r3, #0]
 800fa32:	e003      	b.n	800fa3c <_printf_i+0xc4>
 800fa34:	0645      	lsls	r5, r0, #25
 800fa36:	d5fb      	bpl.n	800fa30 <_printf_i+0xb8>
 800fa38:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fa3c:	2d00      	cmp	r5, #0
 800fa3e:	da03      	bge.n	800fa48 <_printf_i+0xd0>
 800fa40:	232d      	movs	r3, #45	@ 0x2d
 800fa42:	426d      	negs	r5, r5
 800fa44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa48:	4859      	ldr	r0, [pc, #356]	@ (800fbb0 <_printf_i+0x238>)
 800fa4a:	230a      	movs	r3, #10
 800fa4c:	e011      	b.n	800fa72 <_printf_i+0xfa>
 800fa4e:	6821      	ldr	r1, [r4, #0]
 800fa50:	6833      	ldr	r3, [r6, #0]
 800fa52:	0608      	lsls	r0, r1, #24
 800fa54:	f853 5b04 	ldr.w	r5, [r3], #4
 800fa58:	d402      	bmi.n	800fa60 <_printf_i+0xe8>
 800fa5a:	0649      	lsls	r1, r1, #25
 800fa5c:	bf48      	it	mi
 800fa5e:	b2ad      	uxthmi	r5, r5
 800fa60:	2f6f      	cmp	r7, #111	@ 0x6f
 800fa62:	4853      	ldr	r0, [pc, #332]	@ (800fbb0 <_printf_i+0x238>)
 800fa64:	6033      	str	r3, [r6, #0]
 800fa66:	bf14      	ite	ne
 800fa68:	230a      	movne	r3, #10
 800fa6a:	2308      	moveq	r3, #8
 800fa6c:	2100      	movs	r1, #0
 800fa6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fa72:	6866      	ldr	r6, [r4, #4]
 800fa74:	60a6      	str	r6, [r4, #8]
 800fa76:	2e00      	cmp	r6, #0
 800fa78:	bfa2      	ittt	ge
 800fa7a:	6821      	ldrge	r1, [r4, #0]
 800fa7c:	f021 0104 	bicge.w	r1, r1, #4
 800fa80:	6021      	strge	r1, [r4, #0]
 800fa82:	b90d      	cbnz	r5, 800fa88 <_printf_i+0x110>
 800fa84:	2e00      	cmp	r6, #0
 800fa86:	d04b      	beq.n	800fb20 <_printf_i+0x1a8>
 800fa88:	4616      	mov	r6, r2
 800fa8a:	fbb5 f1f3 	udiv	r1, r5, r3
 800fa8e:	fb03 5711 	mls	r7, r3, r1, r5
 800fa92:	5dc7      	ldrb	r7, [r0, r7]
 800fa94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fa98:	462f      	mov	r7, r5
 800fa9a:	42bb      	cmp	r3, r7
 800fa9c:	460d      	mov	r5, r1
 800fa9e:	d9f4      	bls.n	800fa8a <_printf_i+0x112>
 800faa0:	2b08      	cmp	r3, #8
 800faa2:	d10b      	bne.n	800fabc <_printf_i+0x144>
 800faa4:	6823      	ldr	r3, [r4, #0]
 800faa6:	07df      	lsls	r7, r3, #31
 800faa8:	d508      	bpl.n	800fabc <_printf_i+0x144>
 800faaa:	6923      	ldr	r3, [r4, #16]
 800faac:	6861      	ldr	r1, [r4, #4]
 800faae:	4299      	cmp	r1, r3
 800fab0:	bfde      	ittt	le
 800fab2:	2330      	movle	r3, #48	@ 0x30
 800fab4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fab8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fabc:	1b92      	subs	r2, r2, r6
 800fabe:	6122      	str	r2, [r4, #16]
 800fac0:	f8cd a000 	str.w	sl, [sp]
 800fac4:	464b      	mov	r3, r9
 800fac6:	aa03      	add	r2, sp, #12
 800fac8:	4621      	mov	r1, r4
 800faca:	4640      	mov	r0, r8
 800facc:	f7ff fee6 	bl	800f89c <_printf_common>
 800fad0:	3001      	adds	r0, #1
 800fad2:	d14a      	bne.n	800fb6a <_printf_i+0x1f2>
 800fad4:	f04f 30ff 	mov.w	r0, #4294967295
 800fad8:	b004      	add	sp, #16
 800fada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fade:	6823      	ldr	r3, [r4, #0]
 800fae0:	f043 0320 	orr.w	r3, r3, #32
 800fae4:	6023      	str	r3, [r4, #0]
 800fae6:	4833      	ldr	r0, [pc, #204]	@ (800fbb4 <_printf_i+0x23c>)
 800fae8:	2778      	movs	r7, #120	@ 0x78
 800faea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800faee:	6823      	ldr	r3, [r4, #0]
 800faf0:	6831      	ldr	r1, [r6, #0]
 800faf2:	061f      	lsls	r7, r3, #24
 800faf4:	f851 5b04 	ldr.w	r5, [r1], #4
 800faf8:	d402      	bmi.n	800fb00 <_printf_i+0x188>
 800fafa:	065f      	lsls	r7, r3, #25
 800fafc:	bf48      	it	mi
 800fafe:	b2ad      	uxthmi	r5, r5
 800fb00:	6031      	str	r1, [r6, #0]
 800fb02:	07d9      	lsls	r1, r3, #31
 800fb04:	bf44      	itt	mi
 800fb06:	f043 0320 	orrmi.w	r3, r3, #32
 800fb0a:	6023      	strmi	r3, [r4, #0]
 800fb0c:	b11d      	cbz	r5, 800fb16 <_printf_i+0x19e>
 800fb0e:	2310      	movs	r3, #16
 800fb10:	e7ac      	b.n	800fa6c <_printf_i+0xf4>
 800fb12:	4827      	ldr	r0, [pc, #156]	@ (800fbb0 <_printf_i+0x238>)
 800fb14:	e7e9      	b.n	800faea <_printf_i+0x172>
 800fb16:	6823      	ldr	r3, [r4, #0]
 800fb18:	f023 0320 	bic.w	r3, r3, #32
 800fb1c:	6023      	str	r3, [r4, #0]
 800fb1e:	e7f6      	b.n	800fb0e <_printf_i+0x196>
 800fb20:	4616      	mov	r6, r2
 800fb22:	e7bd      	b.n	800faa0 <_printf_i+0x128>
 800fb24:	6833      	ldr	r3, [r6, #0]
 800fb26:	6825      	ldr	r5, [r4, #0]
 800fb28:	6961      	ldr	r1, [r4, #20]
 800fb2a:	1d18      	adds	r0, r3, #4
 800fb2c:	6030      	str	r0, [r6, #0]
 800fb2e:	062e      	lsls	r6, r5, #24
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	d501      	bpl.n	800fb38 <_printf_i+0x1c0>
 800fb34:	6019      	str	r1, [r3, #0]
 800fb36:	e002      	b.n	800fb3e <_printf_i+0x1c6>
 800fb38:	0668      	lsls	r0, r5, #25
 800fb3a:	d5fb      	bpl.n	800fb34 <_printf_i+0x1bc>
 800fb3c:	8019      	strh	r1, [r3, #0]
 800fb3e:	2300      	movs	r3, #0
 800fb40:	6123      	str	r3, [r4, #16]
 800fb42:	4616      	mov	r6, r2
 800fb44:	e7bc      	b.n	800fac0 <_printf_i+0x148>
 800fb46:	6833      	ldr	r3, [r6, #0]
 800fb48:	1d1a      	adds	r2, r3, #4
 800fb4a:	6032      	str	r2, [r6, #0]
 800fb4c:	681e      	ldr	r6, [r3, #0]
 800fb4e:	6862      	ldr	r2, [r4, #4]
 800fb50:	2100      	movs	r1, #0
 800fb52:	4630      	mov	r0, r6
 800fb54:	f7f0 fb3c 	bl	80001d0 <memchr>
 800fb58:	b108      	cbz	r0, 800fb5e <_printf_i+0x1e6>
 800fb5a:	1b80      	subs	r0, r0, r6
 800fb5c:	6060      	str	r0, [r4, #4]
 800fb5e:	6863      	ldr	r3, [r4, #4]
 800fb60:	6123      	str	r3, [r4, #16]
 800fb62:	2300      	movs	r3, #0
 800fb64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb68:	e7aa      	b.n	800fac0 <_printf_i+0x148>
 800fb6a:	6923      	ldr	r3, [r4, #16]
 800fb6c:	4632      	mov	r2, r6
 800fb6e:	4649      	mov	r1, r9
 800fb70:	4640      	mov	r0, r8
 800fb72:	47d0      	blx	sl
 800fb74:	3001      	adds	r0, #1
 800fb76:	d0ad      	beq.n	800fad4 <_printf_i+0x15c>
 800fb78:	6823      	ldr	r3, [r4, #0]
 800fb7a:	079b      	lsls	r3, r3, #30
 800fb7c:	d413      	bmi.n	800fba6 <_printf_i+0x22e>
 800fb7e:	68e0      	ldr	r0, [r4, #12]
 800fb80:	9b03      	ldr	r3, [sp, #12]
 800fb82:	4298      	cmp	r0, r3
 800fb84:	bfb8      	it	lt
 800fb86:	4618      	movlt	r0, r3
 800fb88:	e7a6      	b.n	800fad8 <_printf_i+0x160>
 800fb8a:	2301      	movs	r3, #1
 800fb8c:	4632      	mov	r2, r6
 800fb8e:	4649      	mov	r1, r9
 800fb90:	4640      	mov	r0, r8
 800fb92:	47d0      	blx	sl
 800fb94:	3001      	adds	r0, #1
 800fb96:	d09d      	beq.n	800fad4 <_printf_i+0x15c>
 800fb98:	3501      	adds	r5, #1
 800fb9a:	68e3      	ldr	r3, [r4, #12]
 800fb9c:	9903      	ldr	r1, [sp, #12]
 800fb9e:	1a5b      	subs	r3, r3, r1
 800fba0:	42ab      	cmp	r3, r5
 800fba2:	dcf2      	bgt.n	800fb8a <_printf_i+0x212>
 800fba4:	e7eb      	b.n	800fb7e <_printf_i+0x206>
 800fba6:	2500      	movs	r5, #0
 800fba8:	f104 0619 	add.w	r6, r4, #25
 800fbac:	e7f5      	b.n	800fb9a <_printf_i+0x222>
 800fbae:	bf00      	nop
 800fbb0:	08013b6b 	.word	0x08013b6b
 800fbb4:	08013b7c 	.word	0x08013b7c

0800fbb8 <std>:
 800fbb8:	2300      	movs	r3, #0
 800fbba:	b510      	push	{r4, lr}
 800fbbc:	4604      	mov	r4, r0
 800fbbe:	e9c0 3300 	strd	r3, r3, [r0]
 800fbc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fbc6:	6083      	str	r3, [r0, #8]
 800fbc8:	8181      	strh	r1, [r0, #12]
 800fbca:	6643      	str	r3, [r0, #100]	@ 0x64
 800fbcc:	81c2      	strh	r2, [r0, #14]
 800fbce:	6183      	str	r3, [r0, #24]
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	2208      	movs	r2, #8
 800fbd4:	305c      	adds	r0, #92	@ 0x5c
 800fbd6:	f000 f948 	bl	800fe6a <memset>
 800fbda:	4b0d      	ldr	r3, [pc, #52]	@ (800fc10 <std+0x58>)
 800fbdc:	6263      	str	r3, [r4, #36]	@ 0x24
 800fbde:	4b0d      	ldr	r3, [pc, #52]	@ (800fc14 <std+0x5c>)
 800fbe0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fbe2:	4b0d      	ldr	r3, [pc, #52]	@ (800fc18 <std+0x60>)
 800fbe4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fbe6:	4b0d      	ldr	r3, [pc, #52]	@ (800fc1c <std+0x64>)
 800fbe8:	6323      	str	r3, [r4, #48]	@ 0x30
 800fbea:	4b0d      	ldr	r3, [pc, #52]	@ (800fc20 <std+0x68>)
 800fbec:	6224      	str	r4, [r4, #32]
 800fbee:	429c      	cmp	r4, r3
 800fbf0:	d006      	beq.n	800fc00 <std+0x48>
 800fbf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fbf6:	4294      	cmp	r4, r2
 800fbf8:	d002      	beq.n	800fc00 <std+0x48>
 800fbfa:	33d0      	adds	r3, #208	@ 0xd0
 800fbfc:	429c      	cmp	r4, r3
 800fbfe:	d105      	bne.n	800fc0c <std+0x54>
 800fc00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fc04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc08:	f000 b9ac 	b.w	800ff64 <__retarget_lock_init_recursive>
 800fc0c:	bd10      	pop	{r4, pc}
 800fc0e:	bf00      	nop
 800fc10:	0800fde5 	.word	0x0800fde5
 800fc14:	0800fe07 	.word	0x0800fe07
 800fc18:	0800fe3f 	.word	0x0800fe3f
 800fc1c:	0800fe63 	.word	0x0800fe63
 800fc20:	200054a4 	.word	0x200054a4

0800fc24 <stdio_exit_handler>:
 800fc24:	4a02      	ldr	r2, [pc, #8]	@ (800fc30 <stdio_exit_handler+0xc>)
 800fc26:	4903      	ldr	r1, [pc, #12]	@ (800fc34 <stdio_exit_handler+0x10>)
 800fc28:	4803      	ldr	r0, [pc, #12]	@ (800fc38 <stdio_exit_handler+0x14>)
 800fc2a:	f000 b869 	b.w	800fd00 <_fwalk_sglue>
 800fc2e:	bf00      	nop
 800fc30:	20000150 	.word	0x20000150
 800fc34:	080118dd 	.word	0x080118dd
 800fc38:	20000160 	.word	0x20000160

0800fc3c <cleanup_stdio>:
 800fc3c:	6841      	ldr	r1, [r0, #4]
 800fc3e:	4b0c      	ldr	r3, [pc, #48]	@ (800fc70 <cleanup_stdio+0x34>)
 800fc40:	4299      	cmp	r1, r3
 800fc42:	b510      	push	{r4, lr}
 800fc44:	4604      	mov	r4, r0
 800fc46:	d001      	beq.n	800fc4c <cleanup_stdio+0x10>
 800fc48:	f001 fe48 	bl	80118dc <_fflush_r>
 800fc4c:	68a1      	ldr	r1, [r4, #8]
 800fc4e:	4b09      	ldr	r3, [pc, #36]	@ (800fc74 <cleanup_stdio+0x38>)
 800fc50:	4299      	cmp	r1, r3
 800fc52:	d002      	beq.n	800fc5a <cleanup_stdio+0x1e>
 800fc54:	4620      	mov	r0, r4
 800fc56:	f001 fe41 	bl	80118dc <_fflush_r>
 800fc5a:	68e1      	ldr	r1, [r4, #12]
 800fc5c:	4b06      	ldr	r3, [pc, #24]	@ (800fc78 <cleanup_stdio+0x3c>)
 800fc5e:	4299      	cmp	r1, r3
 800fc60:	d004      	beq.n	800fc6c <cleanup_stdio+0x30>
 800fc62:	4620      	mov	r0, r4
 800fc64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc68:	f001 be38 	b.w	80118dc <_fflush_r>
 800fc6c:	bd10      	pop	{r4, pc}
 800fc6e:	bf00      	nop
 800fc70:	200054a4 	.word	0x200054a4
 800fc74:	2000550c 	.word	0x2000550c
 800fc78:	20005574 	.word	0x20005574

0800fc7c <global_stdio_init.part.0>:
 800fc7c:	b510      	push	{r4, lr}
 800fc7e:	4b0b      	ldr	r3, [pc, #44]	@ (800fcac <global_stdio_init.part.0+0x30>)
 800fc80:	4c0b      	ldr	r4, [pc, #44]	@ (800fcb0 <global_stdio_init.part.0+0x34>)
 800fc82:	4a0c      	ldr	r2, [pc, #48]	@ (800fcb4 <global_stdio_init.part.0+0x38>)
 800fc84:	601a      	str	r2, [r3, #0]
 800fc86:	4620      	mov	r0, r4
 800fc88:	2200      	movs	r2, #0
 800fc8a:	2104      	movs	r1, #4
 800fc8c:	f7ff ff94 	bl	800fbb8 <std>
 800fc90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fc94:	2201      	movs	r2, #1
 800fc96:	2109      	movs	r1, #9
 800fc98:	f7ff ff8e 	bl	800fbb8 <std>
 800fc9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fca0:	2202      	movs	r2, #2
 800fca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fca6:	2112      	movs	r1, #18
 800fca8:	f7ff bf86 	b.w	800fbb8 <std>
 800fcac:	200055dc 	.word	0x200055dc
 800fcb0:	200054a4 	.word	0x200054a4
 800fcb4:	0800fc25 	.word	0x0800fc25

0800fcb8 <__sfp_lock_acquire>:
 800fcb8:	4801      	ldr	r0, [pc, #4]	@ (800fcc0 <__sfp_lock_acquire+0x8>)
 800fcba:	f000 b954 	b.w	800ff66 <__retarget_lock_acquire_recursive>
 800fcbe:	bf00      	nop
 800fcc0:	200055e5 	.word	0x200055e5

0800fcc4 <__sfp_lock_release>:
 800fcc4:	4801      	ldr	r0, [pc, #4]	@ (800fccc <__sfp_lock_release+0x8>)
 800fcc6:	f000 b94f 	b.w	800ff68 <__retarget_lock_release_recursive>
 800fcca:	bf00      	nop
 800fccc:	200055e5 	.word	0x200055e5

0800fcd0 <__sinit>:
 800fcd0:	b510      	push	{r4, lr}
 800fcd2:	4604      	mov	r4, r0
 800fcd4:	f7ff fff0 	bl	800fcb8 <__sfp_lock_acquire>
 800fcd8:	6a23      	ldr	r3, [r4, #32]
 800fcda:	b11b      	cbz	r3, 800fce4 <__sinit+0x14>
 800fcdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fce0:	f7ff bff0 	b.w	800fcc4 <__sfp_lock_release>
 800fce4:	4b04      	ldr	r3, [pc, #16]	@ (800fcf8 <__sinit+0x28>)
 800fce6:	6223      	str	r3, [r4, #32]
 800fce8:	4b04      	ldr	r3, [pc, #16]	@ (800fcfc <__sinit+0x2c>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d1f5      	bne.n	800fcdc <__sinit+0xc>
 800fcf0:	f7ff ffc4 	bl	800fc7c <global_stdio_init.part.0>
 800fcf4:	e7f2      	b.n	800fcdc <__sinit+0xc>
 800fcf6:	bf00      	nop
 800fcf8:	0800fc3d 	.word	0x0800fc3d
 800fcfc:	200055dc 	.word	0x200055dc

0800fd00 <_fwalk_sglue>:
 800fd00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd04:	4607      	mov	r7, r0
 800fd06:	4688      	mov	r8, r1
 800fd08:	4614      	mov	r4, r2
 800fd0a:	2600      	movs	r6, #0
 800fd0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fd10:	f1b9 0901 	subs.w	r9, r9, #1
 800fd14:	d505      	bpl.n	800fd22 <_fwalk_sglue+0x22>
 800fd16:	6824      	ldr	r4, [r4, #0]
 800fd18:	2c00      	cmp	r4, #0
 800fd1a:	d1f7      	bne.n	800fd0c <_fwalk_sglue+0xc>
 800fd1c:	4630      	mov	r0, r6
 800fd1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd22:	89ab      	ldrh	r3, [r5, #12]
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	d907      	bls.n	800fd38 <_fwalk_sglue+0x38>
 800fd28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fd2c:	3301      	adds	r3, #1
 800fd2e:	d003      	beq.n	800fd38 <_fwalk_sglue+0x38>
 800fd30:	4629      	mov	r1, r5
 800fd32:	4638      	mov	r0, r7
 800fd34:	47c0      	blx	r8
 800fd36:	4306      	orrs	r6, r0
 800fd38:	3568      	adds	r5, #104	@ 0x68
 800fd3a:	e7e9      	b.n	800fd10 <_fwalk_sglue+0x10>

0800fd3c <sniprintf>:
 800fd3c:	b40c      	push	{r2, r3}
 800fd3e:	b530      	push	{r4, r5, lr}
 800fd40:	4b17      	ldr	r3, [pc, #92]	@ (800fda0 <sniprintf+0x64>)
 800fd42:	1e0c      	subs	r4, r1, #0
 800fd44:	681d      	ldr	r5, [r3, #0]
 800fd46:	b09d      	sub	sp, #116	@ 0x74
 800fd48:	da08      	bge.n	800fd5c <sniprintf+0x20>
 800fd4a:	238b      	movs	r3, #139	@ 0x8b
 800fd4c:	602b      	str	r3, [r5, #0]
 800fd4e:	f04f 30ff 	mov.w	r0, #4294967295
 800fd52:	b01d      	add	sp, #116	@ 0x74
 800fd54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd58:	b002      	add	sp, #8
 800fd5a:	4770      	bx	lr
 800fd5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fd60:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fd64:	bf14      	ite	ne
 800fd66:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fd6a:	4623      	moveq	r3, r4
 800fd6c:	9304      	str	r3, [sp, #16]
 800fd6e:	9307      	str	r3, [sp, #28]
 800fd70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fd74:	9002      	str	r0, [sp, #8]
 800fd76:	9006      	str	r0, [sp, #24]
 800fd78:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fd7c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fd7e:	ab21      	add	r3, sp, #132	@ 0x84
 800fd80:	a902      	add	r1, sp, #8
 800fd82:	4628      	mov	r0, r5
 800fd84:	9301      	str	r3, [sp, #4]
 800fd86:	f001 fc29 	bl	80115dc <_svfiprintf_r>
 800fd8a:	1c43      	adds	r3, r0, #1
 800fd8c:	bfbc      	itt	lt
 800fd8e:	238b      	movlt	r3, #139	@ 0x8b
 800fd90:	602b      	strlt	r3, [r5, #0]
 800fd92:	2c00      	cmp	r4, #0
 800fd94:	d0dd      	beq.n	800fd52 <sniprintf+0x16>
 800fd96:	9b02      	ldr	r3, [sp, #8]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	701a      	strb	r2, [r3, #0]
 800fd9c:	e7d9      	b.n	800fd52 <sniprintf+0x16>
 800fd9e:	bf00      	nop
 800fda0:	2000015c 	.word	0x2000015c

0800fda4 <siprintf>:
 800fda4:	b40e      	push	{r1, r2, r3}
 800fda6:	b500      	push	{lr}
 800fda8:	b09c      	sub	sp, #112	@ 0x70
 800fdaa:	ab1d      	add	r3, sp, #116	@ 0x74
 800fdac:	9002      	str	r0, [sp, #8]
 800fdae:	9006      	str	r0, [sp, #24]
 800fdb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fdb4:	4809      	ldr	r0, [pc, #36]	@ (800fddc <siprintf+0x38>)
 800fdb6:	9107      	str	r1, [sp, #28]
 800fdb8:	9104      	str	r1, [sp, #16]
 800fdba:	4909      	ldr	r1, [pc, #36]	@ (800fde0 <siprintf+0x3c>)
 800fdbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdc0:	9105      	str	r1, [sp, #20]
 800fdc2:	6800      	ldr	r0, [r0, #0]
 800fdc4:	9301      	str	r3, [sp, #4]
 800fdc6:	a902      	add	r1, sp, #8
 800fdc8:	f001 fc08 	bl	80115dc <_svfiprintf_r>
 800fdcc:	9b02      	ldr	r3, [sp, #8]
 800fdce:	2200      	movs	r2, #0
 800fdd0:	701a      	strb	r2, [r3, #0]
 800fdd2:	b01c      	add	sp, #112	@ 0x70
 800fdd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fdd8:	b003      	add	sp, #12
 800fdda:	4770      	bx	lr
 800fddc:	2000015c 	.word	0x2000015c
 800fde0:	ffff0208 	.word	0xffff0208

0800fde4 <__sread>:
 800fde4:	b510      	push	{r4, lr}
 800fde6:	460c      	mov	r4, r1
 800fde8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdec:	f000 f86c 	bl	800fec8 <_read_r>
 800fdf0:	2800      	cmp	r0, #0
 800fdf2:	bfab      	itete	ge
 800fdf4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fdf6:	89a3      	ldrhlt	r3, [r4, #12]
 800fdf8:	181b      	addge	r3, r3, r0
 800fdfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fdfe:	bfac      	ite	ge
 800fe00:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fe02:	81a3      	strhlt	r3, [r4, #12]
 800fe04:	bd10      	pop	{r4, pc}

0800fe06 <__swrite>:
 800fe06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe0a:	461f      	mov	r7, r3
 800fe0c:	898b      	ldrh	r3, [r1, #12]
 800fe0e:	05db      	lsls	r3, r3, #23
 800fe10:	4605      	mov	r5, r0
 800fe12:	460c      	mov	r4, r1
 800fe14:	4616      	mov	r6, r2
 800fe16:	d505      	bpl.n	800fe24 <__swrite+0x1e>
 800fe18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe1c:	2302      	movs	r3, #2
 800fe1e:	2200      	movs	r2, #0
 800fe20:	f000 f840 	bl	800fea4 <_lseek_r>
 800fe24:	89a3      	ldrh	r3, [r4, #12]
 800fe26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fe2e:	81a3      	strh	r3, [r4, #12]
 800fe30:	4632      	mov	r2, r6
 800fe32:	463b      	mov	r3, r7
 800fe34:	4628      	mov	r0, r5
 800fe36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe3a:	f000 b857 	b.w	800feec <_write_r>

0800fe3e <__sseek>:
 800fe3e:	b510      	push	{r4, lr}
 800fe40:	460c      	mov	r4, r1
 800fe42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe46:	f000 f82d 	bl	800fea4 <_lseek_r>
 800fe4a:	1c43      	adds	r3, r0, #1
 800fe4c:	89a3      	ldrh	r3, [r4, #12]
 800fe4e:	bf15      	itete	ne
 800fe50:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fe52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fe56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fe5a:	81a3      	strheq	r3, [r4, #12]
 800fe5c:	bf18      	it	ne
 800fe5e:	81a3      	strhne	r3, [r4, #12]
 800fe60:	bd10      	pop	{r4, pc}

0800fe62 <__sclose>:
 800fe62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe66:	f000 b80d 	b.w	800fe84 <_close_r>

0800fe6a <memset>:
 800fe6a:	4402      	add	r2, r0
 800fe6c:	4603      	mov	r3, r0
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	d100      	bne.n	800fe74 <memset+0xa>
 800fe72:	4770      	bx	lr
 800fe74:	f803 1b01 	strb.w	r1, [r3], #1
 800fe78:	e7f9      	b.n	800fe6e <memset+0x4>
	...

0800fe7c <_localeconv_r>:
 800fe7c:	4800      	ldr	r0, [pc, #0]	@ (800fe80 <_localeconv_r+0x4>)
 800fe7e:	4770      	bx	lr
 800fe80:	2000029c 	.word	0x2000029c

0800fe84 <_close_r>:
 800fe84:	b538      	push	{r3, r4, r5, lr}
 800fe86:	4d06      	ldr	r5, [pc, #24]	@ (800fea0 <_close_r+0x1c>)
 800fe88:	2300      	movs	r3, #0
 800fe8a:	4604      	mov	r4, r0
 800fe8c:	4608      	mov	r0, r1
 800fe8e:	602b      	str	r3, [r5, #0]
 800fe90:	f7f6 fff4 	bl	8006e7c <_close>
 800fe94:	1c43      	adds	r3, r0, #1
 800fe96:	d102      	bne.n	800fe9e <_close_r+0x1a>
 800fe98:	682b      	ldr	r3, [r5, #0]
 800fe9a:	b103      	cbz	r3, 800fe9e <_close_r+0x1a>
 800fe9c:	6023      	str	r3, [r4, #0]
 800fe9e:	bd38      	pop	{r3, r4, r5, pc}
 800fea0:	200055e0 	.word	0x200055e0

0800fea4 <_lseek_r>:
 800fea4:	b538      	push	{r3, r4, r5, lr}
 800fea6:	4d07      	ldr	r5, [pc, #28]	@ (800fec4 <_lseek_r+0x20>)
 800fea8:	4604      	mov	r4, r0
 800feaa:	4608      	mov	r0, r1
 800feac:	4611      	mov	r1, r2
 800feae:	2200      	movs	r2, #0
 800feb0:	602a      	str	r2, [r5, #0]
 800feb2:	461a      	mov	r2, r3
 800feb4:	f7f7 f809 	bl	8006eca <_lseek>
 800feb8:	1c43      	adds	r3, r0, #1
 800feba:	d102      	bne.n	800fec2 <_lseek_r+0x1e>
 800febc:	682b      	ldr	r3, [r5, #0]
 800febe:	b103      	cbz	r3, 800fec2 <_lseek_r+0x1e>
 800fec0:	6023      	str	r3, [r4, #0]
 800fec2:	bd38      	pop	{r3, r4, r5, pc}
 800fec4:	200055e0 	.word	0x200055e0

0800fec8 <_read_r>:
 800fec8:	b538      	push	{r3, r4, r5, lr}
 800feca:	4d07      	ldr	r5, [pc, #28]	@ (800fee8 <_read_r+0x20>)
 800fecc:	4604      	mov	r4, r0
 800fece:	4608      	mov	r0, r1
 800fed0:	4611      	mov	r1, r2
 800fed2:	2200      	movs	r2, #0
 800fed4:	602a      	str	r2, [r5, #0]
 800fed6:	461a      	mov	r2, r3
 800fed8:	f7f6 ff97 	bl	8006e0a <_read>
 800fedc:	1c43      	adds	r3, r0, #1
 800fede:	d102      	bne.n	800fee6 <_read_r+0x1e>
 800fee0:	682b      	ldr	r3, [r5, #0]
 800fee2:	b103      	cbz	r3, 800fee6 <_read_r+0x1e>
 800fee4:	6023      	str	r3, [r4, #0]
 800fee6:	bd38      	pop	{r3, r4, r5, pc}
 800fee8:	200055e0 	.word	0x200055e0

0800feec <_write_r>:
 800feec:	b538      	push	{r3, r4, r5, lr}
 800feee:	4d07      	ldr	r5, [pc, #28]	@ (800ff0c <_write_r+0x20>)
 800fef0:	4604      	mov	r4, r0
 800fef2:	4608      	mov	r0, r1
 800fef4:	4611      	mov	r1, r2
 800fef6:	2200      	movs	r2, #0
 800fef8:	602a      	str	r2, [r5, #0]
 800fefa:	461a      	mov	r2, r3
 800fefc:	f7f6 ffa2 	bl	8006e44 <_write>
 800ff00:	1c43      	adds	r3, r0, #1
 800ff02:	d102      	bne.n	800ff0a <_write_r+0x1e>
 800ff04:	682b      	ldr	r3, [r5, #0]
 800ff06:	b103      	cbz	r3, 800ff0a <_write_r+0x1e>
 800ff08:	6023      	str	r3, [r4, #0]
 800ff0a:	bd38      	pop	{r3, r4, r5, pc}
 800ff0c:	200055e0 	.word	0x200055e0

0800ff10 <__errno>:
 800ff10:	4b01      	ldr	r3, [pc, #4]	@ (800ff18 <__errno+0x8>)
 800ff12:	6818      	ldr	r0, [r3, #0]
 800ff14:	4770      	bx	lr
 800ff16:	bf00      	nop
 800ff18:	2000015c 	.word	0x2000015c

0800ff1c <__libc_init_array>:
 800ff1c:	b570      	push	{r4, r5, r6, lr}
 800ff1e:	4d0d      	ldr	r5, [pc, #52]	@ (800ff54 <__libc_init_array+0x38>)
 800ff20:	4c0d      	ldr	r4, [pc, #52]	@ (800ff58 <__libc_init_array+0x3c>)
 800ff22:	1b64      	subs	r4, r4, r5
 800ff24:	10a4      	asrs	r4, r4, #2
 800ff26:	2600      	movs	r6, #0
 800ff28:	42a6      	cmp	r6, r4
 800ff2a:	d109      	bne.n	800ff40 <__libc_init_array+0x24>
 800ff2c:	4d0b      	ldr	r5, [pc, #44]	@ (800ff5c <__libc_init_array+0x40>)
 800ff2e:	4c0c      	ldr	r4, [pc, #48]	@ (800ff60 <__libc_init_array+0x44>)
 800ff30:	f002 feba 	bl	8012ca8 <_init>
 800ff34:	1b64      	subs	r4, r4, r5
 800ff36:	10a4      	asrs	r4, r4, #2
 800ff38:	2600      	movs	r6, #0
 800ff3a:	42a6      	cmp	r6, r4
 800ff3c:	d105      	bne.n	800ff4a <__libc_init_array+0x2e>
 800ff3e:	bd70      	pop	{r4, r5, r6, pc}
 800ff40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff44:	4798      	blx	r3
 800ff46:	3601      	adds	r6, #1
 800ff48:	e7ee      	b.n	800ff28 <__libc_init_array+0xc>
 800ff4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff4e:	4798      	blx	r3
 800ff50:	3601      	adds	r6, #1
 800ff52:	e7f2      	b.n	800ff3a <__libc_init_array+0x1e>
 800ff54:	080141c0 	.word	0x080141c0
 800ff58:	080141c0 	.word	0x080141c0
 800ff5c:	080141c0 	.word	0x080141c0
 800ff60:	080141c4 	.word	0x080141c4

0800ff64 <__retarget_lock_init_recursive>:
 800ff64:	4770      	bx	lr

0800ff66 <__retarget_lock_acquire_recursive>:
 800ff66:	4770      	bx	lr

0800ff68 <__retarget_lock_release_recursive>:
 800ff68:	4770      	bx	lr

0800ff6a <memcpy>:
 800ff6a:	440a      	add	r2, r1
 800ff6c:	4291      	cmp	r1, r2
 800ff6e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ff72:	d100      	bne.n	800ff76 <memcpy+0xc>
 800ff74:	4770      	bx	lr
 800ff76:	b510      	push	{r4, lr}
 800ff78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff80:	4291      	cmp	r1, r2
 800ff82:	d1f9      	bne.n	800ff78 <memcpy+0xe>
 800ff84:	bd10      	pop	{r4, pc}

0800ff86 <quorem>:
 800ff86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff8a:	6903      	ldr	r3, [r0, #16]
 800ff8c:	690c      	ldr	r4, [r1, #16]
 800ff8e:	42a3      	cmp	r3, r4
 800ff90:	4607      	mov	r7, r0
 800ff92:	db7e      	blt.n	8010092 <quorem+0x10c>
 800ff94:	3c01      	subs	r4, #1
 800ff96:	f101 0814 	add.w	r8, r1, #20
 800ff9a:	00a3      	lsls	r3, r4, #2
 800ff9c:	f100 0514 	add.w	r5, r0, #20
 800ffa0:	9300      	str	r3, [sp, #0]
 800ffa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ffa6:	9301      	str	r3, [sp, #4]
 800ffa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ffac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ffb0:	3301      	adds	r3, #1
 800ffb2:	429a      	cmp	r2, r3
 800ffb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ffb8:	fbb2 f6f3 	udiv	r6, r2, r3
 800ffbc:	d32e      	bcc.n	801001c <quorem+0x96>
 800ffbe:	f04f 0a00 	mov.w	sl, #0
 800ffc2:	46c4      	mov	ip, r8
 800ffc4:	46ae      	mov	lr, r5
 800ffc6:	46d3      	mov	fp, sl
 800ffc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ffcc:	b298      	uxth	r0, r3
 800ffce:	fb06 a000 	mla	r0, r6, r0, sl
 800ffd2:	0c02      	lsrs	r2, r0, #16
 800ffd4:	0c1b      	lsrs	r3, r3, #16
 800ffd6:	fb06 2303 	mla	r3, r6, r3, r2
 800ffda:	f8de 2000 	ldr.w	r2, [lr]
 800ffde:	b280      	uxth	r0, r0
 800ffe0:	b292      	uxth	r2, r2
 800ffe2:	1a12      	subs	r2, r2, r0
 800ffe4:	445a      	add	r2, fp
 800ffe6:	f8de 0000 	ldr.w	r0, [lr]
 800ffea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ffee:	b29b      	uxth	r3, r3
 800fff0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fff4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fff8:	b292      	uxth	r2, r2
 800fffa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fffe:	45e1      	cmp	r9, ip
 8010000:	f84e 2b04 	str.w	r2, [lr], #4
 8010004:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010008:	d2de      	bcs.n	800ffc8 <quorem+0x42>
 801000a:	9b00      	ldr	r3, [sp, #0]
 801000c:	58eb      	ldr	r3, [r5, r3]
 801000e:	b92b      	cbnz	r3, 801001c <quorem+0x96>
 8010010:	9b01      	ldr	r3, [sp, #4]
 8010012:	3b04      	subs	r3, #4
 8010014:	429d      	cmp	r5, r3
 8010016:	461a      	mov	r2, r3
 8010018:	d32f      	bcc.n	801007a <quorem+0xf4>
 801001a:	613c      	str	r4, [r7, #16]
 801001c:	4638      	mov	r0, r7
 801001e:	f001 f979 	bl	8011314 <__mcmp>
 8010022:	2800      	cmp	r0, #0
 8010024:	db25      	blt.n	8010072 <quorem+0xec>
 8010026:	4629      	mov	r1, r5
 8010028:	2000      	movs	r0, #0
 801002a:	f858 2b04 	ldr.w	r2, [r8], #4
 801002e:	f8d1 c000 	ldr.w	ip, [r1]
 8010032:	fa1f fe82 	uxth.w	lr, r2
 8010036:	fa1f f38c 	uxth.w	r3, ip
 801003a:	eba3 030e 	sub.w	r3, r3, lr
 801003e:	4403      	add	r3, r0
 8010040:	0c12      	lsrs	r2, r2, #16
 8010042:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010046:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801004a:	b29b      	uxth	r3, r3
 801004c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010050:	45c1      	cmp	r9, r8
 8010052:	f841 3b04 	str.w	r3, [r1], #4
 8010056:	ea4f 4022 	mov.w	r0, r2, asr #16
 801005a:	d2e6      	bcs.n	801002a <quorem+0xa4>
 801005c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010064:	b922      	cbnz	r2, 8010070 <quorem+0xea>
 8010066:	3b04      	subs	r3, #4
 8010068:	429d      	cmp	r5, r3
 801006a:	461a      	mov	r2, r3
 801006c:	d30b      	bcc.n	8010086 <quorem+0x100>
 801006e:	613c      	str	r4, [r7, #16]
 8010070:	3601      	adds	r6, #1
 8010072:	4630      	mov	r0, r6
 8010074:	b003      	add	sp, #12
 8010076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801007a:	6812      	ldr	r2, [r2, #0]
 801007c:	3b04      	subs	r3, #4
 801007e:	2a00      	cmp	r2, #0
 8010080:	d1cb      	bne.n	801001a <quorem+0x94>
 8010082:	3c01      	subs	r4, #1
 8010084:	e7c6      	b.n	8010014 <quorem+0x8e>
 8010086:	6812      	ldr	r2, [r2, #0]
 8010088:	3b04      	subs	r3, #4
 801008a:	2a00      	cmp	r2, #0
 801008c:	d1ef      	bne.n	801006e <quorem+0xe8>
 801008e:	3c01      	subs	r4, #1
 8010090:	e7ea      	b.n	8010068 <quorem+0xe2>
 8010092:	2000      	movs	r0, #0
 8010094:	e7ee      	b.n	8010074 <quorem+0xee>
	...

08010098 <_dtoa_r>:
 8010098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801009c:	69c7      	ldr	r7, [r0, #28]
 801009e:	b099      	sub	sp, #100	@ 0x64
 80100a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80100a4:	ec55 4b10 	vmov	r4, r5, d0
 80100a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80100aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80100ac:	4683      	mov	fp, r0
 80100ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80100b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80100b2:	b97f      	cbnz	r7, 80100d4 <_dtoa_r+0x3c>
 80100b4:	2010      	movs	r0, #16
 80100b6:	f000 fdfd 	bl	8010cb4 <malloc>
 80100ba:	4602      	mov	r2, r0
 80100bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80100c0:	b920      	cbnz	r0, 80100cc <_dtoa_r+0x34>
 80100c2:	4ba7      	ldr	r3, [pc, #668]	@ (8010360 <_dtoa_r+0x2c8>)
 80100c4:	21ef      	movs	r1, #239	@ 0xef
 80100c6:	48a7      	ldr	r0, [pc, #668]	@ (8010364 <_dtoa_r+0x2cc>)
 80100c8:	f001 fc5a 	bl	8011980 <__assert_func>
 80100cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80100d0:	6007      	str	r7, [r0, #0]
 80100d2:	60c7      	str	r7, [r0, #12]
 80100d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80100d8:	6819      	ldr	r1, [r3, #0]
 80100da:	b159      	cbz	r1, 80100f4 <_dtoa_r+0x5c>
 80100dc:	685a      	ldr	r2, [r3, #4]
 80100de:	604a      	str	r2, [r1, #4]
 80100e0:	2301      	movs	r3, #1
 80100e2:	4093      	lsls	r3, r2
 80100e4:	608b      	str	r3, [r1, #8]
 80100e6:	4658      	mov	r0, fp
 80100e8:	f000 feda 	bl	8010ea0 <_Bfree>
 80100ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80100f0:	2200      	movs	r2, #0
 80100f2:	601a      	str	r2, [r3, #0]
 80100f4:	1e2b      	subs	r3, r5, #0
 80100f6:	bfb9      	ittee	lt
 80100f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80100fc:	9303      	strlt	r3, [sp, #12]
 80100fe:	2300      	movge	r3, #0
 8010100:	6033      	strge	r3, [r6, #0]
 8010102:	9f03      	ldr	r7, [sp, #12]
 8010104:	4b98      	ldr	r3, [pc, #608]	@ (8010368 <_dtoa_r+0x2d0>)
 8010106:	bfbc      	itt	lt
 8010108:	2201      	movlt	r2, #1
 801010a:	6032      	strlt	r2, [r6, #0]
 801010c:	43bb      	bics	r3, r7
 801010e:	d112      	bne.n	8010136 <_dtoa_r+0x9e>
 8010110:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010112:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010116:	6013      	str	r3, [r2, #0]
 8010118:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801011c:	4323      	orrs	r3, r4
 801011e:	f000 854d 	beq.w	8010bbc <_dtoa_r+0xb24>
 8010122:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010124:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801037c <_dtoa_r+0x2e4>
 8010128:	2b00      	cmp	r3, #0
 801012a:	f000 854f 	beq.w	8010bcc <_dtoa_r+0xb34>
 801012e:	f10a 0303 	add.w	r3, sl, #3
 8010132:	f000 bd49 	b.w	8010bc8 <_dtoa_r+0xb30>
 8010136:	ed9d 7b02 	vldr	d7, [sp, #8]
 801013a:	2200      	movs	r2, #0
 801013c:	ec51 0b17 	vmov	r0, r1, d7
 8010140:	2300      	movs	r3, #0
 8010142:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010146:	f7f0 fcbf 	bl	8000ac8 <__aeabi_dcmpeq>
 801014a:	4680      	mov	r8, r0
 801014c:	b158      	cbz	r0, 8010166 <_dtoa_r+0xce>
 801014e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010150:	2301      	movs	r3, #1
 8010152:	6013      	str	r3, [r2, #0]
 8010154:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010156:	b113      	cbz	r3, 801015e <_dtoa_r+0xc6>
 8010158:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801015a:	4b84      	ldr	r3, [pc, #528]	@ (801036c <_dtoa_r+0x2d4>)
 801015c:	6013      	str	r3, [r2, #0]
 801015e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010380 <_dtoa_r+0x2e8>
 8010162:	f000 bd33 	b.w	8010bcc <_dtoa_r+0xb34>
 8010166:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801016a:	aa16      	add	r2, sp, #88	@ 0x58
 801016c:	a917      	add	r1, sp, #92	@ 0x5c
 801016e:	4658      	mov	r0, fp
 8010170:	f001 f980 	bl	8011474 <__d2b>
 8010174:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010178:	4681      	mov	r9, r0
 801017a:	2e00      	cmp	r6, #0
 801017c:	d077      	beq.n	801026e <_dtoa_r+0x1d6>
 801017e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010180:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801018c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010190:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010194:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010198:	4619      	mov	r1, r3
 801019a:	2200      	movs	r2, #0
 801019c:	4b74      	ldr	r3, [pc, #464]	@ (8010370 <_dtoa_r+0x2d8>)
 801019e:	f7f0 f873 	bl	8000288 <__aeabi_dsub>
 80101a2:	a369      	add	r3, pc, #420	@ (adr r3, 8010348 <_dtoa_r+0x2b0>)
 80101a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a8:	f7f0 fa26 	bl	80005f8 <__aeabi_dmul>
 80101ac:	a368      	add	r3, pc, #416	@ (adr r3, 8010350 <_dtoa_r+0x2b8>)
 80101ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101b2:	f7f0 f86b 	bl	800028c <__adddf3>
 80101b6:	4604      	mov	r4, r0
 80101b8:	4630      	mov	r0, r6
 80101ba:	460d      	mov	r5, r1
 80101bc:	f7f0 f9b2 	bl	8000524 <__aeabi_i2d>
 80101c0:	a365      	add	r3, pc, #404	@ (adr r3, 8010358 <_dtoa_r+0x2c0>)
 80101c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101c6:	f7f0 fa17 	bl	80005f8 <__aeabi_dmul>
 80101ca:	4602      	mov	r2, r0
 80101cc:	460b      	mov	r3, r1
 80101ce:	4620      	mov	r0, r4
 80101d0:	4629      	mov	r1, r5
 80101d2:	f7f0 f85b 	bl	800028c <__adddf3>
 80101d6:	4604      	mov	r4, r0
 80101d8:	460d      	mov	r5, r1
 80101da:	f7f0 fcbd 	bl	8000b58 <__aeabi_d2iz>
 80101de:	2200      	movs	r2, #0
 80101e0:	4607      	mov	r7, r0
 80101e2:	2300      	movs	r3, #0
 80101e4:	4620      	mov	r0, r4
 80101e6:	4629      	mov	r1, r5
 80101e8:	f7f0 fc78 	bl	8000adc <__aeabi_dcmplt>
 80101ec:	b140      	cbz	r0, 8010200 <_dtoa_r+0x168>
 80101ee:	4638      	mov	r0, r7
 80101f0:	f7f0 f998 	bl	8000524 <__aeabi_i2d>
 80101f4:	4622      	mov	r2, r4
 80101f6:	462b      	mov	r3, r5
 80101f8:	f7f0 fc66 	bl	8000ac8 <__aeabi_dcmpeq>
 80101fc:	b900      	cbnz	r0, 8010200 <_dtoa_r+0x168>
 80101fe:	3f01      	subs	r7, #1
 8010200:	2f16      	cmp	r7, #22
 8010202:	d851      	bhi.n	80102a8 <_dtoa_r+0x210>
 8010204:	4b5b      	ldr	r3, [pc, #364]	@ (8010374 <_dtoa_r+0x2dc>)
 8010206:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010212:	f7f0 fc63 	bl	8000adc <__aeabi_dcmplt>
 8010216:	2800      	cmp	r0, #0
 8010218:	d048      	beq.n	80102ac <_dtoa_r+0x214>
 801021a:	3f01      	subs	r7, #1
 801021c:	2300      	movs	r3, #0
 801021e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010220:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010222:	1b9b      	subs	r3, r3, r6
 8010224:	1e5a      	subs	r2, r3, #1
 8010226:	bf44      	itt	mi
 8010228:	f1c3 0801 	rsbmi	r8, r3, #1
 801022c:	2300      	movmi	r3, #0
 801022e:	9208      	str	r2, [sp, #32]
 8010230:	bf54      	ite	pl
 8010232:	f04f 0800 	movpl.w	r8, #0
 8010236:	9308      	strmi	r3, [sp, #32]
 8010238:	2f00      	cmp	r7, #0
 801023a:	db39      	blt.n	80102b0 <_dtoa_r+0x218>
 801023c:	9b08      	ldr	r3, [sp, #32]
 801023e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010240:	443b      	add	r3, r7
 8010242:	9308      	str	r3, [sp, #32]
 8010244:	2300      	movs	r3, #0
 8010246:	930a      	str	r3, [sp, #40]	@ 0x28
 8010248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801024a:	2b09      	cmp	r3, #9
 801024c:	d864      	bhi.n	8010318 <_dtoa_r+0x280>
 801024e:	2b05      	cmp	r3, #5
 8010250:	bfc4      	itt	gt
 8010252:	3b04      	subgt	r3, #4
 8010254:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010258:	f1a3 0302 	sub.w	r3, r3, #2
 801025c:	bfcc      	ite	gt
 801025e:	2400      	movgt	r4, #0
 8010260:	2401      	movle	r4, #1
 8010262:	2b03      	cmp	r3, #3
 8010264:	d863      	bhi.n	801032e <_dtoa_r+0x296>
 8010266:	e8df f003 	tbb	[pc, r3]
 801026a:	372a      	.short	0x372a
 801026c:	5535      	.short	0x5535
 801026e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010272:	441e      	add	r6, r3
 8010274:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010278:	2b20      	cmp	r3, #32
 801027a:	bfc1      	itttt	gt
 801027c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010280:	409f      	lslgt	r7, r3
 8010282:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010286:	fa24 f303 	lsrgt.w	r3, r4, r3
 801028a:	bfd6      	itet	le
 801028c:	f1c3 0320 	rsble	r3, r3, #32
 8010290:	ea47 0003 	orrgt.w	r0, r7, r3
 8010294:	fa04 f003 	lslle.w	r0, r4, r3
 8010298:	f7f0 f934 	bl	8000504 <__aeabi_ui2d>
 801029c:	2201      	movs	r2, #1
 801029e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80102a2:	3e01      	subs	r6, #1
 80102a4:	9214      	str	r2, [sp, #80]	@ 0x50
 80102a6:	e777      	b.n	8010198 <_dtoa_r+0x100>
 80102a8:	2301      	movs	r3, #1
 80102aa:	e7b8      	b.n	801021e <_dtoa_r+0x186>
 80102ac:	9012      	str	r0, [sp, #72]	@ 0x48
 80102ae:	e7b7      	b.n	8010220 <_dtoa_r+0x188>
 80102b0:	427b      	negs	r3, r7
 80102b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80102b4:	2300      	movs	r3, #0
 80102b6:	eba8 0807 	sub.w	r8, r8, r7
 80102ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80102bc:	e7c4      	b.n	8010248 <_dtoa_r+0x1b0>
 80102be:	2300      	movs	r3, #0
 80102c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80102c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	dc35      	bgt.n	8010334 <_dtoa_r+0x29c>
 80102c8:	2301      	movs	r3, #1
 80102ca:	9300      	str	r3, [sp, #0]
 80102cc:	9307      	str	r3, [sp, #28]
 80102ce:	461a      	mov	r2, r3
 80102d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80102d2:	e00b      	b.n	80102ec <_dtoa_r+0x254>
 80102d4:	2301      	movs	r3, #1
 80102d6:	e7f3      	b.n	80102c0 <_dtoa_r+0x228>
 80102d8:	2300      	movs	r3, #0
 80102da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80102dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80102de:	18fb      	adds	r3, r7, r3
 80102e0:	9300      	str	r3, [sp, #0]
 80102e2:	3301      	adds	r3, #1
 80102e4:	2b01      	cmp	r3, #1
 80102e6:	9307      	str	r3, [sp, #28]
 80102e8:	bfb8      	it	lt
 80102ea:	2301      	movlt	r3, #1
 80102ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 80102f0:	2100      	movs	r1, #0
 80102f2:	2204      	movs	r2, #4
 80102f4:	f102 0514 	add.w	r5, r2, #20
 80102f8:	429d      	cmp	r5, r3
 80102fa:	d91f      	bls.n	801033c <_dtoa_r+0x2a4>
 80102fc:	6041      	str	r1, [r0, #4]
 80102fe:	4658      	mov	r0, fp
 8010300:	f000 fd8e 	bl	8010e20 <_Balloc>
 8010304:	4682      	mov	sl, r0
 8010306:	2800      	cmp	r0, #0
 8010308:	d13c      	bne.n	8010384 <_dtoa_r+0x2ec>
 801030a:	4b1b      	ldr	r3, [pc, #108]	@ (8010378 <_dtoa_r+0x2e0>)
 801030c:	4602      	mov	r2, r0
 801030e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010312:	e6d8      	b.n	80100c6 <_dtoa_r+0x2e>
 8010314:	2301      	movs	r3, #1
 8010316:	e7e0      	b.n	80102da <_dtoa_r+0x242>
 8010318:	2401      	movs	r4, #1
 801031a:	2300      	movs	r3, #0
 801031c:	9309      	str	r3, [sp, #36]	@ 0x24
 801031e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010320:	f04f 33ff 	mov.w	r3, #4294967295
 8010324:	9300      	str	r3, [sp, #0]
 8010326:	9307      	str	r3, [sp, #28]
 8010328:	2200      	movs	r2, #0
 801032a:	2312      	movs	r3, #18
 801032c:	e7d0      	b.n	80102d0 <_dtoa_r+0x238>
 801032e:	2301      	movs	r3, #1
 8010330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010332:	e7f5      	b.n	8010320 <_dtoa_r+0x288>
 8010334:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010336:	9300      	str	r3, [sp, #0]
 8010338:	9307      	str	r3, [sp, #28]
 801033a:	e7d7      	b.n	80102ec <_dtoa_r+0x254>
 801033c:	3101      	adds	r1, #1
 801033e:	0052      	lsls	r2, r2, #1
 8010340:	e7d8      	b.n	80102f4 <_dtoa_r+0x25c>
 8010342:	bf00      	nop
 8010344:	f3af 8000 	nop.w
 8010348:	636f4361 	.word	0x636f4361
 801034c:	3fd287a7 	.word	0x3fd287a7
 8010350:	8b60c8b3 	.word	0x8b60c8b3
 8010354:	3fc68a28 	.word	0x3fc68a28
 8010358:	509f79fb 	.word	0x509f79fb
 801035c:	3fd34413 	.word	0x3fd34413
 8010360:	08013b9a 	.word	0x08013b9a
 8010364:	08013bb1 	.word	0x08013bb1
 8010368:	7ff00000 	.word	0x7ff00000
 801036c:	08013b6a 	.word	0x08013b6a
 8010370:	3ff80000 	.word	0x3ff80000
 8010374:	08013ca8 	.word	0x08013ca8
 8010378:	08013c09 	.word	0x08013c09
 801037c:	08013b96 	.word	0x08013b96
 8010380:	08013b69 	.word	0x08013b69
 8010384:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010388:	6018      	str	r0, [r3, #0]
 801038a:	9b07      	ldr	r3, [sp, #28]
 801038c:	2b0e      	cmp	r3, #14
 801038e:	f200 80a4 	bhi.w	80104da <_dtoa_r+0x442>
 8010392:	2c00      	cmp	r4, #0
 8010394:	f000 80a1 	beq.w	80104da <_dtoa_r+0x442>
 8010398:	2f00      	cmp	r7, #0
 801039a:	dd33      	ble.n	8010404 <_dtoa_r+0x36c>
 801039c:	4bad      	ldr	r3, [pc, #692]	@ (8010654 <_dtoa_r+0x5bc>)
 801039e:	f007 020f 	and.w	r2, r7, #15
 80103a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103a6:	ed93 7b00 	vldr	d7, [r3]
 80103aa:	05f8      	lsls	r0, r7, #23
 80103ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 80103b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80103b4:	d516      	bpl.n	80103e4 <_dtoa_r+0x34c>
 80103b6:	4ba8      	ldr	r3, [pc, #672]	@ (8010658 <_dtoa_r+0x5c0>)
 80103b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80103c0:	f7f0 fa44 	bl	800084c <__aeabi_ddiv>
 80103c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80103c8:	f004 040f 	and.w	r4, r4, #15
 80103cc:	2603      	movs	r6, #3
 80103ce:	4da2      	ldr	r5, [pc, #648]	@ (8010658 <_dtoa_r+0x5c0>)
 80103d0:	b954      	cbnz	r4, 80103e8 <_dtoa_r+0x350>
 80103d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103da:	f7f0 fa37 	bl	800084c <__aeabi_ddiv>
 80103de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80103e2:	e028      	b.n	8010436 <_dtoa_r+0x39e>
 80103e4:	2602      	movs	r6, #2
 80103e6:	e7f2      	b.n	80103ce <_dtoa_r+0x336>
 80103e8:	07e1      	lsls	r1, r4, #31
 80103ea:	d508      	bpl.n	80103fe <_dtoa_r+0x366>
 80103ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80103f4:	f7f0 f900 	bl	80005f8 <__aeabi_dmul>
 80103f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80103fc:	3601      	adds	r6, #1
 80103fe:	1064      	asrs	r4, r4, #1
 8010400:	3508      	adds	r5, #8
 8010402:	e7e5      	b.n	80103d0 <_dtoa_r+0x338>
 8010404:	f000 80d2 	beq.w	80105ac <_dtoa_r+0x514>
 8010408:	427c      	negs	r4, r7
 801040a:	4b92      	ldr	r3, [pc, #584]	@ (8010654 <_dtoa_r+0x5bc>)
 801040c:	4d92      	ldr	r5, [pc, #584]	@ (8010658 <_dtoa_r+0x5c0>)
 801040e:	f004 020f 	and.w	r2, r4, #15
 8010412:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801041a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801041e:	f7f0 f8eb 	bl	80005f8 <__aeabi_dmul>
 8010422:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010426:	1124      	asrs	r4, r4, #4
 8010428:	2300      	movs	r3, #0
 801042a:	2602      	movs	r6, #2
 801042c:	2c00      	cmp	r4, #0
 801042e:	f040 80b2 	bne.w	8010596 <_dtoa_r+0x4fe>
 8010432:	2b00      	cmp	r3, #0
 8010434:	d1d3      	bne.n	80103de <_dtoa_r+0x346>
 8010436:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010438:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801043c:	2b00      	cmp	r3, #0
 801043e:	f000 80b7 	beq.w	80105b0 <_dtoa_r+0x518>
 8010442:	4b86      	ldr	r3, [pc, #536]	@ (801065c <_dtoa_r+0x5c4>)
 8010444:	2200      	movs	r2, #0
 8010446:	4620      	mov	r0, r4
 8010448:	4629      	mov	r1, r5
 801044a:	f7f0 fb47 	bl	8000adc <__aeabi_dcmplt>
 801044e:	2800      	cmp	r0, #0
 8010450:	f000 80ae 	beq.w	80105b0 <_dtoa_r+0x518>
 8010454:	9b07      	ldr	r3, [sp, #28]
 8010456:	2b00      	cmp	r3, #0
 8010458:	f000 80aa 	beq.w	80105b0 <_dtoa_r+0x518>
 801045c:	9b00      	ldr	r3, [sp, #0]
 801045e:	2b00      	cmp	r3, #0
 8010460:	dd37      	ble.n	80104d2 <_dtoa_r+0x43a>
 8010462:	1e7b      	subs	r3, r7, #1
 8010464:	9304      	str	r3, [sp, #16]
 8010466:	4620      	mov	r0, r4
 8010468:	4b7d      	ldr	r3, [pc, #500]	@ (8010660 <_dtoa_r+0x5c8>)
 801046a:	2200      	movs	r2, #0
 801046c:	4629      	mov	r1, r5
 801046e:	f7f0 f8c3 	bl	80005f8 <__aeabi_dmul>
 8010472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010476:	9c00      	ldr	r4, [sp, #0]
 8010478:	3601      	adds	r6, #1
 801047a:	4630      	mov	r0, r6
 801047c:	f7f0 f852 	bl	8000524 <__aeabi_i2d>
 8010480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010484:	f7f0 f8b8 	bl	80005f8 <__aeabi_dmul>
 8010488:	4b76      	ldr	r3, [pc, #472]	@ (8010664 <_dtoa_r+0x5cc>)
 801048a:	2200      	movs	r2, #0
 801048c:	f7ef fefe 	bl	800028c <__adddf3>
 8010490:	4605      	mov	r5, r0
 8010492:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010496:	2c00      	cmp	r4, #0
 8010498:	f040 808d 	bne.w	80105b6 <_dtoa_r+0x51e>
 801049c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104a0:	4b71      	ldr	r3, [pc, #452]	@ (8010668 <_dtoa_r+0x5d0>)
 80104a2:	2200      	movs	r2, #0
 80104a4:	f7ef fef0 	bl	8000288 <__aeabi_dsub>
 80104a8:	4602      	mov	r2, r0
 80104aa:	460b      	mov	r3, r1
 80104ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104b0:	462a      	mov	r2, r5
 80104b2:	4633      	mov	r3, r6
 80104b4:	f7f0 fb30 	bl	8000b18 <__aeabi_dcmpgt>
 80104b8:	2800      	cmp	r0, #0
 80104ba:	f040 828b 	bne.w	80109d4 <_dtoa_r+0x93c>
 80104be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104c2:	462a      	mov	r2, r5
 80104c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80104c8:	f7f0 fb08 	bl	8000adc <__aeabi_dcmplt>
 80104cc:	2800      	cmp	r0, #0
 80104ce:	f040 8128 	bne.w	8010722 <_dtoa_r+0x68a>
 80104d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80104d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80104da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80104dc:	2b00      	cmp	r3, #0
 80104de:	f2c0 815a 	blt.w	8010796 <_dtoa_r+0x6fe>
 80104e2:	2f0e      	cmp	r7, #14
 80104e4:	f300 8157 	bgt.w	8010796 <_dtoa_r+0x6fe>
 80104e8:	4b5a      	ldr	r3, [pc, #360]	@ (8010654 <_dtoa_r+0x5bc>)
 80104ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80104ee:	ed93 7b00 	vldr	d7, [r3]
 80104f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	ed8d 7b00 	vstr	d7, [sp]
 80104fa:	da03      	bge.n	8010504 <_dtoa_r+0x46c>
 80104fc:	9b07      	ldr	r3, [sp, #28]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	f340 8101 	ble.w	8010706 <_dtoa_r+0x66e>
 8010504:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010508:	4656      	mov	r6, sl
 801050a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801050e:	4620      	mov	r0, r4
 8010510:	4629      	mov	r1, r5
 8010512:	f7f0 f99b 	bl	800084c <__aeabi_ddiv>
 8010516:	f7f0 fb1f 	bl	8000b58 <__aeabi_d2iz>
 801051a:	4680      	mov	r8, r0
 801051c:	f7f0 f802 	bl	8000524 <__aeabi_i2d>
 8010520:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010524:	f7f0 f868 	bl	80005f8 <__aeabi_dmul>
 8010528:	4602      	mov	r2, r0
 801052a:	460b      	mov	r3, r1
 801052c:	4620      	mov	r0, r4
 801052e:	4629      	mov	r1, r5
 8010530:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010534:	f7ef fea8 	bl	8000288 <__aeabi_dsub>
 8010538:	f806 4b01 	strb.w	r4, [r6], #1
 801053c:	9d07      	ldr	r5, [sp, #28]
 801053e:	eba6 040a 	sub.w	r4, r6, sl
 8010542:	42a5      	cmp	r5, r4
 8010544:	4602      	mov	r2, r0
 8010546:	460b      	mov	r3, r1
 8010548:	f040 8117 	bne.w	801077a <_dtoa_r+0x6e2>
 801054c:	f7ef fe9e 	bl	800028c <__adddf3>
 8010550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010554:	4604      	mov	r4, r0
 8010556:	460d      	mov	r5, r1
 8010558:	f7f0 fade 	bl	8000b18 <__aeabi_dcmpgt>
 801055c:	2800      	cmp	r0, #0
 801055e:	f040 80f9 	bne.w	8010754 <_dtoa_r+0x6bc>
 8010562:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010566:	4620      	mov	r0, r4
 8010568:	4629      	mov	r1, r5
 801056a:	f7f0 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 801056e:	b118      	cbz	r0, 8010578 <_dtoa_r+0x4e0>
 8010570:	f018 0f01 	tst.w	r8, #1
 8010574:	f040 80ee 	bne.w	8010754 <_dtoa_r+0x6bc>
 8010578:	4649      	mov	r1, r9
 801057a:	4658      	mov	r0, fp
 801057c:	f000 fc90 	bl	8010ea0 <_Bfree>
 8010580:	2300      	movs	r3, #0
 8010582:	7033      	strb	r3, [r6, #0]
 8010584:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010586:	3701      	adds	r7, #1
 8010588:	601f      	str	r7, [r3, #0]
 801058a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801058c:	2b00      	cmp	r3, #0
 801058e:	f000 831d 	beq.w	8010bcc <_dtoa_r+0xb34>
 8010592:	601e      	str	r6, [r3, #0]
 8010594:	e31a      	b.n	8010bcc <_dtoa_r+0xb34>
 8010596:	07e2      	lsls	r2, r4, #31
 8010598:	d505      	bpl.n	80105a6 <_dtoa_r+0x50e>
 801059a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801059e:	f7f0 f82b 	bl	80005f8 <__aeabi_dmul>
 80105a2:	3601      	adds	r6, #1
 80105a4:	2301      	movs	r3, #1
 80105a6:	1064      	asrs	r4, r4, #1
 80105a8:	3508      	adds	r5, #8
 80105aa:	e73f      	b.n	801042c <_dtoa_r+0x394>
 80105ac:	2602      	movs	r6, #2
 80105ae:	e742      	b.n	8010436 <_dtoa_r+0x39e>
 80105b0:	9c07      	ldr	r4, [sp, #28]
 80105b2:	9704      	str	r7, [sp, #16]
 80105b4:	e761      	b.n	801047a <_dtoa_r+0x3e2>
 80105b6:	4b27      	ldr	r3, [pc, #156]	@ (8010654 <_dtoa_r+0x5bc>)
 80105b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80105ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80105be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80105c2:	4454      	add	r4, sl
 80105c4:	2900      	cmp	r1, #0
 80105c6:	d053      	beq.n	8010670 <_dtoa_r+0x5d8>
 80105c8:	4928      	ldr	r1, [pc, #160]	@ (801066c <_dtoa_r+0x5d4>)
 80105ca:	2000      	movs	r0, #0
 80105cc:	f7f0 f93e 	bl	800084c <__aeabi_ddiv>
 80105d0:	4633      	mov	r3, r6
 80105d2:	462a      	mov	r2, r5
 80105d4:	f7ef fe58 	bl	8000288 <__aeabi_dsub>
 80105d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80105dc:	4656      	mov	r6, sl
 80105de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105e2:	f7f0 fab9 	bl	8000b58 <__aeabi_d2iz>
 80105e6:	4605      	mov	r5, r0
 80105e8:	f7ef ff9c 	bl	8000524 <__aeabi_i2d>
 80105ec:	4602      	mov	r2, r0
 80105ee:	460b      	mov	r3, r1
 80105f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105f4:	f7ef fe48 	bl	8000288 <__aeabi_dsub>
 80105f8:	3530      	adds	r5, #48	@ 0x30
 80105fa:	4602      	mov	r2, r0
 80105fc:	460b      	mov	r3, r1
 80105fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010602:	f806 5b01 	strb.w	r5, [r6], #1
 8010606:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801060a:	f7f0 fa67 	bl	8000adc <__aeabi_dcmplt>
 801060e:	2800      	cmp	r0, #0
 8010610:	d171      	bne.n	80106f6 <_dtoa_r+0x65e>
 8010612:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010616:	4911      	ldr	r1, [pc, #68]	@ (801065c <_dtoa_r+0x5c4>)
 8010618:	2000      	movs	r0, #0
 801061a:	f7ef fe35 	bl	8000288 <__aeabi_dsub>
 801061e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010622:	f7f0 fa5b 	bl	8000adc <__aeabi_dcmplt>
 8010626:	2800      	cmp	r0, #0
 8010628:	f040 8095 	bne.w	8010756 <_dtoa_r+0x6be>
 801062c:	42a6      	cmp	r6, r4
 801062e:	f43f af50 	beq.w	80104d2 <_dtoa_r+0x43a>
 8010632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010636:	4b0a      	ldr	r3, [pc, #40]	@ (8010660 <_dtoa_r+0x5c8>)
 8010638:	2200      	movs	r2, #0
 801063a:	f7ef ffdd 	bl	80005f8 <__aeabi_dmul>
 801063e:	4b08      	ldr	r3, [pc, #32]	@ (8010660 <_dtoa_r+0x5c8>)
 8010640:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010644:	2200      	movs	r2, #0
 8010646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801064a:	f7ef ffd5 	bl	80005f8 <__aeabi_dmul>
 801064e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010652:	e7c4      	b.n	80105de <_dtoa_r+0x546>
 8010654:	08013ca8 	.word	0x08013ca8
 8010658:	08013c80 	.word	0x08013c80
 801065c:	3ff00000 	.word	0x3ff00000
 8010660:	40240000 	.word	0x40240000
 8010664:	401c0000 	.word	0x401c0000
 8010668:	40140000 	.word	0x40140000
 801066c:	3fe00000 	.word	0x3fe00000
 8010670:	4631      	mov	r1, r6
 8010672:	4628      	mov	r0, r5
 8010674:	f7ef ffc0 	bl	80005f8 <__aeabi_dmul>
 8010678:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801067c:	9415      	str	r4, [sp, #84]	@ 0x54
 801067e:	4656      	mov	r6, sl
 8010680:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010684:	f7f0 fa68 	bl	8000b58 <__aeabi_d2iz>
 8010688:	4605      	mov	r5, r0
 801068a:	f7ef ff4b 	bl	8000524 <__aeabi_i2d>
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010696:	f7ef fdf7 	bl	8000288 <__aeabi_dsub>
 801069a:	3530      	adds	r5, #48	@ 0x30
 801069c:	f806 5b01 	strb.w	r5, [r6], #1
 80106a0:	4602      	mov	r2, r0
 80106a2:	460b      	mov	r3, r1
 80106a4:	42a6      	cmp	r6, r4
 80106a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80106aa:	f04f 0200 	mov.w	r2, #0
 80106ae:	d124      	bne.n	80106fa <_dtoa_r+0x662>
 80106b0:	4bac      	ldr	r3, [pc, #688]	@ (8010964 <_dtoa_r+0x8cc>)
 80106b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80106b6:	f7ef fde9 	bl	800028c <__adddf3>
 80106ba:	4602      	mov	r2, r0
 80106bc:	460b      	mov	r3, r1
 80106be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106c2:	f7f0 fa29 	bl	8000b18 <__aeabi_dcmpgt>
 80106c6:	2800      	cmp	r0, #0
 80106c8:	d145      	bne.n	8010756 <_dtoa_r+0x6be>
 80106ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80106ce:	49a5      	ldr	r1, [pc, #660]	@ (8010964 <_dtoa_r+0x8cc>)
 80106d0:	2000      	movs	r0, #0
 80106d2:	f7ef fdd9 	bl	8000288 <__aeabi_dsub>
 80106d6:	4602      	mov	r2, r0
 80106d8:	460b      	mov	r3, r1
 80106da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106de:	f7f0 f9fd 	bl	8000adc <__aeabi_dcmplt>
 80106e2:	2800      	cmp	r0, #0
 80106e4:	f43f aef5 	beq.w	80104d2 <_dtoa_r+0x43a>
 80106e8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80106ea:	1e73      	subs	r3, r6, #1
 80106ec:	9315      	str	r3, [sp, #84]	@ 0x54
 80106ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80106f2:	2b30      	cmp	r3, #48	@ 0x30
 80106f4:	d0f8      	beq.n	80106e8 <_dtoa_r+0x650>
 80106f6:	9f04      	ldr	r7, [sp, #16]
 80106f8:	e73e      	b.n	8010578 <_dtoa_r+0x4e0>
 80106fa:	4b9b      	ldr	r3, [pc, #620]	@ (8010968 <_dtoa_r+0x8d0>)
 80106fc:	f7ef ff7c 	bl	80005f8 <__aeabi_dmul>
 8010700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010704:	e7bc      	b.n	8010680 <_dtoa_r+0x5e8>
 8010706:	d10c      	bne.n	8010722 <_dtoa_r+0x68a>
 8010708:	4b98      	ldr	r3, [pc, #608]	@ (801096c <_dtoa_r+0x8d4>)
 801070a:	2200      	movs	r2, #0
 801070c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010710:	f7ef ff72 	bl	80005f8 <__aeabi_dmul>
 8010714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010718:	f7f0 f9f4 	bl	8000b04 <__aeabi_dcmpge>
 801071c:	2800      	cmp	r0, #0
 801071e:	f000 8157 	beq.w	80109d0 <_dtoa_r+0x938>
 8010722:	2400      	movs	r4, #0
 8010724:	4625      	mov	r5, r4
 8010726:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010728:	43db      	mvns	r3, r3
 801072a:	9304      	str	r3, [sp, #16]
 801072c:	4656      	mov	r6, sl
 801072e:	2700      	movs	r7, #0
 8010730:	4621      	mov	r1, r4
 8010732:	4658      	mov	r0, fp
 8010734:	f000 fbb4 	bl	8010ea0 <_Bfree>
 8010738:	2d00      	cmp	r5, #0
 801073a:	d0dc      	beq.n	80106f6 <_dtoa_r+0x65e>
 801073c:	b12f      	cbz	r7, 801074a <_dtoa_r+0x6b2>
 801073e:	42af      	cmp	r7, r5
 8010740:	d003      	beq.n	801074a <_dtoa_r+0x6b2>
 8010742:	4639      	mov	r1, r7
 8010744:	4658      	mov	r0, fp
 8010746:	f000 fbab 	bl	8010ea0 <_Bfree>
 801074a:	4629      	mov	r1, r5
 801074c:	4658      	mov	r0, fp
 801074e:	f000 fba7 	bl	8010ea0 <_Bfree>
 8010752:	e7d0      	b.n	80106f6 <_dtoa_r+0x65e>
 8010754:	9704      	str	r7, [sp, #16]
 8010756:	4633      	mov	r3, r6
 8010758:	461e      	mov	r6, r3
 801075a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801075e:	2a39      	cmp	r2, #57	@ 0x39
 8010760:	d107      	bne.n	8010772 <_dtoa_r+0x6da>
 8010762:	459a      	cmp	sl, r3
 8010764:	d1f8      	bne.n	8010758 <_dtoa_r+0x6c0>
 8010766:	9a04      	ldr	r2, [sp, #16]
 8010768:	3201      	adds	r2, #1
 801076a:	9204      	str	r2, [sp, #16]
 801076c:	2230      	movs	r2, #48	@ 0x30
 801076e:	f88a 2000 	strb.w	r2, [sl]
 8010772:	781a      	ldrb	r2, [r3, #0]
 8010774:	3201      	adds	r2, #1
 8010776:	701a      	strb	r2, [r3, #0]
 8010778:	e7bd      	b.n	80106f6 <_dtoa_r+0x65e>
 801077a:	4b7b      	ldr	r3, [pc, #492]	@ (8010968 <_dtoa_r+0x8d0>)
 801077c:	2200      	movs	r2, #0
 801077e:	f7ef ff3b 	bl	80005f8 <__aeabi_dmul>
 8010782:	2200      	movs	r2, #0
 8010784:	2300      	movs	r3, #0
 8010786:	4604      	mov	r4, r0
 8010788:	460d      	mov	r5, r1
 801078a:	f7f0 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 801078e:	2800      	cmp	r0, #0
 8010790:	f43f aebb 	beq.w	801050a <_dtoa_r+0x472>
 8010794:	e6f0      	b.n	8010578 <_dtoa_r+0x4e0>
 8010796:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010798:	2a00      	cmp	r2, #0
 801079a:	f000 80db 	beq.w	8010954 <_dtoa_r+0x8bc>
 801079e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107a0:	2a01      	cmp	r2, #1
 80107a2:	f300 80bf 	bgt.w	8010924 <_dtoa_r+0x88c>
 80107a6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80107a8:	2a00      	cmp	r2, #0
 80107aa:	f000 80b7 	beq.w	801091c <_dtoa_r+0x884>
 80107ae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80107b2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80107b4:	4646      	mov	r6, r8
 80107b6:	9a08      	ldr	r2, [sp, #32]
 80107b8:	2101      	movs	r1, #1
 80107ba:	441a      	add	r2, r3
 80107bc:	4658      	mov	r0, fp
 80107be:	4498      	add	r8, r3
 80107c0:	9208      	str	r2, [sp, #32]
 80107c2:	f000 fc21 	bl	8011008 <__i2b>
 80107c6:	4605      	mov	r5, r0
 80107c8:	b15e      	cbz	r6, 80107e2 <_dtoa_r+0x74a>
 80107ca:	9b08      	ldr	r3, [sp, #32]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	dd08      	ble.n	80107e2 <_dtoa_r+0x74a>
 80107d0:	42b3      	cmp	r3, r6
 80107d2:	9a08      	ldr	r2, [sp, #32]
 80107d4:	bfa8      	it	ge
 80107d6:	4633      	movge	r3, r6
 80107d8:	eba8 0803 	sub.w	r8, r8, r3
 80107dc:	1af6      	subs	r6, r6, r3
 80107de:	1ad3      	subs	r3, r2, r3
 80107e0:	9308      	str	r3, [sp, #32]
 80107e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107e4:	b1f3      	cbz	r3, 8010824 <_dtoa_r+0x78c>
 80107e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	f000 80b7 	beq.w	801095c <_dtoa_r+0x8c4>
 80107ee:	b18c      	cbz	r4, 8010814 <_dtoa_r+0x77c>
 80107f0:	4629      	mov	r1, r5
 80107f2:	4622      	mov	r2, r4
 80107f4:	4658      	mov	r0, fp
 80107f6:	f000 fcc7 	bl	8011188 <__pow5mult>
 80107fa:	464a      	mov	r2, r9
 80107fc:	4601      	mov	r1, r0
 80107fe:	4605      	mov	r5, r0
 8010800:	4658      	mov	r0, fp
 8010802:	f000 fc17 	bl	8011034 <__multiply>
 8010806:	4649      	mov	r1, r9
 8010808:	9004      	str	r0, [sp, #16]
 801080a:	4658      	mov	r0, fp
 801080c:	f000 fb48 	bl	8010ea0 <_Bfree>
 8010810:	9b04      	ldr	r3, [sp, #16]
 8010812:	4699      	mov	r9, r3
 8010814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010816:	1b1a      	subs	r2, r3, r4
 8010818:	d004      	beq.n	8010824 <_dtoa_r+0x78c>
 801081a:	4649      	mov	r1, r9
 801081c:	4658      	mov	r0, fp
 801081e:	f000 fcb3 	bl	8011188 <__pow5mult>
 8010822:	4681      	mov	r9, r0
 8010824:	2101      	movs	r1, #1
 8010826:	4658      	mov	r0, fp
 8010828:	f000 fbee 	bl	8011008 <__i2b>
 801082c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801082e:	4604      	mov	r4, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	f000 81cf 	beq.w	8010bd4 <_dtoa_r+0xb3c>
 8010836:	461a      	mov	r2, r3
 8010838:	4601      	mov	r1, r0
 801083a:	4658      	mov	r0, fp
 801083c:	f000 fca4 	bl	8011188 <__pow5mult>
 8010840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010842:	2b01      	cmp	r3, #1
 8010844:	4604      	mov	r4, r0
 8010846:	f300 8095 	bgt.w	8010974 <_dtoa_r+0x8dc>
 801084a:	9b02      	ldr	r3, [sp, #8]
 801084c:	2b00      	cmp	r3, #0
 801084e:	f040 8087 	bne.w	8010960 <_dtoa_r+0x8c8>
 8010852:	9b03      	ldr	r3, [sp, #12]
 8010854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010858:	2b00      	cmp	r3, #0
 801085a:	f040 8089 	bne.w	8010970 <_dtoa_r+0x8d8>
 801085e:	9b03      	ldr	r3, [sp, #12]
 8010860:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010864:	0d1b      	lsrs	r3, r3, #20
 8010866:	051b      	lsls	r3, r3, #20
 8010868:	b12b      	cbz	r3, 8010876 <_dtoa_r+0x7de>
 801086a:	9b08      	ldr	r3, [sp, #32]
 801086c:	3301      	adds	r3, #1
 801086e:	9308      	str	r3, [sp, #32]
 8010870:	f108 0801 	add.w	r8, r8, #1
 8010874:	2301      	movs	r3, #1
 8010876:	930a      	str	r3, [sp, #40]	@ 0x28
 8010878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801087a:	2b00      	cmp	r3, #0
 801087c:	f000 81b0 	beq.w	8010be0 <_dtoa_r+0xb48>
 8010880:	6923      	ldr	r3, [r4, #16]
 8010882:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010886:	6918      	ldr	r0, [r3, #16]
 8010888:	f000 fb72 	bl	8010f70 <__hi0bits>
 801088c:	f1c0 0020 	rsb	r0, r0, #32
 8010890:	9b08      	ldr	r3, [sp, #32]
 8010892:	4418      	add	r0, r3
 8010894:	f010 001f 	ands.w	r0, r0, #31
 8010898:	d077      	beq.n	801098a <_dtoa_r+0x8f2>
 801089a:	f1c0 0320 	rsb	r3, r0, #32
 801089e:	2b04      	cmp	r3, #4
 80108a0:	dd6b      	ble.n	801097a <_dtoa_r+0x8e2>
 80108a2:	9b08      	ldr	r3, [sp, #32]
 80108a4:	f1c0 001c 	rsb	r0, r0, #28
 80108a8:	4403      	add	r3, r0
 80108aa:	4480      	add	r8, r0
 80108ac:	4406      	add	r6, r0
 80108ae:	9308      	str	r3, [sp, #32]
 80108b0:	f1b8 0f00 	cmp.w	r8, #0
 80108b4:	dd05      	ble.n	80108c2 <_dtoa_r+0x82a>
 80108b6:	4649      	mov	r1, r9
 80108b8:	4642      	mov	r2, r8
 80108ba:	4658      	mov	r0, fp
 80108bc:	f000 fcbe 	bl	801123c <__lshift>
 80108c0:	4681      	mov	r9, r0
 80108c2:	9b08      	ldr	r3, [sp, #32]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	dd05      	ble.n	80108d4 <_dtoa_r+0x83c>
 80108c8:	4621      	mov	r1, r4
 80108ca:	461a      	mov	r2, r3
 80108cc:	4658      	mov	r0, fp
 80108ce:	f000 fcb5 	bl	801123c <__lshift>
 80108d2:	4604      	mov	r4, r0
 80108d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d059      	beq.n	801098e <_dtoa_r+0x8f6>
 80108da:	4621      	mov	r1, r4
 80108dc:	4648      	mov	r0, r9
 80108de:	f000 fd19 	bl	8011314 <__mcmp>
 80108e2:	2800      	cmp	r0, #0
 80108e4:	da53      	bge.n	801098e <_dtoa_r+0x8f6>
 80108e6:	1e7b      	subs	r3, r7, #1
 80108e8:	9304      	str	r3, [sp, #16]
 80108ea:	4649      	mov	r1, r9
 80108ec:	2300      	movs	r3, #0
 80108ee:	220a      	movs	r2, #10
 80108f0:	4658      	mov	r0, fp
 80108f2:	f000 faf7 	bl	8010ee4 <__multadd>
 80108f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80108f8:	4681      	mov	r9, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	f000 8172 	beq.w	8010be4 <_dtoa_r+0xb4c>
 8010900:	2300      	movs	r3, #0
 8010902:	4629      	mov	r1, r5
 8010904:	220a      	movs	r2, #10
 8010906:	4658      	mov	r0, fp
 8010908:	f000 faec 	bl	8010ee4 <__multadd>
 801090c:	9b00      	ldr	r3, [sp, #0]
 801090e:	2b00      	cmp	r3, #0
 8010910:	4605      	mov	r5, r0
 8010912:	dc67      	bgt.n	80109e4 <_dtoa_r+0x94c>
 8010914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010916:	2b02      	cmp	r3, #2
 8010918:	dc41      	bgt.n	801099e <_dtoa_r+0x906>
 801091a:	e063      	b.n	80109e4 <_dtoa_r+0x94c>
 801091c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801091e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010922:	e746      	b.n	80107b2 <_dtoa_r+0x71a>
 8010924:	9b07      	ldr	r3, [sp, #28]
 8010926:	1e5c      	subs	r4, r3, #1
 8010928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801092a:	42a3      	cmp	r3, r4
 801092c:	bfbf      	itttt	lt
 801092e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010930:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010932:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010934:	1ae3      	sublt	r3, r4, r3
 8010936:	bfb4      	ite	lt
 8010938:	18d2      	addlt	r2, r2, r3
 801093a:	1b1c      	subge	r4, r3, r4
 801093c:	9b07      	ldr	r3, [sp, #28]
 801093e:	bfbc      	itt	lt
 8010940:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010942:	2400      	movlt	r4, #0
 8010944:	2b00      	cmp	r3, #0
 8010946:	bfb5      	itete	lt
 8010948:	eba8 0603 	sublt.w	r6, r8, r3
 801094c:	9b07      	ldrge	r3, [sp, #28]
 801094e:	2300      	movlt	r3, #0
 8010950:	4646      	movge	r6, r8
 8010952:	e730      	b.n	80107b6 <_dtoa_r+0x71e>
 8010954:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010956:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010958:	4646      	mov	r6, r8
 801095a:	e735      	b.n	80107c8 <_dtoa_r+0x730>
 801095c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801095e:	e75c      	b.n	801081a <_dtoa_r+0x782>
 8010960:	2300      	movs	r3, #0
 8010962:	e788      	b.n	8010876 <_dtoa_r+0x7de>
 8010964:	3fe00000 	.word	0x3fe00000
 8010968:	40240000 	.word	0x40240000
 801096c:	40140000 	.word	0x40140000
 8010970:	9b02      	ldr	r3, [sp, #8]
 8010972:	e780      	b.n	8010876 <_dtoa_r+0x7de>
 8010974:	2300      	movs	r3, #0
 8010976:	930a      	str	r3, [sp, #40]	@ 0x28
 8010978:	e782      	b.n	8010880 <_dtoa_r+0x7e8>
 801097a:	d099      	beq.n	80108b0 <_dtoa_r+0x818>
 801097c:	9a08      	ldr	r2, [sp, #32]
 801097e:	331c      	adds	r3, #28
 8010980:	441a      	add	r2, r3
 8010982:	4498      	add	r8, r3
 8010984:	441e      	add	r6, r3
 8010986:	9208      	str	r2, [sp, #32]
 8010988:	e792      	b.n	80108b0 <_dtoa_r+0x818>
 801098a:	4603      	mov	r3, r0
 801098c:	e7f6      	b.n	801097c <_dtoa_r+0x8e4>
 801098e:	9b07      	ldr	r3, [sp, #28]
 8010990:	9704      	str	r7, [sp, #16]
 8010992:	2b00      	cmp	r3, #0
 8010994:	dc20      	bgt.n	80109d8 <_dtoa_r+0x940>
 8010996:	9300      	str	r3, [sp, #0]
 8010998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801099a:	2b02      	cmp	r3, #2
 801099c:	dd1e      	ble.n	80109dc <_dtoa_r+0x944>
 801099e:	9b00      	ldr	r3, [sp, #0]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	f47f aec0 	bne.w	8010726 <_dtoa_r+0x68e>
 80109a6:	4621      	mov	r1, r4
 80109a8:	2205      	movs	r2, #5
 80109aa:	4658      	mov	r0, fp
 80109ac:	f000 fa9a 	bl	8010ee4 <__multadd>
 80109b0:	4601      	mov	r1, r0
 80109b2:	4604      	mov	r4, r0
 80109b4:	4648      	mov	r0, r9
 80109b6:	f000 fcad 	bl	8011314 <__mcmp>
 80109ba:	2800      	cmp	r0, #0
 80109bc:	f77f aeb3 	ble.w	8010726 <_dtoa_r+0x68e>
 80109c0:	4656      	mov	r6, sl
 80109c2:	2331      	movs	r3, #49	@ 0x31
 80109c4:	f806 3b01 	strb.w	r3, [r6], #1
 80109c8:	9b04      	ldr	r3, [sp, #16]
 80109ca:	3301      	adds	r3, #1
 80109cc:	9304      	str	r3, [sp, #16]
 80109ce:	e6ae      	b.n	801072e <_dtoa_r+0x696>
 80109d0:	9c07      	ldr	r4, [sp, #28]
 80109d2:	9704      	str	r7, [sp, #16]
 80109d4:	4625      	mov	r5, r4
 80109d6:	e7f3      	b.n	80109c0 <_dtoa_r+0x928>
 80109d8:	9b07      	ldr	r3, [sp, #28]
 80109da:	9300      	str	r3, [sp, #0]
 80109dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109de:	2b00      	cmp	r3, #0
 80109e0:	f000 8104 	beq.w	8010bec <_dtoa_r+0xb54>
 80109e4:	2e00      	cmp	r6, #0
 80109e6:	dd05      	ble.n	80109f4 <_dtoa_r+0x95c>
 80109e8:	4629      	mov	r1, r5
 80109ea:	4632      	mov	r2, r6
 80109ec:	4658      	mov	r0, fp
 80109ee:	f000 fc25 	bl	801123c <__lshift>
 80109f2:	4605      	mov	r5, r0
 80109f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d05a      	beq.n	8010ab0 <_dtoa_r+0xa18>
 80109fa:	6869      	ldr	r1, [r5, #4]
 80109fc:	4658      	mov	r0, fp
 80109fe:	f000 fa0f 	bl	8010e20 <_Balloc>
 8010a02:	4606      	mov	r6, r0
 8010a04:	b928      	cbnz	r0, 8010a12 <_dtoa_r+0x97a>
 8010a06:	4b84      	ldr	r3, [pc, #528]	@ (8010c18 <_dtoa_r+0xb80>)
 8010a08:	4602      	mov	r2, r0
 8010a0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010a0e:	f7ff bb5a 	b.w	80100c6 <_dtoa_r+0x2e>
 8010a12:	692a      	ldr	r2, [r5, #16]
 8010a14:	3202      	adds	r2, #2
 8010a16:	0092      	lsls	r2, r2, #2
 8010a18:	f105 010c 	add.w	r1, r5, #12
 8010a1c:	300c      	adds	r0, #12
 8010a1e:	f7ff faa4 	bl	800ff6a <memcpy>
 8010a22:	2201      	movs	r2, #1
 8010a24:	4631      	mov	r1, r6
 8010a26:	4658      	mov	r0, fp
 8010a28:	f000 fc08 	bl	801123c <__lshift>
 8010a2c:	f10a 0301 	add.w	r3, sl, #1
 8010a30:	9307      	str	r3, [sp, #28]
 8010a32:	9b00      	ldr	r3, [sp, #0]
 8010a34:	4453      	add	r3, sl
 8010a36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010a38:	9b02      	ldr	r3, [sp, #8]
 8010a3a:	f003 0301 	and.w	r3, r3, #1
 8010a3e:	462f      	mov	r7, r5
 8010a40:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a42:	4605      	mov	r5, r0
 8010a44:	9b07      	ldr	r3, [sp, #28]
 8010a46:	4621      	mov	r1, r4
 8010a48:	3b01      	subs	r3, #1
 8010a4a:	4648      	mov	r0, r9
 8010a4c:	9300      	str	r3, [sp, #0]
 8010a4e:	f7ff fa9a 	bl	800ff86 <quorem>
 8010a52:	4639      	mov	r1, r7
 8010a54:	9002      	str	r0, [sp, #8]
 8010a56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010a5a:	4648      	mov	r0, r9
 8010a5c:	f000 fc5a 	bl	8011314 <__mcmp>
 8010a60:	462a      	mov	r2, r5
 8010a62:	9008      	str	r0, [sp, #32]
 8010a64:	4621      	mov	r1, r4
 8010a66:	4658      	mov	r0, fp
 8010a68:	f000 fc70 	bl	801134c <__mdiff>
 8010a6c:	68c2      	ldr	r2, [r0, #12]
 8010a6e:	4606      	mov	r6, r0
 8010a70:	bb02      	cbnz	r2, 8010ab4 <_dtoa_r+0xa1c>
 8010a72:	4601      	mov	r1, r0
 8010a74:	4648      	mov	r0, r9
 8010a76:	f000 fc4d 	bl	8011314 <__mcmp>
 8010a7a:	4602      	mov	r2, r0
 8010a7c:	4631      	mov	r1, r6
 8010a7e:	4658      	mov	r0, fp
 8010a80:	920e      	str	r2, [sp, #56]	@ 0x38
 8010a82:	f000 fa0d 	bl	8010ea0 <_Bfree>
 8010a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a8a:	9e07      	ldr	r6, [sp, #28]
 8010a8c:	ea43 0102 	orr.w	r1, r3, r2
 8010a90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a92:	4319      	orrs	r1, r3
 8010a94:	d110      	bne.n	8010ab8 <_dtoa_r+0xa20>
 8010a96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010a9a:	d029      	beq.n	8010af0 <_dtoa_r+0xa58>
 8010a9c:	9b08      	ldr	r3, [sp, #32]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	dd02      	ble.n	8010aa8 <_dtoa_r+0xa10>
 8010aa2:	9b02      	ldr	r3, [sp, #8]
 8010aa4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010aa8:	9b00      	ldr	r3, [sp, #0]
 8010aaa:	f883 8000 	strb.w	r8, [r3]
 8010aae:	e63f      	b.n	8010730 <_dtoa_r+0x698>
 8010ab0:	4628      	mov	r0, r5
 8010ab2:	e7bb      	b.n	8010a2c <_dtoa_r+0x994>
 8010ab4:	2201      	movs	r2, #1
 8010ab6:	e7e1      	b.n	8010a7c <_dtoa_r+0x9e4>
 8010ab8:	9b08      	ldr	r3, [sp, #32]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	db04      	blt.n	8010ac8 <_dtoa_r+0xa30>
 8010abe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ac0:	430b      	orrs	r3, r1
 8010ac2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010ac4:	430b      	orrs	r3, r1
 8010ac6:	d120      	bne.n	8010b0a <_dtoa_r+0xa72>
 8010ac8:	2a00      	cmp	r2, #0
 8010aca:	dded      	ble.n	8010aa8 <_dtoa_r+0xa10>
 8010acc:	4649      	mov	r1, r9
 8010ace:	2201      	movs	r2, #1
 8010ad0:	4658      	mov	r0, fp
 8010ad2:	f000 fbb3 	bl	801123c <__lshift>
 8010ad6:	4621      	mov	r1, r4
 8010ad8:	4681      	mov	r9, r0
 8010ada:	f000 fc1b 	bl	8011314 <__mcmp>
 8010ade:	2800      	cmp	r0, #0
 8010ae0:	dc03      	bgt.n	8010aea <_dtoa_r+0xa52>
 8010ae2:	d1e1      	bne.n	8010aa8 <_dtoa_r+0xa10>
 8010ae4:	f018 0f01 	tst.w	r8, #1
 8010ae8:	d0de      	beq.n	8010aa8 <_dtoa_r+0xa10>
 8010aea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010aee:	d1d8      	bne.n	8010aa2 <_dtoa_r+0xa0a>
 8010af0:	9a00      	ldr	r2, [sp, #0]
 8010af2:	2339      	movs	r3, #57	@ 0x39
 8010af4:	7013      	strb	r3, [r2, #0]
 8010af6:	4633      	mov	r3, r6
 8010af8:	461e      	mov	r6, r3
 8010afa:	3b01      	subs	r3, #1
 8010afc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010b00:	2a39      	cmp	r2, #57	@ 0x39
 8010b02:	d052      	beq.n	8010baa <_dtoa_r+0xb12>
 8010b04:	3201      	adds	r2, #1
 8010b06:	701a      	strb	r2, [r3, #0]
 8010b08:	e612      	b.n	8010730 <_dtoa_r+0x698>
 8010b0a:	2a00      	cmp	r2, #0
 8010b0c:	dd07      	ble.n	8010b1e <_dtoa_r+0xa86>
 8010b0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010b12:	d0ed      	beq.n	8010af0 <_dtoa_r+0xa58>
 8010b14:	9a00      	ldr	r2, [sp, #0]
 8010b16:	f108 0301 	add.w	r3, r8, #1
 8010b1a:	7013      	strb	r3, [r2, #0]
 8010b1c:	e608      	b.n	8010730 <_dtoa_r+0x698>
 8010b1e:	9b07      	ldr	r3, [sp, #28]
 8010b20:	9a07      	ldr	r2, [sp, #28]
 8010b22:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010b26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b28:	4293      	cmp	r3, r2
 8010b2a:	d028      	beq.n	8010b7e <_dtoa_r+0xae6>
 8010b2c:	4649      	mov	r1, r9
 8010b2e:	2300      	movs	r3, #0
 8010b30:	220a      	movs	r2, #10
 8010b32:	4658      	mov	r0, fp
 8010b34:	f000 f9d6 	bl	8010ee4 <__multadd>
 8010b38:	42af      	cmp	r7, r5
 8010b3a:	4681      	mov	r9, r0
 8010b3c:	f04f 0300 	mov.w	r3, #0
 8010b40:	f04f 020a 	mov.w	r2, #10
 8010b44:	4639      	mov	r1, r7
 8010b46:	4658      	mov	r0, fp
 8010b48:	d107      	bne.n	8010b5a <_dtoa_r+0xac2>
 8010b4a:	f000 f9cb 	bl	8010ee4 <__multadd>
 8010b4e:	4607      	mov	r7, r0
 8010b50:	4605      	mov	r5, r0
 8010b52:	9b07      	ldr	r3, [sp, #28]
 8010b54:	3301      	adds	r3, #1
 8010b56:	9307      	str	r3, [sp, #28]
 8010b58:	e774      	b.n	8010a44 <_dtoa_r+0x9ac>
 8010b5a:	f000 f9c3 	bl	8010ee4 <__multadd>
 8010b5e:	4629      	mov	r1, r5
 8010b60:	4607      	mov	r7, r0
 8010b62:	2300      	movs	r3, #0
 8010b64:	220a      	movs	r2, #10
 8010b66:	4658      	mov	r0, fp
 8010b68:	f000 f9bc 	bl	8010ee4 <__multadd>
 8010b6c:	4605      	mov	r5, r0
 8010b6e:	e7f0      	b.n	8010b52 <_dtoa_r+0xaba>
 8010b70:	9b00      	ldr	r3, [sp, #0]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	bfcc      	ite	gt
 8010b76:	461e      	movgt	r6, r3
 8010b78:	2601      	movle	r6, #1
 8010b7a:	4456      	add	r6, sl
 8010b7c:	2700      	movs	r7, #0
 8010b7e:	4649      	mov	r1, r9
 8010b80:	2201      	movs	r2, #1
 8010b82:	4658      	mov	r0, fp
 8010b84:	f000 fb5a 	bl	801123c <__lshift>
 8010b88:	4621      	mov	r1, r4
 8010b8a:	4681      	mov	r9, r0
 8010b8c:	f000 fbc2 	bl	8011314 <__mcmp>
 8010b90:	2800      	cmp	r0, #0
 8010b92:	dcb0      	bgt.n	8010af6 <_dtoa_r+0xa5e>
 8010b94:	d102      	bne.n	8010b9c <_dtoa_r+0xb04>
 8010b96:	f018 0f01 	tst.w	r8, #1
 8010b9a:	d1ac      	bne.n	8010af6 <_dtoa_r+0xa5e>
 8010b9c:	4633      	mov	r3, r6
 8010b9e:	461e      	mov	r6, r3
 8010ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010ba4:	2a30      	cmp	r2, #48	@ 0x30
 8010ba6:	d0fa      	beq.n	8010b9e <_dtoa_r+0xb06>
 8010ba8:	e5c2      	b.n	8010730 <_dtoa_r+0x698>
 8010baa:	459a      	cmp	sl, r3
 8010bac:	d1a4      	bne.n	8010af8 <_dtoa_r+0xa60>
 8010bae:	9b04      	ldr	r3, [sp, #16]
 8010bb0:	3301      	adds	r3, #1
 8010bb2:	9304      	str	r3, [sp, #16]
 8010bb4:	2331      	movs	r3, #49	@ 0x31
 8010bb6:	f88a 3000 	strb.w	r3, [sl]
 8010bba:	e5b9      	b.n	8010730 <_dtoa_r+0x698>
 8010bbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010bbe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010c1c <_dtoa_r+0xb84>
 8010bc2:	b11b      	cbz	r3, 8010bcc <_dtoa_r+0xb34>
 8010bc4:	f10a 0308 	add.w	r3, sl, #8
 8010bc8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010bca:	6013      	str	r3, [r2, #0]
 8010bcc:	4650      	mov	r0, sl
 8010bce:	b019      	add	sp, #100	@ 0x64
 8010bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bd6:	2b01      	cmp	r3, #1
 8010bd8:	f77f ae37 	ble.w	801084a <_dtoa_r+0x7b2>
 8010bdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010bde:	930a      	str	r3, [sp, #40]	@ 0x28
 8010be0:	2001      	movs	r0, #1
 8010be2:	e655      	b.n	8010890 <_dtoa_r+0x7f8>
 8010be4:	9b00      	ldr	r3, [sp, #0]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	f77f aed6 	ble.w	8010998 <_dtoa_r+0x900>
 8010bec:	4656      	mov	r6, sl
 8010bee:	4621      	mov	r1, r4
 8010bf0:	4648      	mov	r0, r9
 8010bf2:	f7ff f9c8 	bl	800ff86 <quorem>
 8010bf6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010bfa:	f806 8b01 	strb.w	r8, [r6], #1
 8010bfe:	9b00      	ldr	r3, [sp, #0]
 8010c00:	eba6 020a 	sub.w	r2, r6, sl
 8010c04:	4293      	cmp	r3, r2
 8010c06:	ddb3      	ble.n	8010b70 <_dtoa_r+0xad8>
 8010c08:	4649      	mov	r1, r9
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	220a      	movs	r2, #10
 8010c0e:	4658      	mov	r0, fp
 8010c10:	f000 f968 	bl	8010ee4 <__multadd>
 8010c14:	4681      	mov	r9, r0
 8010c16:	e7ea      	b.n	8010bee <_dtoa_r+0xb56>
 8010c18:	08013c09 	.word	0x08013c09
 8010c1c:	08013b8d 	.word	0x08013b8d

08010c20 <_free_r>:
 8010c20:	b538      	push	{r3, r4, r5, lr}
 8010c22:	4605      	mov	r5, r0
 8010c24:	2900      	cmp	r1, #0
 8010c26:	d041      	beq.n	8010cac <_free_r+0x8c>
 8010c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010c2c:	1f0c      	subs	r4, r1, #4
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	bfb8      	it	lt
 8010c32:	18e4      	addlt	r4, r4, r3
 8010c34:	f000 f8e8 	bl	8010e08 <__malloc_lock>
 8010c38:	4a1d      	ldr	r2, [pc, #116]	@ (8010cb0 <_free_r+0x90>)
 8010c3a:	6813      	ldr	r3, [r2, #0]
 8010c3c:	b933      	cbnz	r3, 8010c4c <_free_r+0x2c>
 8010c3e:	6063      	str	r3, [r4, #4]
 8010c40:	6014      	str	r4, [r2, #0]
 8010c42:	4628      	mov	r0, r5
 8010c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010c48:	f000 b8e4 	b.w	8010e14 <__malloc_unlock>
 8010c4c:	42a3      	cmp	r3, r4
 8010c4e:	d908      	bls.n	8010c62 <_free_r+0x42>
 8010c50:	6820      	ldr	r0, [r4, #0]
 8010c52:	1821      	adds	r1, r4, r0
 8010c54:	428b      	cmp	r3, r1
 8010c56:	bf01      	itttt	eq
 8010c58:	6819      	ldreq	r1, [r3, #0]
 8010c5a:	685b      	ldreq	r3, [r3, #4]
 8010c5c:	1809      	addeq	r1, r1, r0
 8010c5e:	6021      	streq	r1, [r4, #0]
 8010c60:	e7ed      	b.n	8010c3e <_free_r+0x1e>
 8010c62:	461a      	mov	r2, r3
 8010c64:	685b      	ldr	r3, [r3, #4]
 8010c66:	b10b      	cbz	r3, 8010c6c <_free_r+0x4c>
 8010c68:	42a3      	cmp	r3, r4
 8010c6a:	d9fa      	bls.n	8010c62 <_free_r+0x42>
 8010c6c:	6811      	ldr	r1, [r2, #0]
 8010c6e:	1850      	adds	r0, r2, r1
 8010c70:	42a0      	cmp	r0, r4
 8010c72:	d10b      	bne.n	8010c8c <_free_r+0x6c>
 8010c74:	6820      	ldr	r0, [r4, #0]
 8010c76:	4401      	add	r1, r0
 8010c78:	1850      	adds	r0, r2, r1
 8010c7a:	4283      	cmp	r3, r0
 8010c7c:	6011      	str	r1, [r2, #0]
 8010c7e:	d1e0      	bne.n	8010c42 <_free_r+0x22>
 8010c80:	6818      	ldr	r0, [r3, #0]
 8010c82:	685b      	ldr	r3, [r3, #4]
 8010c84:	6053      	str	r3, [r2, #4]
 8010c86:	4408      	add	r0, r1
 8010c88:	6010      	str	r0, [r2, #0]
 8010c8a:	e7da      	b.n	8010c42 <_free_r+0x22>
 8010c8c:	d902      	bls.n	8010c94 <_free_r+0x74>
 8010c8e:	230c      	movs	r3, #12
 8010c90:	602b      	str	r3, [r5, #0]
 8010c92:	e7d6      	b.n	8010c42 <_free_r+0x22>
 8010c94:	6820      	ldr	r0, [r4, #0]
 8010c96:	1821      	adds	r1, r4, r0
 8010c98:	428b      	cmp	r3, r1
 8010c9a:	bf04      	itt	eq
 8010c9c:	6819      	ldreq	r1, [r3, #0]
 8010c9e:	685b      	ldreq	r3, [r3, #4]
 8010ca0:	6063      	str	r3, [r4, #4]
 8010ca2:	bf04      	itt	eq
 8010ca4:	1809      	addeq	r1, r1, r0
 8010ca6:	6021      	streq	r1, [r4, #0]
 8010ca8:	6054      	str	r4, [r2, #4]
 8010caa:	e7ca      	b.n	8010c42 <_free_r+0x22>
 8010cac:	bd38      	pop	{r3, r4, r5, pc}
 8010cae:	bf00      	nop
 8010cb0:	200055ec 	.word	0x200055ec

08010cb4 <malloc>:
 8010cb4:	4b02      	ldr	r3, [pc, #8]	@ (8010cc0 <malloc+0xc>)
 8010cb6:	4601      	mov	r1, r0
 8010cb8:	6818      	ldr	r0, [r3, #0]
 8010cba:	f000 b825 	b.w	8010d08 <_malloc_r>
 8010cbe:	bf00      	nop
 8010cc0:	2000015c 	.word	0x2000015c

08010cc4 <sbrk_aligned>:
 8010cc4:	b570      	push	{r4, r5, r6, lr}
 8010cc6:	4e0f      	ldr	r6, [pc, #60]	@ (8010d04 <sbrk_aligned+0x40>)
 8010cc8:	460c      	mov	r4, r1
 8010cca:	6831      	ldr	r1, [r6, #0]
 8010ccc:	4605      	mov	r5, r0
 8010cce:	b911      	cbnz	r1, 8010cd6 <sbrk_aligned+0x12>
 8010cd0:	f000 fe46 	bl	8011960 <_sbrk_r>
 8010cd4:	6030      	str	r0, [r6, #0]
 8010cd6:	4621      	mov	r1, r4
 8010cd8:	4628      	mov	r0, r5
 8010cda:	f000 fe41 	bl	8011960 <_sbrk_r>
 8010cde:	1c43      	adds	r3, r0, #1
 8010ce0:	d103      	bne.n	8010cea <sbrk_aligned+0x26>
 8010ce2:	f04f 34ff 	mov.w	r4, #4294967295
 8010ce6:	4620      	mov	r0, r4
 8010ce8:	bd70      	pop	{r4, r5, r6, pc}
 8010cea:	1cc4      	adds	r4, r0, #3
 8010cec:	f024 0403 	bic.w	r4, r4, #3
 8010cf0:	42a0      	cmp	r0, r4
 8010cf2:	d0f8      	beq.n	8010ce6 <sbrk_aligned+0x22>
 8010cf4:	1a21      	subs	r1, r4, r0
 8010cf6:	4628      	mov	r0, r5
 8010cf8:	f000 fe32 	bl	8011960 <_sbrk_r>
 8010cfc:	3001      	adds	r0, #1
 8010cfe:	d1f2      	bne.n	8010ce6 <sbrk_aligned+0x22>
 8010d00:	e7ef      	b.n	8010ce2 <sbrk_aligned+0x1e>
 8010d02:	bf00      	nop
 8010d04:	200055e8 	.word	0x200055e8

08010d08 <_malloc_r>:
 8010d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d0c:	1ccd      	adds	r5, r1, #3
 8010d0e:	f025 0503 	bic.w	r5, r5, #3
 8010d12:	3508      	adds	r5, #8
 8010d14:	2d0c      	cmp	r5, #12
 8010d16:	bf38      	it	cc
 8010d18:	250c      	movcc	r5, #12
 8010d1a:	2d00      	cmp	r5, #0
 8010d1c:	4606      	mov	r6, r0
 8010d1e:	db01      	blt.n	8010d24 <_malloc_r+0x1c>
 8010d20:	42a9      	cmp	r1, r5
 8010d22:	d904      	bls.n	8010d2e <_malloc_r+0x26>
 8010d24:	230c      	movs	r3, #12
 8010d26:	6033      	str	r3, [r6, #0]
 8010d28:	2000      	movs	r0, #0
 8010d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010e04 <_malloc_r+0xfc>
 8010d32:	f000 f869 	bl	8010e08 <__malloc_lock>
 8010d36:	f8d8 3000 	ldr.w	r3, [r8]
 8010d3a:	461c      	mov	r4, r3
 8010d3c:	bb44      	cbnz	r4, 8010d90 <_malloc_r+0x88>
 8010d3e:	4629      	mov	r1, r5
 8010d40:	4630      	mov	r0, r6
 8010d42:	f7ff ffbf 	bl	8010cc4 <sbrk_aligned>
 8010d46:	1c43      	adds	r3, r0, #1
 8010d48:	4604      	mov	r4, r0
 8010d4a:	d158      	bne.n	8010dfe <_malloc_r+0xf6>
 8010d4c:	f8d8 4000 	ldr.w	r4, [r8]
 8010d50:	4627      	mov	r7, r4
 8010d52:	2f00      	cmp	r7, #0
 8010d54:	d143      	bne.n	8010dde <_malloc_r+0xd6>
 8010d56:	2c00      	cmp	r4, #0
 8010d58:	d04b      	beq.n	8010df2 <_malloc_r+0xea>
 8010d5a:	6823      	ldr	r3, [r4, #0]
 8010d5c:	4639      	mov	r1, r7
 8010d5e:	4630      	mov	r0, r6
 8010d60:	eb04 0903 	add.w	r9, r4, r3
 8010d64:	f000 fdfc 	bl	8011960 <_sbrk_r>
 8010d68:	4581      	cmp	r9, r0
 8010d6a:	d142      	bne.n	8010df2 <_malloc_r+0xea>
 8010d6c:	6821      	ldr	r1, [r4, #0]
 8010d6e:	1a6d      	subs	r5, r5, r1
 8010d70:	4629      	mov	r1, r5
 8010d72:	4630      	mov	r0, r6
 8010d74:	f7ff ffa6 	bl	8010cc4 <sbrk_aligned>
 8010d78:	3001      	adds	r0, #1
 8010d7a:	d03a      	beq.n	8010df2 <_malloc_r+0xea>
 8010d7c:	6823      	ldr	r3, [r4, #0]
 8010d7e:	442b      	add	r3, r5
 8010d80:	6023      	str	r3, [r4, #0]
 8010d82:	f8d8 3000 	ldr.w	r3, [r8]
 8010d86:	685a      	ldr	r2, [r3, #4]
 8010d88:	bb62      	cbnz	r2, 8010de4 <_malloc_r+0xdc>
 8010d8a:	f8c8 7000 	str.w	r7, [r8]
 8010d8e:	e00f      	b.n	8010db0 <_malloc_r+0xa8>
 8010d90:	6822      	ldr	r2, [r4, #0]
 8010d92:	1b52      	subs	r2, r2, r5
 8010d94:	d420      	bmi.n	8010dd8 <_malloc_r+0xd0>
 8010d96:	2a0b      	cmp	r2, #11
 8010d98:	d917      	bls.n	8010dca <_malloc_r+0xc2>
 8010d9a:	1961      	adds	r1, r4, r5
 8010d9c:	42a3      	cmp	r3, r4
 8010d9e:	6025      	str	r5, [r4, #0]
 8010da0:	bf18      	it	ne
 8010da2:	6059      	strne	r1, [r3, #4]
 8010da4:	6863      	ldr	r3, [r4, #4]
 8010da6:	bf08      	it	eq
 8010da8:	f8c8 1000 	streq.w	r1, [r8]
 8010dac:	5162      	str	r2, [r4, r5]
 8010dae:	604b      	str	r3, [r1, #4]
 8010db0:	4630      	mov	r0, r6
 8010db2:	f000 f82f 	bl	8010e14 <__malloc_unlock>
 8010db6:	f104 000b 	add.w	r0, r4, #11
 8010dba:	1d23      	adds	r3, r4, #4
 8010dbc:	f020 0007 	bic.w	r0, r0, #7
 8010dc0:	1ac2      	subs	r2, r0, r3
 8010dc2:	bf1c      	itt	ne
 8010dc4:	1a1b      	subne	r3, r3, r0
 8010dc6:	50a3      	strne	r3, [r4, r2]
 8010dc8:	e7af      	b.n	8010d2a <_malloc_r+0x22>
 8010dca:	6862      	ldr	r2, [r4, #4]
 8010dcc:	42a3      	cmp	r3, r4
 8010dce:	bf0c      	ite	eq
 8010dd0:	f8c8 2000 	streq.w	r2, [r8]
 8010dd4:	605a      	strne	r2, [r3, #4]
 8010dd6:	e7eb      	b.n	8010db0 <_malloc_r+0xa8>
 8010dd8:	4623      	mov	r3, r4
 8010dda:	6864      	ldr	r4, [r4, #4]
 8010ddc:	e7ae      	b.n	8010d3c <_malloc_r+0x34>
 8010dde:	463c      	mov	r4, r7
 8010de0:	687f      	ldr	r7, [r7, #4]
 8010de2:	e7b6      	b.n	8010d52 <_malloc_r+0x4a>
 8010de4:	461a      	mov	r2, r3
 8010de6:	685b      	ldr	r3, [r3, #4]
 8010de8:	42a3      	cmp	r3, r4
 8010dea:	d1fb      	bne.n	8010de4 <_malloc_r+0xdc>
 8010dec:	2300      	movs	r3, #0
 8010dee:	6053      	str	r3, [r2, #4]
 8010df0:	e7de      	b.n	8010db0 <_malloc_r+0xa8>
 8010df2:	230c      	movs	r3, #12
 8010df4:	6033      	str	r3, [r6, #0]
 8010df6:	4630      	mov	r0, r6
 8010df8:	f000 f80c 	bl	8010e14 <__malloc_unlock>
 8010dfc:	e794      	b.n	8010d28 <_malloc_r+0x20>
 8010dfe:	6005      	str	r5, [r0, #0]
 8010e00:	e7d6      	b.n	8010db0 <_malloc_r+0xa8>
 8010e02:	bf00      	nop
 8010e04:	200055ec 	.word	0x200055ec

08010e08 <__malloc_lock>:
 8010e08:	4801      	ldr	r0, [pc, #4]	@ (8010e10 <__malloc_lock+0x8>)
 8010e0a:	f7ff b8ac 	b.w	800ff66 <__retarget_lock_acquire_recursive>
 8010e0e:	bf00      	nop
 8010e10:	200055e4 	.word	0x200055e4

08010e14 <__malloc_unlock>:
 8010e14:	4801      	ldr	r0, [pc, #4]	@ (8010e1c <__malloc_unlock+0x8>)
 8010e16:	f7ff b8a7 	b.w	800ff68 <__retarget_lock_release_recursive>
 8010e1a:	bf00      	nop
 8010e1c:	200055e4 	.word	0x200055e4

08010e20 <_Balloc>:
 8010e20:	b570      	push	{r4, r5, r6, lr}
 8010e22:	69c6      	ldr	r6, [r0, #28]
 8010e24:	4604      	mov	r4, r0
 8010e26:	460d      	mov	r5, r1
 8010e28:	b976      	cbnz	r6, 8010e48 <_Balloc+0x28>
 8010e2a:	2010      	movs	r0, #16
 8010e2c:	f7ff ff42 	bl	8010cb4 <malloc>
 8010e30:	4602      	mov	r2, r0
 8010e32:	61e0      	str	r0, [r4, #28]
 8010e34:	b920      	cbnz	r0, 8010e40 <_Balloc+0x20>
 8010e36:	4b18      	ldr	r3, [pc, #96]	@ (8010e98 <_Balloc+0x78>)
 8010e38:	4818      	ldr	r0, [pc, #96]	@ (8010e9c <_Balloc+0x7c>)
 8010e3a:	216b      	movs	r1, #107	@ 0x6b
 8010e3c:	f000 fda0 	bl	8011980 <__assert_func>
 8010e40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e44:	6006      	str	r6, [r0, #0]
 8010e46:	60c6      	str	r6, [r0, #12]
 8010e48:	69e6      	ldr	r6, [r4, #28]
 8010e4a:	68f3      	ldr	r3, [r6, #12]
 8010e4c:	b183      	cbz	r3, 8010e70 <_Balloc+0x50>
 8010e4e:	69e3      	ldr	r3, [r4, #28]
 8010e50:	68db      	ldr	r3, [r3, #12]
 8010e52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010e56:	b9b8      	cbnz	r0, 8010e88 <_Balloc+0x68>
 8010e58:	2101      	movs	r1, #1
 8010e5a:	fa01 f605 	lsl.w	r6, r1, r5
 8010e5e:	1d72      	adds	r2, r6, #5
 8010e60:	0092      	lsls	r2, r2, #2
 8010e62:	4620      	mov	r0, r4
 8010e64:	f000 fdaa 	bl	80119bc <_calloc_r>
 8010e68:	b160      	cbz	r0, 8010e84 <_Balloc+0x64>
 8010e6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010e6e:	e00e      	b.n	8010e8e <_Balloc+0x6e>
 8010e70:	2221      	movs	r2, #33	@ 0x21
 8010e72:	2104      	movs	r1, #4
 8010e74:	4620      	mov	r0, r4
 8010e76:	f000 fda1 	bl	80119bc <_calloc_r>
 8010e7a:	69e3      	ldr	r3, [r4, #28]
 8010e7c:	60f0      	str	r0, [r6, #12]
 8010e7e:	68db      	ldr	r3, [r3, #12]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d1e4      	bne.n	8010e4e <_Balloc+0x2e>
 8010e84:	2000      	movs	r0, #0
 8010e86:	bd70      	pop	{r4, r5, r6, pc}
 8010e88:	6802      	ldr	r2, [r0, #0]
 8010e8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010e8e:	2300      	movs	r3, #0
 8010e90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010e94:	e7f7      	b.n	8010e86 <_Balloc+0x66>
 8010e96:	bf00      	nop
 8010e98:	08013b9a 	.word	0x08013b9a
 8010e9c:	08013c1a 	.word	0x08013c1a

08010ea0 <_Bfree>:
 8010ea0:	b570      	push	{r4, r5, r6, lr}
 8010ea2:	69c6      	ldr	r6, [r0, #28]
 8010ea4:	4605      	mov	r5, r0
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	b976      	cbnz	r6, 8010ec8 <_Bfree+0x28>
 8010eaa:	2010      	movs	r0, #16
 8010eac:	f7ff ff02 	bl	8010cb4 <malloc>
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	61e8      	str	r0, [r5, #28]
 8010eb4:	b920      	cbnz	r0, 8010ec0 <_Bfree+0x20>
 8010eb6:	4b09      	ldr	r3, [pc, #36]	@ (8010edc <_Bfree+0x3c>)
 8010eb8:	4809      	ldr	r0, [pc, #36]	@ (8010ee0 <_Bfree+0x40>)
 8010eba:	218f      	movs	r1, #143	@ 0x8f
 8010ebc:	f000 fd60 	bl	8011980 <__assert_func>
 8010ec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ec4:	6006      	str	r6, [r0, #0]
 8010ec6:	60c6      	str	r6, [r0, #12]
 8010ec8:	b13c      	cbz	r4, 8010eda <_Bfree+0x3a>
 8010eca:	69eb      	ldr	r3, [r5, #28]
 8010ecc:	6862      	ldr	r2, [r4, #4]
 8010ece:	68db      	ldr	r3, [r3, #12]
 8010ed0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ed4:	6021      	str	r1, [r4, #0]
 8010ed6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010eda:	bd70      	pop	{r4, r5, r6, pc}
 8010edc:	08013b9a 	.word	0x08013b9a
 8010ee0:	08013c1a 	.word	0x08013c1a

08010ee4 <__multadd>:
 8010ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ee8:	690d      	ldr	r5, [r1, #16]
 8010eea:	4607      	mov	r7, r0
 8010eec:	460c      	mov	r4, r1
 8010eee:	461e      	mov	r6, r3
 8010ef0:	f101 0c14 	add.w	ip, r1, #20
 8010ef4:	2000      	movs	r0, #0
 8010ef6:	f8dc 3000 	ldr.w	r3, [ip]
 8010efa:	b299      	uxth	r1, r3
 8010efc:	fb02 6101 	mla	r1, r2, r1, r6
 8010f00:	0c1e      	lsrs	r6, r3, #16
 8010f02:	0c0b      	lsrs	r3, r1, #16
 8010f04:	fb02 3306 	mla	r3, r2, r6, r3
 8010f08:	b289      	uxth	r1, r1
 8010f0a:	3001      	adds	r0, #1
 8010f0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f10:	4285      	cmp	r5, r0
 8010f12:	f84c 1b04 	str.w	r1, [ip], #4
 8010f16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f1a:	dcec      	bgt.n	8010ef6 <__multadd+0x12>
 8010f1c:	b30e      	cbz	r6, 8010f62 <__multadd+0x7e>
 8010f1e:	68a3      	ldr	r3, [r4, #8]
 8010f20:	42ab      	cmp	r3, r5
 8010f22:	dc19      	bgt.n	8010f58 <__multadd+0x74>
 8010f24:	6861      	ldr	r1, [r4, #4]
 8010f26:	4638      	mov	r0, r7
 8010f28:	3101      	adds	r1, #1
 8010f2a:	f7ff ff79 	bl	8010e20 <_Balloc>
 8010f2e:	4680      	mov	r8, r0
 8010f30:	b928      	cbnz	r0, 8010f3e <__multadd+0x5a>
 8010f32:	4602      	mov	r2, r0
 8010f34:	4b0c      	ldr	r3, [pc, #48]	@ (8010f68 <__multadd+0x84>)
 8010f36:	480d      	ldr	r0, [pc, #52]	@ (8010f6c <__multadd+0x88>)
 8010f38:	21ba      	movs	r1, #186	@ 0xba
 8010f3a:	f000 fd21 	bl	8011980 <__assert_func>
 8010f3e:	6922      	ldr	r2, [r4, #16]
 8010f40:	3202      	adds	r2, #2
 8010f42:	f104 010c 	add.w	r1, r4, #12
 8010f46:	0092      	lsls	r2, r2, #2
 8010f48:	300c      	adds	r0, #12
 8010f4a:	f7ff f80e 	bl	800ff6a <memcpy>
 8010f4e:	4621      	mov	r1, r4
 8010f50:	4638      	mov	r0, r7
 8010f52:	f7ff ffa5 	bl	8010ea0 <_Bfree>
 8010f56:	4644      	mov	r4, r8
 8010f58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010f5c:	3501      	adds	r5, #1
 8010f5e:	615e      	str	r6, [r3, #20]
 8010f60:	6125      	str	r5, [r4, #16]
 8010f62:	4620      	mov	r0, r4
 8010f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f68:	08013c09 	.word	0x08013c09
 8010f6c:	08013c1a 	.word	0x08013c1a

08010f70 <__hi0bits>:
 8010f70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010f74:	4603      	mov	r3, r0
 8010f76:	bf36      	itet	cc
 8010f78:	0403      	lslcc	r3, r0, #16
 8010f7a:	2000      	movcs	r0, #0
 8010f7c:	2010      	movcc	r0, #16
 8010f7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010f82:	bf3c      	itt	cc
 8010f84:	021b      	lslcc	r3, r3, #8
 8010f86:	3008      	addcc	r0, #8
 8010f88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f8c:	bf3c      	itt	cc
 8010f8e:	011b      	lslcc	r3, r3, #4
 8010f90:	3004      	addcc	r0, #4
 8010f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f96:	bf3c      	itt	cc
 8010f98:	009b      	lslcc	r3, r3, #2
 8010f9a:	3002      	addcc	r0, #2
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	db05      	blt.n	8010fac <__hi0bits+0x3c>
 8010fa0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010fa4:	f100 0001 	add.w	r0, r0, #1
 8010fa8:	bf08      	it	eq
 8010faa:	2020      	moveq	r0, #32
 8010fac:	4770      	bx	lr

08010fae <__lo0bits>:
 8010fae:	6803      	ldr	r3, [r0, #0]
 8010fb0:	4602      	mov	r2, r0
 8010fb2:	f013 0007 	ands.w	r0, r3, #7
 8010fb6:	d00b      	beq.n	8010fd0 <__lo0bits+0x22>
 8010fb8:	07d9      	lsls	r1, r3, #31
 8010fba:	d421      	bmi.n	8011000 <__lo0bits+0x52>
 8010fbc:	0798      	lsls	r0, r3, #30
 8010fbe:	bf49      	itett	mi
 8010fc0:	085b      	lsrmi	r3, r3, #1
 8010fc2:	089b      	lsrpl	r3, r3, #2
 8010fc4:	2001      	movmi	r0, #1
 8010fc6:	6013      	strmi	r3, [r2, #0]
 8010fc8:	bf5c      	itt	pl
 8010fca:	6013      	strpl	r3, [r2, #0]
 8010fcc:	2002      	movpl	r0, #2
 8010fce:	4770      	bx	lr
 8010fd0:	b299      	uxth	r1, r3
 8010fd2:	b909      	cbnz	r1, 8010fd8 <__lo0bits+0x2a>
 8010fd4:	0c1b      	lsrs	r3, r3, #16
 8010fd6:	2010      	movs	r0, #16
 8010fd8:	b2d9      	uxtb	r1, r3
 8010fda:	b909      	cbnz	r1, 8010fe0 <__lo0bits+0x32>
 8010fdc:	3008      	adds	r0, #8
 8010fde:	0a1b      	lsrs	r3, r3, #8
 8010fe0:	0719      	lsls	r1, r3, #28
 8010fe2:	bf04      	itt	eq
 8010fe4:	091b      	lsreq	r3, r3, #4
 8010fe6:	3004      	addeq	r0, #4
 8010fe8:	0799      	lsls	r1, r3, #30
 8010fea:	bf04      	itt	eq
 8010fec:	089b      	lsreq	r3, r3, #2
 8010fee:	3002      	addeq	r0, #2
 8010ff0:	07d9      	lsls	r1, r3, #31
 8010ff2:	d403      	bmi.n	8010ffc <__lo0bits+0x4e>
 8010ff4:	085b      	lsrs	r3, r3, #1
 8010ff6:	f100 0001 	add.w	r0, r0, #1
 8010ffa:	d003      	beq.n	8011004 <__lo0bits+0x56>
 8010ffc:	6013      	str	r3, [r2, #0]
 8010ffe:	4770      	bx	lr
 8011000:	2000      	movs	r0, #0
 8011002:	4770      	bx	lr
 8011004:	2020      	movs	r0, #32
 8011006:	4770      	bx	lr

08011008 <__i2b>:
 8011008:	b510      	push	{r4, lr}
 801100a:	460c      	mov	r4, r1
 801100c:	2101      	movs	r1, #1
 801100e:	f7ff ff07 	bl	8010e20 <_Balloc>
 8011012:	4602      	mov	r2, r0
 8011014:	b928      	cbnz	r0, 8011022 <__i2b+0x1a>
 8011016:	4b05      	ldr	r3, [pc, #20]	@ (801102c <__i2b+0x24>)
 8011018:	4805      	ldr	r0, [pc, #20]	@ (8011030 <__i2b+0x28>)
 801101a:	f240 1145 	movw	r1, #325	@ 0x145
 801101e:	f000 fcaf 	bl	8011980 <__assert_func>
 8011022:	2301      	movs	r3, #1
 8011024:	6144      	str	r4, [r0, #20]
 8011026:	6103      	str	r3, [r0, #16]
 8011028:	bd10      	pop	{r4, pc}
 801102a:	bf00      	nop
 801102c:	08013c09 	.word	0x08013c09
 8011030:	08013c1a 	.word	0x08013c1a

08011034 <__multiply>:
 8011034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011038:	4614      	mov	r4, r2
 801103a:	690a      	ldr	r2, [r1, #16]
 801103c:	6923      	ldr	r3, [r4, #16]
 801103e:	429a      	cmp	r2, r3
 8011040:	bfa8      	it	ge
 8011042:	4623      	movge	r3, r4
 8011044:	460f      	mov	r7, r1
 8011046:	bfa4      	itt	ge
 8011048:	460c      	movge	r4, r1
 801104a:	461f      	movge	r7, r3
 801104c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011050:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011054:	68a3      	ldr	r3, [r4, #8]
 8011056:	6861      	ldr	r1, [r4, #4]
 8011058:	eb0a 0609 	add.w	r6, sl, r9
 801105c:	42b3      	cmp	r3, r6
 801105e:	b085      	sub	sp, #20
 8011060:	bfb8      	it	lt
 8011062:	3101      	addlt	r1, #1
 8011064:	f7ff fedc 	bl	8010e20 <_Balloc>
 8011068:	b930      	cbnz	r0, 8011078 <__multiply+0x44>
 801106a:	4602      	mov	r2, r0
 801106c:	4b44      	ldr	r3, [pc, #272]	@ (8011180 <__multiply+0x14c>)
 801106e:	4845      	ldr	r0, [pc, #276]	@ (8011184 <__multiply+0x150>)
 8011070:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011074:	f000 fc84 	bl	8011980 <__assert_func>
 8011078:	f100 0514 	add.w	r5, r0, #20
 801107c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011080:	462b      	mov	r3, r5
 8011082:	2200      	movs	r2, #0
 8011084:	4543      	cmp	r3, r8
 8011086:	d321      	bcc.n	80110cc <__multiply+0x98>
 8011088:	f107 0114 	add.w	r1, r7, #20
 801108c:	f104 0214 	add.w	r2, r4, #20
 8011090:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011094:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011098:	9302      	str	r3, [sp, #8]
 801109a:	1b13      	subs	r3, r2, r4
 801109c:	3b15      	subs	r3, #21
 801109e:	f023 0303 	bic.w	r3, r3, #3
 80110a2:	3304      	adds	r3, #4
 80110a4:	f104 0715 	add.w	r7, r4, #21
 80110a8:	42ba      	cmp	r2, r7
 80110aa:	bf38      	it	cc
 80110ac:	2304      	movcc	r3, #4
 80110ae:	9301      	str	r3, [sp, #4]
 80110b0:	9b02      	ldr	r3, [sp, #8]
 80110b2:	9103      	str	r1, [sp, #12]
 80110b4:	428b      	cmp	r3, r1
 80110b6:	d80c      	bhi.n	80110d2 <__multiply+0x9e>
 80110b8:	2e00      	cmp	r6, #0
 80110ba:	dd03      	ble.n	80110c4 <__multiply+0x90>
 80110bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d05b      	beq.n	801117c <__multiply+0x148>
 80110c4:	6106      	str	r6, [r0, #16]
 80110c6:	b005      	add	sp, #20
 80110c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110cc:	f843 2b04 	str.w	r2, [r3], #4
 80110d0:	e7d8      	b.n	8011084 <__multiply+0x50>
 80110d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80110d6:	f1ba 0f00 	cmp.w	sl, #0
 80110da:	d024      	beq.n	8011126 <__multiply+0xf2>
 80110dc:	f104 0e14 	add.w	lr, r4, #20
 80110e0:	46a9      	mov	r9, r5
 80110e2:	f04f 0c00 	mov.w	ip, #0
 80110e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80110ea:	f8d9 3000 	ldr.w	r3, [r9]
 80110ee:	fa1f fb87 	uxth.w	fp, r7
 80110f2:	b29b      	uxth	r3, r3
 80110f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80110f8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80110fc:	f8d9 7000 	ldr.w	r7, [r9]
 8011100:	4463      	add	r3, ip
 8011102:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011106:	fb0a c70b 	mla	r7, sl, fp, ip
 801110a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801110e:	b29b      	uxth	r3, r3
 8011110:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011114:	4572      	cmp	r2, lr
 8011116:	f849 3b04 	str.w	r3, [r9], #4
 801111a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801111e:	d8e2      	bhi.n	80110e6 <__multiply+0xb2>
 8011120:	9b01      	ldr	r3, [sp, #4]
 8011122:	f845 c003 	str.w	ip, [r5, r3]
 8011126:	9b03      	ldr	r3, [sp, #12]
 8011128:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801112c:	3104      	adds	r1, #4
 801112e:	f1b9 0f00 	cmp.w	r9, #0
 8011132:	d021      	beq.n	8011178 <__multiply+0x144>
 8011134:	682b      	ldr	r3, [r5, #0]
 8011136:	f104 0c14 	add.w	ip, r4, #20
 801113a:	46ae      	mov	lr, r5
 801113c:	f04f 0a00 	mov.w	sl, #0
 8011140:	f8bc b000 	ldrh.w	fp, [ip]
 8011144:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011148:	fb09 770b 	mla	r7, r9, fp, r7
 801114c:	4457      	add	r7, sl
 801114e:	b29b      	uxth	r3, r3
 8011150:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011154:	f84e 3b04 	str.w	r3, [lr], #4
 8011158:	f85c 3b04 	ldr.w	r3, [ip], #4
 801115c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011160:	f8be 3000 	ldrh.w	r3, [lr]
 8011164:	fb09 330a 	mla	r3, r9, sl, r3
 8011168:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801116c:	4562      	cmp	r2, ip
 801116e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011172:	d8e5      	bhi.n	8011140 <__multiply+0x10c>
 8011174:	9f01      	ldr	r7, [sp, #4]
 8011176:	51eb      	str	r3, [r5, r7]
 8011178:	3504      	adds	r5, #4
 801117a:	e799      	b.n	80110b0 <__multiply+0x7c>
 801117c:	3e01      	subs	r6, #1
 801117e:	e79b      	b.n	80110b8 <__multiply+0x84>
 8011180:	08013c09 	.word	0x08013c09
 8011184:	08013c1a 	.word	0x08013c1a

08011188 <__pow5mult>:
 8011188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801118c:	4615      	mov	r5, r2
 801118e:	f012 0203 	ands.w	r2, r2, #3
 8011192:	4607      	mov	r7, r0
 8011194:	460e      	mov	r6, r1
 8011196:	d007      	beq.n	80111a8 <__pow5mult+0x20>
 8011198:	4c25      	ldr	r4, [pc, #148]	@ (8011230 <__pow5mult+0xa8>)
 801119a:	3a01      	subs	r2, #1
 801119c:	2300      	movs	r3, #0
 801119e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80111a2:	f7ff fe9f 	bl	8010ee4 <__multadd>
 80111a6:	4606      	mov	r6, r0
 80111a8:	10ad      	asrs	r5, r5, #2
 80111aa:	d03d      	beq.n	8011228 <__pow5mult+0xa0>
 80111ac:	69fc      	ldr	r4, [r7, #28]
 80111ae:	b97c      	cbnz	r4, 80111d0 <__pow5mult+0x48>
 80111b0:	2010      	movs	r0, #16
 80111b2:	f7ff fd7f 	bl	8010cb4 <malloc>
 80111b6:	4602      	mov	r2, r0
 80111b8:	61f8      	str	r0, [r7, #28]
 80111ba:	b928      	cbnz	r0, 80111c8 <__pow5mult+0x40>
 80111bc:	4b1d      	ldr	r3, [pc, #116]	@ (8011234 <__pow5mult+0xac>)
 80111be:	481e      	ldr	r0, [pc, #120]	@ (8011238 <__pow5mult+0xb0>)
 80111c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80111c4:	f000 fbdc 	bl	8011980 <__assert_func>
 80111c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80111cc:	6004      	str	r4, [r0, #0]
 80111ce:	60c4      	str	r4, [r0, #12]
 80111d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80111d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80111d8:	b94c      	cbnz	r4, 80111ee <__pow5mult+0x66>
 80111da:	f240 2171 	movw	r1, #625	@ 0x271
 80111de:	4638      	mov	r0, r7
 80111e0:	f7ff ff12 	bl	8011008 <__i2b>
 80111e4:	2300      	movs	r3, #0
 80111e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80111ea:	4604      	mov	r4, r0
 80111ec:	6003      	str	r3, [r0, #0]
 80111ee:	f04f 0900 	mov.w	r9, #0
 80111f2:	07eb      	lsls	r3, r5, #31
 80111f4:	d50a      	bpl.n	801120c <__pow5mult+0x84>
 80111f6:	4631      	mov	r1, r6
 80111f8:	4622      	mov	r2, r4
 80111fa:	4638      	mov	r0, r7
 80111fc:	f7ff ff1a 	bl	8011034 <__multiply>
 8011200:	4631      	mov	r1, r6
 8011202:	4680      	mov	r8, r0
 8011204:	4638      	mov	r0, r7
 8011206:	f7ff fe4b 	bl	8010ea0 <_Bfree>
 801120a:	4646      	mov	r6, r8
 801120c:	106d      	asrs	r5, r5, #1
 801120e:	d00b      	beq.n	8011228 <__pow5mult+0xa0>
 8011210:	6820      	ldr	r0, [r4, #0]
 8011212:	b938      	cbnz	r0, 8011224 <__pow5mult+0x9c>
 8011214:	4622      	mov	r2, r4
 8011216:	4621      	mov	r1, r4
 8011218:	4638      	mov	r0, r7
 801121a:	f7ff ff0b 	bl	8011034 <__multiply>
 801121e:	6020      	str	r0, [r4, #0]
 8011220:	f8c0 9000 	str.w	r9, [r0]
 8011224:	4604      	mov	r4, r0
 8011226:	e7e4      	b.n	80111f2 <__pow5mult+0x6a>
 8011228:	4630      	mov	r0, r6
 801122a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801122e:	bf00      	nop
 8011230:	08013c74 	.word	0x08013c74
 8011234:	08013b9a 	.word	0x08013b9a
 8011238:	08013c1a 	.word	0x08013c1a

0801123c <__lshift>:
 801123c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011240:	460c      	mov	r4, r1
 8011242:	6849      	ldr	r1, [r1, #4]
 8011244:	6923      	ldr	r3, [r4, #16]
 8011246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801124a:	68a3      	ldr	r3, [r4, #8]
 801124c:	4607      	mov	r7, r0
 801124e:	4691      	mov	r9, r2
 8011250:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011254:	f108 0601 	add.w	r6, r8, #1
 8011258:	42b3      	cmp	r3, r6
 801125a:	db0b      	blt.n	8011274 <__lshift+0x38>
 801125c:	4638      	mov	r0, r7
 801125e:	f7ff fddf 	bl	8010e20 <_Balloc>
 8011262:	4605      	mov	r5, r0
 8011264:	b948      	cbnz	r0, 801127a <__lshift+0x3e>
 8011266:	4602      	mov	r2, r0
 8011268:	4b28      	ldr	r3, [pc, #160]	@ (801130c <__lshift+0xd0>)
 801126a:	4829      	ldr	r0, [pc, #164]	@ (8011310 <__lshift+0xd4>)
 801126c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011270:	f000 fb86 	bl	8011980 <__assert_func>
 8011274:	3101      	adds	r1, #1
 8011276:	005b      	lsls	r3, r3, #1
 8011278:	e7ee      	b.n	8011258 <__lshift+0x1c>
 801127a:	2300      	movs	r3, #0
 801127c:	f100 0114 	add.w	r1, r0, #20
 8011280:	f100 0210 	add.w	r2, r0, #16
 8011284:	4618      	mov	r0, r3
 8011286:	4553      	cmp	r3, sl
 8011288:	db33      	blt.n	80112f2 <__lshift+0xb6>
 801128a:	6920      	ldr	r0, [r4, #16]
 801128c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011290:	f104 0314 	add.w	r3, r4, #20
 8011294:	f019 091f 	ands.w	r9, r9, #31
 8011298:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801129c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80112a0:	d02b      	beq.n	80112fa <__lshift+0xbe>
 80112a2:	f1c9 0e20 	rsb	lr, r9, #32
 80112a6:	468a      	mov	sl, r1
 80112a8:	2200      	movs	r2, #0
 80112aa:	6818      	ldr	r0, [r3, #0]
 80112ac:	fa00 f009 	lsl.w	r0, r0, r9
 80112b0:	4310      	orrs	r0, r2
 80112b2:	f84a 0b04 	str.w	r0, [sl], #4
 80112b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80112ba:	459c      	cmp	ip, r3
 80112bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80112c0:	d8f3      	bhi.n	80112aa <__lshift+0x6e>
 80112c2:	ebac 0304 	sub.w	r3, ip, r4
 80112c6:	3b15      	subs	r3, #21
 80112c8:	f023 0303 	bic.w	r3, r3, #3
 80112cc:	3304      	adds	r3, #4
 80112ce:	f104 0015 	add.w	r0, r4, #21
 80112d2:	4584      	cmp	ip, r0
 80112d4:	bf38      	it	cc
 80112d6:	2304      	movcc	r3, #4
 80112d8:	50ca      	str	r2, [r1, r3]
 80112da:	b10a      	cbz	r2, 80112e0 <__lshift+0xa4>
 80112dc:	f108 0602 	add.w	r6, r8, #2
 80112e0:	3e01      	subs	r6, #1
 80112e2:	4638      	mov	r0, r7
 80112e4:	612e      	str	r6, [r5, #16]
 80112e6:	4621      	mov	r1, r4
 80112e8:	f7ff fdda 	bl	8010ea0 <_Bfree>
 80112ec:	4628      	mov	r0, r5
 80112ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80112f6:	3301      	adds	r3, #1
 80112f8:	e7c5      	b.n	8011286 <__lshift+0x4a>
 80112fa:	3904      	subs	r1, #4
 80112fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8011300:	f841 2f04 	str.w	r2, [r1, #4]!
 8011304:	459c      	cmp	ip, r3
 8011306:	d8f9      	bhi.n	80112fc <__lshift+0xc0>
 8011308:	e7ea      	b.n	80112e0 <__lshift+0xa4>
 801130a:	bf00      	nop
 801130c:	08013c09 	.word	0x08013c09
 8011310:	08013c1a 	.word	0x08013c1a

08011314 <__mcmp>:
 8011314:	690a      	ldr	r2, [r1, #16]
 8011316:	4603      	mov	r3, r0
 8011318:	6900      	ldr	r0, [r0, #16]
 801131a:	1a80      	subs	r0, r0, r2
 801131c:	b530      	push	{r4, r5, lr}
 801131e:	d10e      	bne.n	801133e <__mcmp+0x2a>
 8011320:	3314      	adds	r3, #20
 8011322:	3114      	adds	r1, #20
 8011324:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011328:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801132c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011330:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011334:	4295      	cmp	r5, r2
 8011336:	d003      	beq.n	8011340 <__mcmp+0x2c>
 8011338:	d205      	bcs.n	8011346 <__mcmp+0x32>
 801133a:	f04f 30ff 	mov.w	r0, #4294967295
 801133e:	bd30      	pop	{r4, r5, pc}
 8011340:	42a3      	cmp	r3, r4
 8011342:	d3f3      	bcc.n	801132c <__mcmp+0x18>
 8011344:	e7fb      	b.n	801133e <__mcmp+0x2a>
 8011346:	2001      	movs	r0, #1
 8011348:	e7f9      	b.n	801133e <__mcmp+0x2a>
	...

0801134c <__mdiff>:
 801134c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011350:	4689      	mov	r9, r1
 8011352:	4606      	mov	r6, r0
 8011354:	4611      	mov	r1, r2
 8011356:	4648      	mov	r0, r9
 8011358:	4614      	mov	r4, r2
 801135a:	f7ff ffdb 	bl	8011314 <__mcmp>
 801135e:	1e05      	subs	r5, r0, #0
 8011360:	d112      	bne.n	8011388 <__mdiff+0x3c>
 8011362:	4629      	mov	r1, r5
 8011364:	4630      	mov	r0, r6
 8011366:	f7ff fd5b 	bl	8010e20 <_Balloc>
 801136a:	4602      	mov	r2, r0
 801136c:	b928      	cbnz	r0, 801137a <__mdiff+0x2e>
 801136e:	4b3f      	ldr	r3, [pc, #252]	@ (801146c <__mdiff+0x120>)
 8011370:	f240 2137 	movw	r1, #567	@ 0x237
 8011374:	483e      	ldr	r0, [pc, #248]	@ (8011470 <__mdiff+0x124>)
 8011376:	f000 fb03 	bl	8011980 <__assert_func>
 801137a:	2301      	movs	r3, #1
 801137c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011380:	4610      	mov	r0, r2
 8011382:	b003      	add	sp, #12
 8011384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011388:	bfbc      	itt	lt
 801138a:	464b      	movlt	r3, r9
 801138c:	46a1      	movlt	r9, r4
 801138e:	4630      	mov	r0, r6
 8011390:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011394:	bfba      	itte	lt
 8011396:	461c      	movlt	r4, r3
 8011398:	2501      	movlt	r5, #1
 801139a:	2500      	movge	r5, #0
 801139c:	f7ff fd40 	bl	8010e20 <_Balloc>
 80113a0:	4602      	mov	r2, r0
 80113a2:	b918      	cbnz	r0, 80113ac <__mdiff+0x60>
 80113a4:	4b31      	ldr	r3, [pc, #196]	@ (801146c <__mdiff+0x120>)
 80113a6:	f240 2145 	movw	r1, #581	@ 0x245
 80113aa:	e7e3      	b.n	8011374 <__mdiff+0x28>
 80113ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80113b0:	6926      	ldr	r6, [r4, #16]
 80113b2:	60c5      	str	r5, [r0, #12]
 80113b4:	f109 0310 	add.w	r3, r9, #16
 80113b8:	f109 0514 	add.w	r5, r9, #20
 80113bc:	f104 0e14 	add.w	lr, r4, #20
 80113c0:	f100 0b14 	add.w	fp, r0, #20
 80113c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80113c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80113cc:	9301      	str	r3, [sp, #4]
 80113ce:	46d9      	mov	r9, fp
 80113d0:	f04f 0c00 	mov.w	ip, #0
 80113d4:	9b01      	ldr	r3, [sp, #4]
 80113d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80113da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80113de:	9301      	str	r3, [sp, #4]
 80113e0:	fa1f f38a 	uxth.w	r3, sl
 80113e4:	4619      	mov	r1, r3
 80113e6:	b283      	uxth	r3, r0
 80113e8:	1acb      	subs	r3, r1, r3
 80113ea:	0c00      	lsrs	r0, r0, #16
 80113ec:	4463      	add	r3, ip
 80113ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80113f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80113f6:	b29b      	uxth	r3, r3
 80113f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80113fc:	4576      	cmp	r6, lr
 80113fe:	f849 3b04 	str.w	r3, [r9], #4
 8011402:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011406:	d8e5      	bhi.n	80113d4 <__mdiff+0x88>
 8011408:	1b33      	subs	r3, r6, r4
 801140a:	3b15      	subs	r3, #21
 801140c:	f023 0303 	bic.w	r3, r3, #3
 8011410:	3415      	adds	r4, #21
 8011412:	3304      	adds	r3, #4
 8011414:	42a6      	cmp	r6, r4
 8011416:	bf38      	it	cc
 8011418:	2304      	movcc	r3, #4
 801141a:	441d      	add	r5, r3
 801141c:	445b      	add	r3, fp
 801141e:	461e      	mov	r6, r3
 8011420:	462c      	mov	r4, r5
 8011422:	4544      	cmp	r4, r8
 8011424:	d30e      	bcc.n	8011444 <__mdiff+0xf8>
 8011426:	f108 0103 	add.w	r1, r8, #3
 801142a:	1b49      	subs	r1, r1, r5
 801142c:	f021 0103 	bic.w	r1, r1, #3
 8011430:	3d03      	subs	r5, #3
 8011432:	45a8      	cmp	r8, r5
 8011434:	bf38      	it	cc
 8011436:	2100      	movcc	r1, #0
 8011438:	440b      	add	r3, r1
 801143a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801143e:	b191      	cbz	r1, 8011466 <__mdiff+0x11a>
 8011440:	6117      	str	r7, [r2, #16]
 8011442:	e79d      	b.n	8011380 <__mdiff+0x34>
 8011444:	f854 1b04 	ldr.w	r1, [r4], #4
 8011448:	46e6      	mov	lr, ip
 801144a:	0c08      	lsrs	r0, r1, #16
 801144c:	fa1c fc81 	uxtah	ip, ip, r1
 8011450:	4471      	add	r1, lr
 8011452:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011456:	b289      	uxth	r1, r1
 8011458:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801145c:	f846 1b04 	str.w	r1, [r6], #4
 8011460:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011464:	e7dd      	b.n	8011422 <__mdiff+0xd6>
 8011466:	3f01      	subs	r7, #1
 8011468:	e7e7      	b.n	801143a <__mdiff+0xee>
 801146a:	bf00      	nop
 801146c:	08013c09 	.word	0x08013c09
 8011470:	08013c1a 	.word	0x08013c1a

08011474 <__d2b>:
 8011474:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011478:	460f      	mov	r7, r1
 801147a:	2101      	movs	r1, #1
 801147c:	ec59 8b10 	vmov	r8, r9, d0
 8011480:	4616      	mov	r6, r2
 8011482:	f7ff fccd 	bl	8010e20 <_Balloc>
 8011486:	4604      	mov	r4, r0
 8011488:	b930      	cbnz	r0, 8011498 <__d2b+0x24>
 801148a:	4602      	mov	r2, r0
 801148c:	4b23      	ldr	r3, [pc, #140]	@ (801151c <__d2b+0xa8>)
 801148e:	4824      	ldr	r0, [pc, #144]	@ (8011520 <__d2b+0xac>)
 8011490:	f240 310f 	movw	r1, #783	@ 0x30f
 8011494:	f000 fa74 	bl	8011980 <__assert_func>
 8011498:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801149c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80114a0:	b10d      	cbz	r5, 80114a6 <__d2b+0x32>
 80114a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80114a6:	9301      	str	r3, [sp, #4]
 80114a8:	f1b8 0300 	subs.w	r3, r8, #0
 80114ac:	d023      	beq.n	80114f6 <__d2b+0x82>
 80114ae:	4668      	mov	r0, sp
 80114b0:	9300      	str	r3, [sp, #0]
 80114b2:	f7ff fd7c 	bl	8010fae <__lo0bits>
 80114b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80114ba:	b1d0      	cbz	r0, 80114f2 <__d2b+0x7e>
 80114bc:	f1c0 0320 	rsb	r3, r0, #32
 80114c0:	fa02 f303 	lsl.w	r3, r2, r3
 80114c4:	430b      	orrs	r3, r1
 80114c6:	40c2      	lsrs	r2, r0
 80114c8:	6163      	str	r3, [r4, #20]
 80114ca:	9201      	str	r2, [sp, #4]
 80114cc:	9b01      	ldr	r3, [sp, #4]
 80114ce:	61a3      	str	r3, [r4, #24]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	bf0c      	ite	eq
 80114d4:	2201      	moveq	r2, #1
 80114d6:	2202      	movne	r2, #2
 80114d8:	6122      	str	r2, [r4, #16]
 80114da:	b1a5      	cbz	r5, 8011506 <__d2b+0x92>
 80114dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80114e0:	4405      	add	r5, r0
 80114e2:	603d      	str	r5, [r7, #0]
 80114e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80114e8:	6030      	str	r0, [r6, #0]
 80114ea:	4620      	mov	r0, r4
 80114ec:	b003      	add	sp, #12
 80114ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114f2:	6161      	str	r1, [r4, #20]
 80114f4:	e7ea      	b.n	80114cc <__d2b+0x58>
 80114f6:	a801      	add	r0, sp, #4
 80114f8:	f7ff fd59 	bl	8010fae <__lo0bits>
 80114fc:	9b01      	ldr	r3, [sp, #4]
 80114fe:	6163      	str	r3, [r4, #20]
 8011500:	3020      	adds	r0, #32
 8011502:	2201      	movs	r2, #1
 8011504:	e7e8      	b.n	80114d8 <__d2b+0x64>
 8011506:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801150a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801150e:	6038      	str	r0, [r7, #0]
 8011510:	6918      	ldr	r0, [r3, #16]
 8011512:	f7ff fd2d 	bl	8010f70 <__hi0bits>
 8011516:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801151a:	e7e5      	b.n	80114e8 <__d2b+0x74>
 801151c:	08013c09 	.word	0x08013c09
 8011520:	08013c1a 	.word	0x08013c1a

08011524 <__ssputs_r>:
 8011524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011528:	688e      	ldr	r6, [r1, #8]
 801152a:	461f      	mov	r7, r3
 801152c:	42be      	cmp	r6, r7
 801152e:	680b      	ldr	r3, [r1, #0]
 8011530:	4682      	mov	sl, r0
 8011532:	460c      	mov	r4, r1
 8011534:	4690      	mov	r8, r2
 8011536:	d82d      	bhi.n	8011594 <__ssputs_r+0x70>
 8011538:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801153c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011540:	d026      	beq.n	8011590 <__ssputs_r+0x6c>
 8011542:	6965      	ldr	r5, [r4, #20]
 8011544:	6909      	ldr	r1, [r1, #16]
 8011546:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801154a:	eba3 0901 	sub.w	r9, r3, r1
 801154e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011552:	1c7b      	adds	r3, r7, #1
 8011554:	444b      	add	r3, r9
 8011556:	106d      	asrs	r5, r5, #1
 8011558:	429d      	cmp	r5, r3
 801155a:	bf38      	it	cc
 801155c:	461d      	movcc	r5, r3
 801155e:	0553      	lsls	r3, r2, #21
 8011560:	d527      	bpl.n	80115b2 <__ssputs_r+0x8e>
 8011562:	4629      	mov	r1, r5
 8011564:	f7ff fbd0 	bl	8010d08 <_malloc_r>
 8011568:	4606      	mov	r6, r0
 801156a:	b360      	cbz	r0, 80115c6 <__ssputs_r+0xa2>
 801156c:	6921      	ldr	r1, [r4, #16]
 801156e:	464a      	mov	r2, r9
 8011570:	f7fe fcfb 	bl	800ff6a <memcpy>
 8011574:	89a3      	ldrh	r3, [r4, #12]
 8011576:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801157a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801157e:	81a3      	strh	r3, [r4, #12]
 8011580:	6126      	str	r6, [r4, #16]
 8011582:	6165      	str	r5, [r4, #20]
 8011584:	444e      	add	r6, r9
 8011586:	eba5 0509 	sub.w	r5, r5, r9
 801158a:	6026      	str	r6, [r4, #0]
 801158c:	60a5      	str	r5, [r4, #8]
 801158e:	463e      	mov	r6, r7
 8011590:	42be      	cmp	r6, r7
 8011592:	d900      	bls.n	8011596 <__ssputs_r+0x72>
 8011594:	463e      	mov	r6, r7
 8011596:	6820      	ldr	r0, [r4, #0]
 8011598:	4632      	mov	r2, r6
 801159a:	4641      	mov	r1, r8
 801159c:	f000 f9c6 	bl	801192c <memmove>
 80115a0:	68a3      	ldr	r3, [r4, #8]
 80115a2:	1b9b      	subs	r3, r3, r6
 80115a4:	60a3      	str	r3, [r4, #8]
 80115a6:	6823      	ldr	r3, [r4, #0]
 80115a8:	4433      	add	r3, r6
 80115aa:	6023      	str	r3, [r4, #0]
 80115ac:	2000      	movs	r0, #0
 80115ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115b2:	462a      	mov	r2, r5
 80115b4:	f000 fa28 	bl	8011a08 <_realloc_r>
 80115b8:	4606      	mov	r6, r0
 80115ba:	2800      	cmp	r0, #0
 80115bc:	d1e0      	bne.n	8011580 <__ssputs_r+0x5c>
 80115be:	6921      	ldr	r1, [r4, #16]
 80115c0:	4650      	mov	r0, sl
 80115c2:	f7ff fb2d 	bl	8010c20 <_free_r>
 80115c6:	230c      	movs	r3, #12
 80115c8:	f8ca 3000 	str.w	r3, [sl]
 80115cc:	89a3      	ldrh	r3, [r4, #12]
 80115ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115d2:	81a3      	strh	r3, [r4, #12]
 80115d4:	f04f 30ff 	mov.w	r0, #4294967295
 80115d8:	e7e9      	b.n	80115ae <__ssputs_r+0x8a>
	...

080115dc <_svfiprintf_r>:
 80115dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115e0:	4698      	mov	r8, r3
 80115e2:	898b      	ldrh	r3, [r1, #12]
 80115e4:	061b      	lsls	r3, r3, #24
 80115e6:	b09d      	sub	sp, #116	@ 0x74
 80115e8:	4607      	mov	r7, r0
 80115ea:	460d      	mov	r5, r1
 80115ec:	4614      	mov	r4, r2
 80115ee:	d510      	bpl.n	8011612 <_svfiprintf_r+0x36>
 80115f0:	690b      	ldr	r3, [r1, #16]
 80115f2:	b973      	cbnz	r3, 8011612 <_svfiprintf_r+0x36>
 80115f4:	2140      	movs	r1, #64	@ 0x40
 80115f6:	f7ff fb87 	bl	8010d08 <_malloc_r>
 80115fa:	6028      	str	r0, [r5, #0]
 80115fc:	6128      	str	r0, [r5, #16]
 80115fe:	b930      	cbnz	r0, 801160e <_svfiprintf_r+0x32>
 8011600:	230c      	movs	r3, #12
 8011602:	603b      	str	r3, [r7, #0]
 8011604:	f04f 30ff 	mov.w	r0, #4294967295
 8011608:	b01d      	add	sp, #116	@ 0x74
 801160a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801160e:	2340      	movs	r3, #64	@ 0x40
 8011610:	616b      	str	r3, [r5, #20]
 8011612:	2300      	movs	r3, #0
 8011614:	9309      	str	r3, [sp, #36]	@ 0x24
 8011616:	2320      	movs	r3, #32
 8011618:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801161c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011620:	2330      	movs	r3, #48	@ 0x30
 8011622:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80117c0 <_svfiprintf_r+0x1e4>
 8011626:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801162a:	f04f 0901 	mov.w	r9, #1
 801162e:	4623      	mov	r3, r4
 8011630:	469a      	mov	sl, r3
 8011632:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011636:	b10a      	cbz	r2, 801163c <_svfiprintf_r+0x60>
 8011638:	2a25      	cmp	r2, #37	@ 0x25
 801163a:	d1f9      	bne.n	8011630 <_svfiprintf_r+0x54>
 801163c:	ebba 0b04 	subs.w	fp, sl, r4
 8011640:	d00b      	beq.n	801165a <_svfiprintf_r+0x7e>
 8011642:	465b      	mov	r3, fp
 8011644:	4622      	mov	r2, r4
 8011646:	4629      	mov	r1, r5
 8011648:	4638      	mov	r0, r7
 801164a:	f7ff ff6b 	bl	8011524 <__ssputs_r>
 801164e:	3001      	adds	r0, #1
 8011650:	f000 80a7 	beq.w	80117a2 <_svfiprintf_r+0x1c6>
 8011654:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011656:	445a      	add	r2, fp
 8011658:	9209      	str	r2, [sp, #36]	@ 0x24
 801165a:	f89a 3000 	ldrb.w	r3, [sl]
 801165e:	2b00      	cmp	r3, #0
 8011660:	f000 809f 	beq.w	80117a2 <_svfiprintf_r+0x1c6>
 8011664:	2300      	movs	r3, #0
 8011666:	f04f 32ff 	mov.w	r2, #4294967295
 801166a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801166e:	f10a 0a01 	add.w	sl, sl, #1
 8011672:	9304      	str	r3, [sp, #16]
 8011674:	9307      	str	r3, [sp, #28]
 8011676:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801167a:	931a      	str	r3, [sp, #104]	@ 0x68
 801167c:	4654      	mov	r4, sl
 801167e:	2205      	movs	r2, #5
 8011680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011684:	484e      	ldr	r0, [pc, #312]	@ (80117c0 <_svfiprintf_r+0x1e4>)
 8011686:	f7ee fda3 	bl	80001d0 <memchr>
 801168a:	9a04      	ldr	r2, [sp, #16]
 801168c:	b9d8      	cbnz	r0, 80116c6 <_svfiprintf_r+0xea>
 801168e:	06d0      	lsls	r0, r2, #27
 8011690:	bf44      	itt	mi
 8011692:	2320      	movmi	r3, #32
 8011694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011698:	0711      	lsls	r1, r2, #28
 801169a:	bf44      	itt	mi
 801169c:	232b      	movmi	r3, #43	@ 0x2b
 801169e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116a2:	f89a 3000 	ldrb.w	r3, [sl]
 80116a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80116a8:	d015      	beq.n	80116d6 <_svfiprintf_r+0xfa>
 80116aa:	9a07      	ldr	r2, [sp, #28]
 80116ac:	4654      	mov	r4, sl
 80116ae:	2000      	movs	r0, #0
 80116b0:	f04f 0c0a 	mov.w	ip, #10
 80116b4:	4621      	mov	r1, r4
 80116b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80116ba:	3b30      	subs	r3, #48	@ 0x30
 80116bc:	2b09      	cmp	r3, #9
 80116be:	d94b      	bls.n	8011758 <_svfiprintf_r+0x17c>
 80116c0:	b1b0      	cbz	r0, 80116f0 <_svfiprintf_r+0x114>
 80116c2:	9207      	str	r2, [sp, #28]
 80116c4:	e014      	b.n	80116f0 <_svfiprintf_r+0x114>
 80116c6:	eba0 0308 	sub.w	r3, r0, r8
 80116ca:	fa09 f303 	lsl.w	r3, r9, r3
 80116ce:	4313      	orrs	r3, r2
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	46a2      	mov	sl, r4
 80116d4:	e7d2      	b.n	801167c <_svfiprintf_r+0xa0>
 80116d6:	9b03      	ldr	r3, [sp, #12]
 80116d8:	1d19      	adds	r1, r3, #4
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	9103      	str	r1, [sp, #12]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	bfbb      	ittet	lt
 80116e2:	425b      	neglt	r3, r3
 80116e4:	f042 0202 	orrlt.w	r2, r2, #2
 80116e8:	9307      	strge	r3, [sp, #28]
 80116ea:	9307      	strlt	r3, [sp, #28]
 80116ec:	bfb8      	it	lt
 80116ee:	9204      	strlt	r2, [sp, #16]
 80116f0:	7823      	ldrb	r3, [r4, #0]
 80116f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80116f4:	d10a      	bne.n	801170c <_svfiprintf_r+0x130>
 80116f6:	7863      	ldrb	r3, [r4, #1]
 80116f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80116fa:	d132      	bne.n	8011762 <_svfiprintf_r+0x186>
 80116fc:	9b03      	ldr	r3, [sp, #12]
 80116fe:	1d1a      	adds	r2, r3, #4
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	9203      	str	r2, [sp, #12]
 8011704:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011708:	3402      	adds	r4, #2
 801170a:	9305      	str	r3, [sp, #20]
 801170c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80117d0 <_svfiprintf_r+0x1f4>
 8011710:	7821      	ldrb	r1, [r4, #0]
 8011712:	2203      	movs	r2, #3
 8011714:	4650      	mov	r0, sl
 8011716:	f7ee fd5b 	bl	80001d0 <memchr>
 801171a:	b138      	cbz	r0, 801172c <_svfiprintf_r+0x150>
 801171c:	9b04      	ldr	r3, [sp, #16]
 801171e:	eba0 000a 	sub.w	r0, r0, sl
 8011722:	2240      	movs	r2, #64	@ 0x40
 8011724:	4082      	lsls	r2, r0
 8011726:	4313      	orrs	r3, r2
 8011728:	3401      	adds	r4, #1
 801172a:	9304      	str	r3, [sp, #16]
 801172c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011730:	4824      	ldr	r0, [pc, #144]	@ (80117c4 <_svfiprintf_r+0x1e8>)
 8011732:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011736:	2206      	movs	r2, #6
 8011738:	f7ee fd4a 	bl	80001d0 <memchr>
 801173c:	2800      	cmp	r0, #0
 801173e:	d036      	beq.n	80117ae <_svfiprintf_r+0x1d2>
 8011740:	4b21      	ldr	r3, [pc, #132]	@ (80117c8 <_svfiprintf_r+0x1ec>)
 8011742:	bb1b      	cbnz	r3, 801178c <_svfiprintf_r+0x1b0>
 8011744:	9b03      	ldr	r3, [sp, #12]
 8011746:	3307      	adds	r3, #7
 8011748:	f023 0307 	bic.w	r3, r3, #7
 801174c:	3308      	adds	r3, #8
 801174e:	9303      	str	r3, [sp, #12]
 8011750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011752:	4433      	add	r3, r6
 8011754:	9309      	str	r3, [sp, #36]	@ 0x24
 8011756:	e76a      	b.n	801162e <_svfiprintf_r+0x52>
 8011758:	fb0c 3202 	mla	r2, ip, r2, r3
 801175c:	460c      	mov	r4, r1
 801175e:	2001      	movs	r0, #1
 8011760:	e7a8      	b.n	80116b4 <_svfiprintf_r+0xd8>
 8011762:	2300      	movs	r3, #0
 8011764:	3401      	adds	r4, #1
 8011766:	9305      	str	r3, [sp, #20]
 8011768:	4619      	mov	r1, r3
 801176a:	f04f 0c0a 	mov.w	ip, #10
 801176e:	4620      	mov	r0, r4
 8011770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011774:	3a30      	subs	r2, #48	@ 0x30
 8011776:	2a09      	cmp	r2, #9
 8011778:	d903      	bls.n	8011782 <_svfiprintf_r+0x1a6>
 801177a:	2b00      	cmp	r3, #0
 801177c:	d0c6      	beq.n	801170c <_svfiprintf_r+0x130>
 801177e:	9105      	str	r1, [sp, #20]
 8011780:	e7c4      	b.n	801170c <_svfiprintf_r+0x130>
 8011782:	fb0c 2101 	mla	r1, ip, r1, r2
 8011786:	4604      	mov	r4, r0
 8011788:	2301      	movs	r3, #1
 801178a:	e7f0      	b.n	801176e <_svfiprintf_r+0x192>
 801178c:	ab03      	add	r3, sp, #12
 801178e:	9300      	str	r3, [sp, #0]
 8011790:	462a      	mov	r2, r5
 8011792:	4b0e      	ldr	r3, [pc, #56]	@ (80117cc <_svfiprintf_r+0x1f0>)
 8011794:	a904      	add	r1, sp, #16
 8011796:	4638      	mov	r0, r7
 8011798:	f7fd fe56 	bl	800f448 <_printf_float>
 801179c:	1c42      	adds	r2, r0, #1
 801179e:	4606      	mov	r6, r0
 80117a0:	d1d6      	bne.n	8011750 <_svfiprintf_r+0x174>
 80117a2:	89ab      	ldrh	r3, [r5, #12]
 80117a4:	065b      	lsls	r3, r3, #25
 80117a6:	f53f af2d 	bmi.w	8011604 <_svfiprintf_r+0x28>
 80117aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80117ac:	e72c      	b.n	8011608 <_svfiprintf_r+0x2c>
 80117ae:	ab03      	add	r3, sp, #12
 80117b0:	9300      	str	r3, [sp, #0]
 80117b2:	462a      	mov	r2, r5
 80117b4:	4b05      	ldr	r3, [pc, #20]	@ (80117cc <_svfiprintf_r+0x1f0>)
 80117b6:	a904      	add	r1, sp, #16
 80117b8:	4638      	mov	r0, r7
 80117ba:	f7fe f8dd 	bl	800f978 <_printf_i>
 80117be:	e7ed      	b.n	801179c <_svfiprintf_r+0x1c0>
 80117c0:	08013d70 	.word	0x08013d70
 80117c4:	08013d7a 	.word	0x08013d7a
 80117c8:	0800f449 	.word	0x0800f449
 80117cc:	08011525 	.word	0x08011525
 80117d0:	08013d76 	.word	0x08013d76

080117d4 <__sflush_r>:
 80117d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80117d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117dc:	0716      	lsls	r6, r2, #28
 80117de:	4605      	mov	r5, r0
 80117e0:	460c      	mov	r4, r1
 80117e2:	d454      	bmi.n	801188e <__sflush_r+0xba>
 80117e4:	684b      	ldr	r3, [r1, #4]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	dc02      	bgt.n	80117f0 <__sflush_r+0x1c>
 80117ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	dd48      	ble.n	8011882 <__sflush_r+0xae>
 80117f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80117f2:	2e00      	cmp	r6, #0
 80117f4:	d045      	beq.n	8011882 <__sflush_r+0xae>
 80117f6:	2300      	movs	r3, #0
 80117f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80117fc:	682f      	ldr	r7, [r5, #0]
 80117fe:	6a21      	ldr	r1, [r4, #32]
 8011800:	602b      	str	r3, [r5, #0]
 8011802:	d030      	beq.n	8011866 <__sflush_r+0x92>
 8011804:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011806:	89a3      	ldrh	r3, [r4, #12]
 8011808:	0759      	lsls	r1, r3, #29
 801180a:	d505      	bpl.n	8011818 <__sflush_r+0x44>
 801180c:	6863      	ldr	r3, [r4, #4]
 801180e:	1ad2      	subs	r2, r2, r3
 8011810:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011812:	b10b      	cbz	r3, 8011818 <__sflush_r+0x44>
 8011814:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011816:	1ad2      	subs	r2, r2, r3
 8011818:	2300      	movs	r3, #0
 801181a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801181c:	6a21      	ldr	r1, [r4, #32]
 801181e:	4628      	mov	r0, r5
 8011820:	47b0      	blx	r6
 8011822:	1c43      	adds	r3, r0, #1
 8011824:	89a3      	ldrh	r3, [r4, #12]
 8011826:	d106      	bne.n	8011836 <__sflush_r+0x62>
 8011828:	6829      	ldr	r1, [r5, #0]
 801182a:	291d      	cmp	r1, #29
 801182c:	d82b      	bhi.n	8011886 <__sflush_r+0xb2>
 801182e:	4a2a      	ldr	r2, [pc, #168]	@ (80118d8 <__sflush_r+0x104>)
 8011830:	410a      	asrs	r2, r1
 8011832:	07d6      	lsls	r6, r2, #31
 8011834:	d427      	bmi.n	8011886 <__sflush_r+0xb2>
 8011836:	2200      	movs	r2, #0
 8011838:	6062      	str	r2, [r4, #4]
 801183a:	04d9      	lsls	r1, r3, #19
 801183c:	6922      	ldr	r2, [r4, #16]
 801183e:	6022      	str	r2, [r4, #0]
 8011840:	d504      	bpl.n	801184c <__sflush_r+0x78>
 8011842:	1c42      	adds	r2, r0, #1
 8011844:	d101      	bne.n	801184a <__sflush_r+0x76>
 8011846:	682b      	ldr	r3, [r5, #0]
 8011848:	b903      	cbnz	r3, 801184c <__sflush_r+0x78>
 801184a:	6560      	str	r0, [r4, #84]	@ 0x54
 801184c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801184e:	602f      	str	r7, [r5, #0]
 8011850:	b1b9      	cbz	r1, 8011882 <__sflush_r+0xae>
 8011852:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011856:	4299      	cmp	r1, r3
 8011858:	d002      	beq.n	8011860 <__sflush_r+0x8c>
 801185a:	4628      	mov	r0, r5
 801185c:	f7ff f9e0 	bl	8010c20 <_free_r>
 8011860:	2300      	movs	r3, #0
 8011862:	6363      	str	r3, [r4, #52]	@ 0x34
 8011864:	e00d      	b.n	8011882 <__sflush_r+0xae>
 8011866:	2301      	movs	r3, #1
 8011868:	4628      	mov	r0, r5
 801186a:	47b0      	blx	r6
 801186c:	4602      	mov	r2, r0
 801186e:	1c50      	adds	r0, r2, #1
 8011870:	d1c9      	bne.n	8011806 <__sflush_r+0x32>
 8011872:	682b      	ldr	r3, [r5, #0]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d0c6      	beq.n	8011806 <__sflush_r+0x32>
 8011878:	2b1d      	cmp	r3, #29
 801187a:	d001      	beq.n	8011880 <__sflush_r+0xac>
 801187c:	2b16      	cmp	r3, #22
 801187e:	d11e      	bne.n	80118be <__sflush_r+0xea>
 8011880:	602f      	str	r7, [r5, #0]
 8011882:	2000      	movs	r0, #0
 8011884:	e022      	b.n	80118cc <__sflush_r+0xf8>
 8011886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801188a:	b21b      	sxth	r3, r3
 801188c:	e01b      	b.n	80118c6 <__sflush_r+0xf2>
 801188e:	690f      	ldr	r7, [r1, #16]
 8011890:	2f00      	cmp	r7, #0
 8011892:	d0f6      	beq.n	8011882 <__sflush_r+0xae>
 8011894:	0793      	lsls	r3, r2, #30
 8011896:	680e      	ldr	r6, [r1, #0]
 8011898:	bf08      	it	eq
 801189a:	694b      	ldreq	r3, [r1, #20]
 801189c:	600f      	str	r7, [r1, #0]
 801189e:	bf18      	it	ne
 80118a0:	2300      	movne	r3, #0
 80118a2:	eba6 0807 	sub.w	r8, r6, r7
 80118a6:	608b      	str	r3, [r1, #8]
 80118a8:	f1b8 0f00 	cmp.w	r8, #0
 80118ac:	dde9      	ble.n	8011882 <__sflush_r+0xae>
 80118ae:	6a21      	ldr	r1, [r4, #32]
 80118b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80118b2:	4643      	mov	r3, r8
 80118b4:	463a      	mov	r2, r7
 80118b6:	4628      	mov	r0, r5
 80118b8:	47b0      	blx	r6
 80118ba:	2800      	cmp	r0, #0
 80118bc:	dc08      	bgt.n	80118d0 <__sflush_r+0xfc>
 80118be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118c6:	81a3      	strh	r3, [r4, #12]
 80118c8:	f04f 30ff 	mov.w	r0, #4294967295
 80118cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118d0:	4407      	add	r7, r0
 80118d2:	eba8 0800 	sub.w	r8, r8, r0
 80118d6:	e7e7      	b.n	80118a8 <__sflush_r+0xd4>
 80118d8:	dfbffffe 	.word	0xdfbffffe

080118dc <_fflush_r>:
 80118dc:	b538      	push	{r3, r4, r5, lr}
 80118de:	690b      	ldr	r3, [r1, #16]
 80118e0:	4605      	mov	r5, r0
 80118e2:	460c      	mov	r4, r1
 80118e4:	b913      	cbnz	r3, 80118ec <_fflush_r+0x10>
 80118e6:	2500      	movs	r5, #0
 80118e8:	4628      	mov	r0, r5
 80118ea:	bd38      	pop	{r3, r4, r5, pc}
 80118ec:	b118      	cbz	r0, 80118f6 <_fflush_r+0x1a>
 80118ee:	6a03      	ldr	r3, [r0, #32]
 80118f0:	b90b      	cbnz	r3, 80118f6 <_fflush_r+0x1a>
 80118f2:	f7fe f9ed 	bl	800fcd0 <__sinit>
 80118f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d0f3      	beq.n	80118e6 <_fflush_r+0xa>
 80118fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011900:	07d0      	lsls	r0, r2, #31
 8011902:	d404      	bmi.n	801190e <_fflush_r+0x32>
 8011904:	0599      	lsls	r1, r3, #22
 8011906:	d402      	bmi.n	801190e <_fflush_r+0x32>
 8011908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801190a:	f7fe fb2c 	bl	800ff66 <__retarget_lock_acquire_recursive>
 801190e:	4628      	mov	r0, r5
 8011910:	4621      	mov	r1, r4
 8011912:	f7ff ff5f 	bl	80117d4 <__sflush_r>
 8011916:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011918:	07da      	lsls	r2, r3, #31
 801191a:	4605      	mov	r5, r0
 801191c:	d4e4      	bmi.n	80118e8 <_fflush_r+0xc>
 801191e:	89a3      	ldrh	r3, [r4, #12]
 8011920:	059b      	lsls	r3, r3, #22
 8011922:	d4e1      	bmi.n	80118e8 <_fflush_r+0xc>
 8011924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011926:	f7fe fb1f 	bl	800ff68 <__retarget_lock_release_recursive>
 801192a:	e7dd      	b.n	80118e8 <_fflush_r+0xc>

0801192c <memmove>:
 801192c:	4288      	cmp	r0, r1
 801192e:	b510      	push	{r4, lr}
 8011930:	eb01 0402 	add.w	r4, r1, r2
 8011934:	d902      	bls.n	801193c <memmove+0x10>
 8011936:	4284      	cmp	r4, r0
 8011938:	4623      	mov	r3, r4
 801193a:	d807      	bhi.n	801194c <memmove+0x20>
 801193c:	1e43      	subs	r3, r0, #1
 801193e:	42a1      	cmp	r1, r4
 8011940:	d008      	beq.n	8011954 <memmove+0x28>
 8011942:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011946:	f803 2f01 	strb.w	r2, [r3, #1]!
 801194a:	e7f8      	b.n	801193e <memmove+0x12>
 801194c:	4402      	add	r2, r0
 801194e:	4601      	mov	r1, r0
 8011950:	428a      	cmp	r2, r1
 8011952:	d100      	bne.n	8011956 <memmove+0x2a>
 8011954:	bd10      	pop	{r4, pc}
 8011956:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801195a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801195e:	e7f7      	b.n	8011950 <memmove+0x24>

08011960 <_sbrk_r>:
 8011960:	b538      	push	{r3, r4, r5, lr}
 8011962:	4d06      	ldr	r5, [pc, #24]	@ (801197c <_sbrk_r+0x1c>)
 8011964:	2300      	movs	r3, #0
 8011966:	4604      	mov	r4, r0
 8011968:	4608      	mov	r0, r1
 801196a:	602b      	str	r3, [r5, #0]
 801196c:	f7f5 faba 	bl	8006ee4 <_sbrk>
 8011970:	1c43      	adds	r3, r0, #1
 8011972:	d102      	bne.n	801197a <_sbrk_r+0x1a>
 8011974:	682b      	ldr	r3, [r5, #0]
 8011976:	b103      	cbz	r3, 801197a <_sbrk_r+0x1a>
 8011978:	6023      	str	r3, [r4, #0]
 801197a:	bd38      	pop	{r3, r4, r5, pc}
 801197c:	200055e0 	.word	0x200055e0

08011980 <__assert_func>:
 8011980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011982:	4614      	mov	r4, r2
 8011984:	461a      	mov	r2, r3
 8011986:	4b09      	ldr	r3, [pc, #36]	@ (80119ac <__assert_func+0x2c>)
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	4605      	mov	r5, r0
 801198c:	68d8      	ldr	r0, [r3, #12]
 801198e:	b954      	cbnz	r4, 80119a6 <__assert_func+0x26>
 8011990:	4b07      	ldr	r3, [pc, #28]	@ (80119b0 <__assert_func+0x30>)
 8011992:	461c      	mov	r4, r3
 8011994:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011998:	9100      	str	r1, [sp, #0]
 801199a:	462b      	mov	r3, r5
 801199c:	4905      	ldr	r1, [pc, #20]	@ (80119b4 <__assert_func+0x34>)
 801199e:	f000 f86f 	bl	8011a80 <fiprintf>
 80119a2:	f000 f87f 	bl	8011aa4 <abort>
 80119a6:	4b04      	ldr	r3, [pc, #16]	@ (80119b8 <__assert_func+0x38>)
 80119a8:	e7f4      	b.n	8011994 <__assert_func+0x14>
 80119aa:	bf00      	nop
 80119ac:	2000015c 	.word	0x2000015c
 80119b0:	08013dc6 	.word	0x08013dc6
 80119b4:	08013d98 	.word	0x08013d98
 80119b8:	08013d8b 	.word	0x08013d8b

080119bc <_calloc_r>:
 80119bc:	b570      	push	{r4, r5, r6, lr}
 80119be:	fba1 5402 	umull	r5, r4, r1, r2
 80119c2:	b93c      	cbnz	r4, 80119d4 <_calloc_r+0x18>
 80119c4:	4629      	mov	r1, r5
 80119c6:	f7ff f99f 	bl	8010d08 <_malloc_r>
 80119ca:	4606      	mov	r6, r0
 80119cc:	b928      	cbnz	r0, 80119da <_calloc_r+0x1e>
 80119ce:	2600      	movs	r6, #0
 80119d0:	4630      	mov	r0, r6
 80119d2:	bd70      	pop	{r4, r5, r6, pc}
 80119d4:	220c      	movs	r2, #12
 80119d6:	6002      	str	r2, [r0, #0]
 80119d8:	e7f9      	b.n	80119ce <_calloc_r+0x12>
 80119da:	462a      	mov	r2, r5
 80119dc:	4621      	mov	r1, r4
 80119de:	f7fe fa44 	bl	800fe6a <memset>
 80119e2:	e7f5      	b.n	80119d0 <_calloc_r+0x14>

080119e4 <__ascii_mbtowc>:
 80119e4:	b082      	sub	sp, #8
 80119e6:	b901      	cbnz	r1, 80119ea <__ascii_mbtowc+0x6>
 80119e8:	a901      	add	r1, sp, #4
 80119ea:	b142      	cbz	r2, 80119fe <__ascii_mbtowc+0x1a>
 80119ec:	b14b      	cbz	r3, 8011a02 <__ascii_mbtowc+0x1e>
 80119ee:	7813      	ldrb	r3, [r2, #0]
 80119f0:	600b      	str	r3, [r1, #0]
 80119f2:	7812      	ldrb	r2, [r2, #0]
 80119f4:	1e10      	subs	r0, r2, #0
 80119f6:	bf18      	it	ne
 80119f8:	2001      	movne	r0, #1
 80119fa:	b002      	add	sp, #8
 80119fc:	4770      	bx	lr
 80119fe:	4610      	mov	r0, r2
 8011a00:	e7fb      	b.n	80119fa <__ascii_mbtowc+0x16>
 8011a02:	f06f 0001 	mvn.w	r0, #1
 8011a06:	e7f8      	b.n	80119fa <__ascii_mbtowc+0x16>

08011a08 <_realloc_r>:
 8011a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a0c:	4680      	mov	r8, r0
 8011a0e:	4615      	mov	r5, r2
 8011a10:	460c      	mov	r4, r1
 8011a12:	b921      	cbnz	r1, 8011a1e <_realloc_r+0x16>
 8011a14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a18:	4611      	mov	r1, r2
 8011a1a:	f7ff b975 	b.w	8010d08 <_malloc_r>
 8011a1e:	b92a      	cbnz	r2, 8011a2c <_realloc_r+0x24>
 8011a20:	f7ff f8fe 	bl	8010c20 <_free_r>
 8011a24:	2400      	movs	r4, #0
 8011a26:	4620      	mov	r0, r4
 8011a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a2c:	f000 f841 	bl	8011ab2 <_malloc_usable_size_r>
 8011a30:	4285      	cmp	r5, r0
 8011a32:	4606      	mov	r6, r0
 8011a34:	d802      	bhi.n	8011a3c <_realloc_r+0x34>
 8011a36:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011a3a:	d8f4      	bhi.n	8011a26 <_realloc_r+0x1e>
 8011a3c:	4629      	mov	r1, r5
 8011a3e:	4640      	mov	r0, r8
 8011a40:	f7ff f962 	bl	8010d08 <_malloc_r>
 8011a44:	4607      	mov	r7, r0
 8011a46:	2800      	cmp	r0, #0
 8011a48:	d0ec      	beq.n	8011a24 <_realloc_r+0x1c>
 8011a4a:	42b5      	cmp	r5, r6
 8011a4c:	462a      	mov	r2, r5
 8011a4e:	4621      	mov	r1, r4
 8011a50:	bf28      	it	cs
 8011a52:	4632      	movcs	r2, r6
 8011a54:	f7fe fa89 	bl	800ff6a <memcpy>
 8011a58:	4621      	mov	r1, r4
 8011a5a:	4640      	mov	r0, r8
 8011a5c:	f7ff f8e0 	bl	8010c20 <_free_r>
 8011a60:	463c      	mov	r4, r7
 8011a62:	e7e0      	b.n	8011a26 <_realloc_r+0x1e>

08011a64 <__ascii_wctomb>:
 8011a64:	4603      	mov	r3, r0
 8011a66:	4608      	mov	r0, r1
 8011a68:	b141      	cbz	r1, 8011a7c <__ascii_wctomb+0x18>
 8011a6a:	2aff      	cmp	r2, #255	@ 0xff
 8011a6c:	d904      	bls.n	8011a78 <__ascii_wctomb+0x14>
 8011a6e:	228a      	movs	r2, #138	@ 0x8a
 8011a70:	601a      	str	r2, [r3, #0]
 8011a72:	f04f 30ff 	mov.w	r0, #4294967295
 8011a76:	4770      	bx	lr
 8011a78:	700a      	strb	r2, [r1, #0]
 8011a7a:	2001      	movs	r0, #1
 8011a7c:	4770      	bx	lr
	...

08011a80 <fiprintf>:
 8011a80:	b40e      	push	{r1, r2, r3}
 8011a82:	b503      	push	{r0, r1, lr}
 8011a84:	4601      	mov	r1, r0
 8011a86:	ab03      	add	r3, sp, #12
 8011a88:	4805      	ldr	r0, [pc, #20]	@ (8011aa0 <fiprintf+0x20>)
 8011a8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a8e:	6800      	ldr	r0, [r0, #0]
 8011a90:	9301      	str	r3, [sp, #4]
 8011a92:	f000 f83f 	bl	8011b14 <_vfiprintf_r>
 8011a96:	b002      	add	sp, #8
 8011a98:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a9c:	b003      	add	sp, #12
 8011a9e:	4770      	bx	lr
 8011aa0:	2000015c 	.word	0x2000015c

08011aa4 <abort>:
 8011aa4:	b508      	push	{r3, lr}
 8011aa6:	2006      	movs	r0, #6
 8011aa8:	f000 fa08 	bl	8011ebc <raise>
 8011aac:	2001      	movs	r0, #1
 8011aae:	f7f5 f9a1 	bl	8006df4 <_exit>

08011ab2 <_malloc_usable_size_r>:
 8011ab2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ab6:	1f18      	subs	r0, r3, #4
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	bfbc      	itt	lt
 8011abc:	580b      	ldrlt	r3, [r1, r0]
 8011abe:	18c0      	addlt	r0, r0, r3
 8011ac0:	4770      	bx	lr

08011ac2 <__sfputc_r>:
 8011ac2:	6893      	ldr	r3, [r2, #8]
 8011ac4:	3b01      	subs	r3, #1
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	b410      	push	{r4}
 8011aca:	6093      	str	r3, [r2, #8]
 8011acc:	da08      	bge.n	8011ae0 <__sfputc_r+0x1e>
 8011ace:	6994      	ldr	r4, [r2, #24]
 8011ad0:	42a3      	cmp	r3, r4
 8011ad2:	db01      	blt.n	8011ad8 <__sfputc_r+0x16>
 8011ad4:	290a      	cmp	r1, #10
 8011ad6:	d103      	bne.n	8011ae0 <__sfputc_r+0x1e>
 8011ad8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011adc:	f000 b932 	b.w	8011d44 <__swbuf_r>
 8011ae0:	6813      	ldr	r3, [r2, #0]
 8011ae2:	1c58      	adds	r0, r3, #1
 8011ae4:	6010      	str	r0, [r2, #0]
 8011ae6:	7019      	strb	r1, [r3, #0]
 8011ae8:	4608      	mov	r0, r1
 8011aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011aee:	4770      	bx	lr

08011af0 <__sfputs_r>:
 8011af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011af2:	4606      	mov	r6, r0
 8011af4:	460f      	mov	r7, r1
 8011af6:	4614      	mov	r4, r2
 8011af8:	18d5      	adds	r5, r2, r3
 8011afa:	42ac      	cmp	r4, r5
 8011afc:	d101      	bne.n	8011b02 <__sfputs_r+0x12>
 8011afe:	2000      	movs	r0, #0
 8011b00:	e007      	b.n	8011b12 <__sfputs_r+0x22>
 8011b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b06:	463a      	mov	r2, r7
 8011b08:	4630      	mov	r0, r6
 8011b0a:	f7ff ffda 	bl	8011ac2 <__sfputc_r>
 8011b0e:	1c43      	adds	r3, r0, #1
 8011b10:	d1f3      	bne.n	8011afa <__sfputs_r+0xa>
 8011b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011b14 <_vfiprintf_r>:
 8011b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b18:	460d      	mov	r5, r1
 8011b1a:	b09d      	sub	sp, #116	@ 0x74
 8011b1c:	4614      	mov	r4, r2
 8011b1e:	4698      	mov	r8, r3
 8011b20:	4606      	mov	r6, r0
 8011b22:	b118      	cbz	r0, 8011b2c <_vfiprintf_r+0x18>
 8011b24:	6a03      	ldr	r3, [r0, #32]
 8011b26:	b90b      	cbnz	r3, 8011b2c <_vfiprintf_r+0x18>
 8011b28:	f7fe f8d2 	bl	800fcd0 <__sinit>
 8011b2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b2e:	07d9      	lsls	r1, r3, #31
 8011b30:	d405      	bmi.n	8011b3e <_vfiprintf_r+0x2a>
 8011b32:	89ab      	ldrh	r3, [r5, #12]
 8011b34:	059a      	lsls	r2, r3, #22
 8011b36:	d402      	bmi.n	8011b3e <_vfiprintf_r+0x2a>
 8011b38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b3a:	f7fe fa14 	bl	800ff66 <__retarget_lock_acquire_recursive>
 8011b3e:	89ab      	ldrh	r3, [r5, #12]
 8011b40:	071b      	lsls	r3, r3, #28
 8011b42:	d501      	bpl.n	8011b48 <_vfiprintf_r+0x34>
 8011b44:	692b      	ldr	r3, [r5, #16]
 8011b46:	b99b      	cbnz	r3, 8011b70 <_vfiprintf_r+0x5c>
 8011b48:	4629      	mov	r1, r5
 8011b4a:	4630      	mov	r0, r6
 8011b4c:	f000 f938 	bl	8011dc0 <__swsetup_r>
 8011b50:	b170      	cbz	r0, 8011b70 <_vfiprintf_r+0x5c>
 8011b52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b54:	07dc      	lsls	r4, r3, #31
 8011b56:	d504      	bpl.n	8011b62 <_vfiprintf_r+0x4e>
 8011b58:	f04f 30ff 	mov.w	r0, #4294967295
 8011b5c:	b01d      	add	sp, #116	@ 0x74
 8011b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b62:	89ab      	ldrh	r3, [r5, #12]
 8011b64:	0598      	lsls	r0, r3, #22
 8011b66:	d4f7      	bmi.n	8011b58 <_vfiprintf_r+0x44>
 8011b68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b6a:	f7fe f9fd 	bl	800ff68 <__retarget_lock_release_recursive>
 8011b6e:	e7f3      	b.n	8011b58 <_vfiprintf_r+0x44>
 8011b70:	2300      	movs	r3, #0
 8011b72:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b74:	2320      	movs	r3, #32
 8011b76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011b7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b7e:	2330      	movs	r3, #48	@ 0x30
 8011b80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011d30 <_vfiprintf_r+0x21c>
 8011b84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011b88:	f04f 0901 	mov.w	r9, #1
 8011b8c:	4623      	mov	r3, r4
 8011b8e:	469a      	mov	sl, r3
 8011b90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b94:	b10a      	cbz	r2, 8011b9a <_vfiprintf_r+0x86>
 8011b96:	2a25      	cmp	r2, #37	@ 0x25
 8011b98:	d1f9      	bne.n	8011b8e <_vfiprintf_r+0x7a>
 8011b9a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b9e:	d00b      	beq.n	8011bb8 <_vfiprintf_r+0xa4>
 8011ba0:	465b      	mov	r3, fp
 8011ba2:	4622      	mov	r2, r4
 8011ba4:	4629      	mov	r1, r5
 8011ba6:	4630      	mov	r0, r6
 8011ba8:	f7ff ffa2 	bl	8011af0 <__sfputs_r>
 8011bac:	3001      	adds	r0, #1
 8011bae:	f000 80a7 	beq.w	8011d00 <_vfiprintf_r+0x1ec>
 8011bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011bb4:	445a      	add	r2, fp
 8011bb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8011bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	f000 809f 	beq.w	8011d00 <_vfiprintf_r+0x1ec>
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8011bc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bcc:	f10a 0a01 	add.w	sl, sl, #1
 8011bd0:	9304      	str	r3, [sp, #16]
 8011bd2:	9307      	str	r3, [sp, #28]
 8011bd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011bd8:	931a      	str	r3, [sp, #104]	@ 0x68
 8011bda:	4654      	mov	r4, sl
 8011bdc:	2205      	movs	r2, #5
 8011bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011be2:	4853      	ldr	r0, [pc, #332]	@ (8011d30 <_vfiprintf_r+0x21c>)
 8011be4:	f7ee faf4 	bl	80001d0 <memchr>
 8011be8:	9a04      	ldr	r2, [sp, #16]
 8011bea:	b9d8      	cbnz	r0, 8011c24 <_vfiprintf_r+0x110>
 8011bec:	06d1      	lsls	r1, r2, #27
 8011bee:	bf44      	itt	mi
 8011bf0:	2320      	movmi	r3, #32
 8011bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011bf6:	0713      	lsls	r3, r2, #28
 8011bf8:	bf44      	itt	mi
 8011bfa:	232b      	movmi	r3, #43	@ 0x2b
 8011bfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c00:	f89a 3000 	ldrb.w	r3, [sl]
 8011c04:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c06:	d015      	beq.n	8011c34 <_vfiprintf_r+0x120>
 8011c08:	9a07      	ldr	r2, [sp, #28]
 8011c0a:	4654      	mov	r4, sl
 8011c0c:	2000      	movs	r0, #0
 8011c0e:	f04f 0c0a 	mov.w	ip, #10
 8011c12:	4621      	mov	r1, r4
 8011c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c18:	3b30      	subs	r3, #48	@ 0x30
 8011c1a:	2b09      	cmp	r3, #9
 8011c1c:	d94b      	bls.n	8011cb6 <_vfiprintf_r+0x1a2>
 8011c1e:	b1b0      	cbz	r0, 8011c4e <_vfiprintf_r+0x13a>
 8011c20:	9207      	str	r2, [sp, #28]
 8011c22:	e014      	b.n	8011c4e <_vfiprintf_r+0x13a>
 8011c24:	eba0 0308 	sub.w	r3, r0, r8
 8011c28:	fa09 f303 	lsl.w	r3, r9, r3
 8011c2c:	4313      	orrs	r3, r2
 8011c2e:	9304      	str	r3, [sp, #16]
 8011c30:	46a2      	mov	sl, r4
 8011c32:	e7d2      	b.n	8011bda <_vfiprintf_r+0xc6>
 8011c34:	9b03      	ldr	r3, [sp, #12]
 8011c36:	1d19      	adds	r1, r3, #4
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	9103      	str	r1, [sp, #12]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	bfbb      	ittet	lt
 8011c40:	425b      	neglt	r3, r3
 8011c42:	f042 0202 	orrlt.w	r2, r2, #2
 8011c46:	9307      	strge	r3, [sp, #28]
 8011c48:	9307      	strlt	r3, [sp, #28]
 8011c4a:	bfb8      	it	lt
 8011c4c:	9204      	strlt	r2, [sp, #16]
 8011c4e:	7823      	ldrb	r3, [r4, #0]
 8011c50:	2b2e      	cmp	r3, #46	@ 0x2e
 8011c52:	d10a      	bne.n	8011c6a <_vfiprintf_r+0x156>
 8011c54:	7863      	ldrb	r3, [r4, #1]
 8011c56:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c58:	d132      	bne.n	8011cc0 <_vfiprintf_r+0x1ac>
 8011c5a:	9b03      	ldr	r3, [sp, #12]
 8011c5c:	1d1a      	adds	r2, r3, #4
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	9203      	str	r2, [sp, #12]
 8011c62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011c66:	3402      	adds	r4, #2
 8011c68:	9305      	str	r3, [sp, #20]
 8011c6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011d40 <_vfiprintf_r+0x22c>
 8011c6e:	7821      	ldrb	r1, [r4, #0]
 8011c70:	2203      	movs	r2, #3
 8011c72:	4650      	mov	r0, sl
 8011c74:	f7ee faac 	bl	80001d0 <memchr>
 8011c78:	b138      	cbz	r0, 8011c8a <_vfiprintf_r+0x176>
 8011c7a:	9b04      	ldr	r3, [sp, #16]
 8011c7c:	eba0 000a 	sub.w	r0, r0, sl
 8011c80:	2240      	movs	r2, #64	@ 0x40
 8011c82:	4082      	lsls	r2, r0
 8011c84:	4313      	orrs	r3, r2
 8011c86:	3401      	adds	r4, #1
 8011c88:	9304      	str	r3, [sp, #16]
 8011c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c8e:	4829      	ldr	r0, [pc, #164]	@ (8011d34 <_vfiprintf_r+0x220>)
 8011c90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011c94:	2206      	movs	r2, #6
 8011c96:	f7ee fa9b 	bl	80001d0 <memchr>
 8011c9a:	2800      	cmp	r0, #0
 8011c9c:	d03f      	beq.n	8011d1e <_vfiprintf_r+0x20a>
 8011c9e:	4b26      	ldr	r3, [pc, #152]	@ (8011d38 <_vfiprintf_r+0x224>)
 8011ca0:	bb1b      	cbnz	r3, 8011cea <_vfiprintf_r+0x1d6>
 8011ca2:	9b03      	ldr	r3, [sp, #12]
 8011ca4:	3307      	adds	r3, #7
 8011ca6:	f023 0307 	bic.w	r3, r3, #7
 8011caa:	3308      	adds	r3, #8
 8011cac:	9303      	str	r3, [sp, #12]
 8011cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cb0:	443b      	add	r3, r7
 8011cb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011cb4:	e76a      	b.n	8011b8c <_vfiprintf_r+0x78>
 8011cb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cba:	460c      	mov	r4, r1
 8011cbc:	2001      	movs	r0, #1
 8011cbe:	e7a8      	b.n	8011c12 <_vfiprintf_r+0xfe>
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	3401      	adds	r4, #1
 8011cc4:	9305      	str	r3, [sp, #20]
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	f04f 0c0a 	mov.w	ip, #10
 8011ccc:	4620      	mov	r0, r4
 8011cce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cd2:	3a30      	subs	r2, #48	@ 0x30
 8011cd4:	2a09      	cmp	r2, #9
 8011cd6:	d903      	bls.n	8011ce0 <_vfiprintf_r+0x1cc>
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d0c6      	beq.n	8011c6a <_vfiprintf_r+0x156>
 8011cdc:	9105      	str	r1, [sp, #20]
 8011cde:	e7c4      	b.n	8011c6a <_vfiprintf_r+0x156>
 8011ce0:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ce4:	4604      	mov	r4, r0
 8011ce6:	2301      	movs	r3, #1
 8011ce8:	e7f0      	b.n	8011ccc <_vfiprintf_r+0x1b8>
 8011cea:	ab03      	add	r3, sp, #12
 8011cec:	9300      	str	r3, [sp, #0]
 8011cee:	462a      	mov	r2, r5
 8011cf0:	4b12      	ldr	r3, [pc, #72]	@ (8011d3c <_vfiprintf_r+0x228>)
 8011cf2:	a904      	add	r1, sp, #16
 8011cf4:	4630      	mov	r0, r6
 8011cf6:	f7fd fba7 	bl	800f448 <_printf_float>
 8011cfa:	4607      	mov	r7, r0
 8011cfc:	1c78      	adds	r0, r7, #1
 8011cfe:	d1d6      	bne.n	8011cae <_vfiprintf_r+0x19a>
 8011d00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011d02:	07d9      	lsls	r1, r3, #31
 8011d04:	d405      	bmi.n	8011d12 <_vfiprintf_r+0x1fe>
 8011d06:	89ab      	ldrh	r3, [r5, #12]
 8011d08:	059a      	lsls	r2, r3, #22
 8011d0a:	d402      	bmi.n	8011d12 <_vfiprintf_r+0x1fe>
 8011d0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d0e:	f7fe f92b 	bl	800ff68 <__retarget_lock_release_recursive>
 8011d12:	89ab      	ldrh	r3, [r5, #12]
 8011d14:	065b      	lsls	r3, r3, #25
 8011d16:	f53f af1f 	bmi.w	8011b58 <_vfiprintf_r+0x44>
 8011d1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011d1c:	e71e      	b.n	8011b5c <_vfiprintf_r+0x48>
 8011d1e:	ab03      	add	r3, sp, #12
 8011d20:	9300      	str	r3, [sp, #0]
 8011d22:	462a      	mov	r2, r5
 8011d24:	4b05      	ldr	r3, [pc, #20]	@ (8011d3c <_vfiprintf_r+0x228>)
 8011d26:	a904      	add	r1, sp, #16
 8011d28:	4630      	mov	r0, r6
 8011d2a:	f7fd fe25 	bl	800f978 <_printf_i>
 8011d2e:	e7e4      	b.n	8011cfa <_vfiprintf_r+0x1e6>
 8011d30:	08013d70 	.word	0x08013d70
 8011d34:	08013d7a 	.word	0x08013d7a
 8011d38:	0800f449 	.word	0x0800f449
 8011d3c:	08011af1 	.word	0x08011af1
 8011d40:	08013d76 	.word	0x08013d76

08011d44 <__swbuf_r>:
 8011d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d46:	460e      	mov	r6, r1
 8011d48:	4614      	mov	r4, r2
 8011d4a:	4605      	mov	r5, r0
 8011d4c:	b118      	cbz	r0, 8011d56 <__swbuf_r+0x12>
 8011d4e:	6a03      	ldr	r3, [r0, #32]
 8011d50:	b90b      	cbnz	r3, 8011d56 <__swbuf_r+0x12>
 8011d52:	f7fd ffbd 	bl	800fcd0 <__sinit>
 8011d56:	69a3      	ldr	r3, [r4, #24]
 8011d58:	60a3      	str	r3, [r4, #8]
 8011d5a:	89a3      	ldrh	r3, [r4, #12]
 8011d5c:	071a      	lsls	r2, r3, #28
 8011d5e:	d501      	bpl.n	8011d64 <__swbuf_r+0x20>
 8011d60:	6923      	ldr	r3, [r4, #16]
 8011d62:	b943      	cbnz	r3, 8011d76 <__swbuf_r+0x32>
 8011d64:	4621      	mov	r1, r4
 8011d66:	4628      	mov	r0, r5
 8011d68:	f000 f82a 	bl	8011dc0 <__swsetup_r>
 8011d6c:	b118      	cbz	r0, 8011d76 <__swbuf_r+0x32>
 8011d6e:	f04f 37ff 	mov.w	r7, #4294967295
 8011d72:	4638      	mov	r0, r7
 8011d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d76:	6823      	ldr	r3, [r4, #0]
 8011d78:	6922      	ldr	r2, [r4, #16]
 8011d7a:	1a98      	subs	r0, r3, r2
 8011d7c:	6963      	ldr	r3, [r4, #20]
 8011d7e:	b2f6      	uxtb	r6, r6
 8011d80:	4283      	cmp	r3, r0
 8011d82:	4637      	mov	r7, r6
 8011d84:	dc05      	bgt.n	8011d92 <__swbuf_r+0x4e>
 8011d86:	4621      	mov	r1, r4
 8011d88:	4628      	mov	r0, r5
 8011d8a:	f7ff fda7 	bl	80118dc <_fflush_r>
 8011d8e:	2800      	cmp	r0, #0
 8011d90:	d1ed      	bne.n	8011d6e <__swbuf_r+0x2a>
 8011d92:	68a3      	ldr	r3, [r4, #8]
 8011d94:	3b01      	subs	r3, #1
 8011d96:	60a3      	str	r3, [r4, #8]
 8011d98:	6823      	ldr	r3, [r4, #0]
 8011d9a:	1c5a      	adds	r2, r3, #1
 8011d9c:	6022      	str	r2, [r4, #0]
 8011d9e:	701e      	strb	r6, [r3, #0]
 8011da0:	6962      	ldr	r2, [r4, #20]
 8011da2:	1c43      	adds	r3, r0, #1
 8011da4:	429a      	cmp	r2, r3
 8011da6:	d004      	beq.n	8011db2 <__swbuf_r+0x6e>
 8011da8:	89a3      	ldrh	r3, [r4, #12]
 8011daa:	07db      	lsls	r3, r3, #31
 8011dac:	d5e1      	bpl.n	8011d72 <__swbuf_r+0x2e>
 8011dae:	2e0a      	cmp	r6, #10
 8011db0:	d1df      	bne.n	8011d72 <__swbuf_r+0x2e>
 8011db2:	4621      	mov	r1, r4
 8011db4:	4628      	mov	r0, r5
 8011db6:	f7ff fd91 	bl	80118dc <_fflush_r>
 8011dba:	2800      	cmp	r0, #0
 8011dbc:	d0d9      	beq.n	8011d72 <__swbuf_r+0x2e>
 8011dbe:	e7d6      	b.n	8011d6e <__swbuf_r+0x2a>

08011dc0 <__swsetup_r>:
 8011dc0:	b538      	push	{r3, r4, r5, lr}
 8011dc2:	4b29      	ldr	r3, [pc, #164]	@ (8011e68 <__swsetup_r+0xa8>)
 8011dc4:	4605      	mov	r5, r0
 8011dc6:	6818      	ldr	r0, [r3, #0]
 8011dc8:	460c      	mov	r4, r1
 8011dca:	b118      	cbz	r0, 8011dd4 <__swsetup_r+0x14>
 8011dcc:	6a03      	ldr	r3, [r0, #32]
 8011dce:	b90b      	cbnz	r3, 8011dd4 <__swsetup_r+0x14>
 8011dd0:	f7fd ff7e 	bl	800fcd0 <__sinit>
 8011dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dd8:	0719      	lsls	r1, r3, #28
 8011dda:	d422      	bmi.n	8011e22 <__swsetup_r+0x62>
 8011ddc:	06da      	lsls	r2, r3, #27
 8011dde:	d407      	bmi.n	8011df0 <__swsetup_r+0x30>
 8011de0:	2209      	movs	r2, #9
 8011de2:	602a      	str	r2, [r5, #0]
 8011de4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011de8:	81a3      	strh	r3, [r4, #12]
 8011dea:	f04f 30ff 	mov.w	r0, #4294967295
 8011dee:	e033      	b.n	8011e58 <__swsetup_r+0x98>
 8011df0:	0758      	lsls	r0, r3, #29
 8011df2:	d512      	bpl.n	8011e1a <__swsetup_r+0x5a>
 8011df4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011df6:	b141      	cbz	r1, 8011e0a <__swsetup_r+0x4a>
 8011df8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011dfc:	4299      	cmp	r1, r3
 8011dfe:	d002      	beq.n	8011e06 <__swsetup_r+0x46>
 8011e00:	4628      	mov	r0, r5
 8011e02:	f7fe ff0d 	bl	8010c20 <_free_r>
 8011e06:	2300      	movs	r3, #0
 8011e08:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e0a:	89a3      	ldrh	r3, [r4, #12]
 8011e0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e10:	81a3      	strh	r3, [r4, #12]
 8011e12:	2300      	movs	r3, #0
 8011e14:	6063      	str	r3, [r4, #4]
 8011e16:	6923      	ldr	r3, [r4, #16]
 8011e18:	6023      	str	r3, [r4, #0]
 8011e1a:	89a3      	ldrh	r3, [r4, #12]
 8011e1c:	f043 0308 	orr.w	r3, r3, #8
 8011e20:	81a3      	strh	r3, [r4, #12]
 8011e22:	6923      	ldr	r3, [r4, #16]
 8011e24:	b94b      	cbnz	r3, 8011e3a <__swsetup_r+0x7a>
 8011e26:	89a3      	ldrh	r3, [r4, #12]
 8011e28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e30:	d003      	beq.n	8011e3a <__swsetup_r+0x7a>
 8011e32:	4621      	mov	r1, r4
 8011e34:	4628      	mov	r0, r5
 8011e36:	f000 f883 	bl	8011f40 <__smakebuf_r>
 8011e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e3e:	f013 0201 	ands.w	r2, r3, #1
 8011e42:	d00a      	beq.n	8011e5a <__swsetup_r+0x9a>
 8011e44:	2200      	movs	r2, #0
 8011e46:	60a2      	str	r2, [r4, #8]
 8011e48:	6962      	ldr	r2, [r4, #20]
 8011e4a:	4252      	negs	r2, r2
 8011e4c:	61a2      	str	r2, [r4, #24]
 8011e4e:	6922      	ldr	r2, [r4, #16]
 8011e50:	b942      	cbnz	r2, 8011e64 <__swsetup_r+0xa4>
 8011e52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011e56:	d1c5      	bne.n	8011de4 <__swsetup_r+0x24>
 8011e58:	bd38      	pop	{r3, r4, r5, pc}
 8011e5a:	0799      	lsls	r1, r3, #30
 8011e5c:	bf58      	it	pl
 8011e5e:	6962      	ldrpl	r2, [r4, #20]
 8011e60:	60a2      	str	r2, [r4, #8]
 8011e62:	e7f4      	b.n	8011e4e <__swsetup_r+0x8e>
 8011e64:	2000      	movs	r0, #0
 8011e66:	e7f7      	b.n	8011e58 <__swsetup_r+0x98>
 8011e68:	2000015c 	.word	0x2000015c

08011e6c <_raise_r>:
 8011e6c:	291f      	cmp	r1, #31
 8011e6e:	b538      	push	{r3, r4, r5, lr}
 8011e70:	4605      	mov	r5, r0
 8011e72:	460c      	mov	r4, r1
 8011e74:	d904      	bls.n	8011e80 <_raise_r+0x14>
 8011e76:	2316      	movs	r3, #22
 8011e78:	6003      	str	r3, [r0, #0]
 8011e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7e:	bd38      	pop	{r3, r4, r5, pc}
 8011e80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e82:	b112      	cbz	r2, 8011e8a <_raise_r+0x1e>
 8011e84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e88:	b94b      	cbnz	r3, 8011e9e <_raise_r+0x32>
 8011e8a:	4628      	mov	r0, r5
 8011e8c:	f000 f830 	bl	8011ef0 <_getpid_r>
 8011e90:	4622      	mov	r2, r4
 8011e92:	4601      	mov	r1, r0
 8011e94:	4628      	mov	r0, r5
 8011e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e9a:	f000 b817 	b.w	8011ecc <_kill_r>
 8011e9e:	2b01      	cmp	r3, #1
 8011ea0:	d00a      	beq.n	8011eb8 <_raise_r+0x4c>
 8011ea2:	1c59      	adds	r1, r3, #1
 8011ea4:	d103      	bne.n	8011eae <_raise_r+0x42>
 8011ea6:	2316      	movs	r3, #22
 8011ea8:	6003      	str	r3, [r0, #0]
 8011eaa:	2001      	movs	r0, #1
 8011eac:	e7e7      	b.n	8011e7e <_raise_r+0x12>
 8011eae:	2100      	movs	r1, #0
 8011eb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011eb4:	4620      	mov	r0, r4
 8011eb6:	4798      	blx	r3
 8011eb8:	2000      	movs	r0, #0
 8011eba:	e7e0      	b.n	8011e7e <_raise_r+0x12>

08011ebc <raise>:
 8011ebc:	4b02      	ldr	r3, [pc, #8]	@ (8011ec8 <raise+0xc>)
 8011ebe:	4601      	mov	r1, r0
 8011ec0:	6818      	ldr	r0, [r3, #0]
 8011ec2:	f7ff bfd3 	b.w	8011e6c <_raise_r>
 8011ec6:	bf00      	nop
 8011ec8:	2000015c 	.word	0x2000015c

08011ecc <_kill_r>:
 8011ecc:	b538      	push	{r3, r4, r5, lr}
 8011ece:	4d07      	ldr	r5, [pc, #28]	@ (8011eec <_kill_r+0x20>)
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	4604      	mov	r4, r0
 8011ed4:	4608      	mov	r0, r1
 8011ed6:	4611      	mov	r1, r2
 8011ed8:	602b      	str	r3, [r5, #0]
 8011eda:	f7f4 ff7b 	bl	8006dd4 <_kill>
 8011ede:	1c43      	adds	r3, r0, #1
 8011ee0:	d102      	bne.n	8011ee8 <_kill_r+0x1c>
 8011ee2:	682b      	ldr	r3, [r5, #0]
 8011ee4:	b103      	cbz	r3, 8011ee8 <_kill_r+0x1c>
 8011ee6:	6023      	str	r3, [r4, #0]
 8011ee8:	bd38      	pop	{r3, r4, r5, pc}
 8011eea:	bf00      	nop
 8011eec:	200055e0 	.word	0x200055e0

08011ef0 <_getpid_r>:
 8011ef0:	f7f4 bf68 	b.w	8006dc4 <_getpid>

08011ef4 <__swhatbuf_r>:
 8011ef4:	b570      	push	{r4, r5, r6, lr}
 8011ef6:	460c      	mov	r4, r1
 8011ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011efc:	2900      	cmp	r1, #0
 8011efe:	b096      	sub	sp, #88	@ 0x58
 8011f00:	4615      	mov	r5, r2
 8011f02:	461e      	mov	r6, r3
 8011f04:	da0d      	bge.n	8011f22 <__swhatbuf_r+0x2e>
 8011f06:	89a3      	ldrh	r3, [r4, #12]
 8011f08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011f0c:	f04f 0100 	mov.w	r1, #0
 8011f10:	bf14      	ite	ne
 8011f12:	2340      	movne	r3, #64	@ 0x40
 8011f14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011f18:	2000      	movs	r0, #0
 8011f1a:	6031      	str	r1, [r6, #0]
 8011f1c:	602b      	str	r3, [r5, #0]
 8011f1e:	b016      	add	sp, #88	@ 0x58
 8011f20:	bd70      	pop	{r4, r5, r6, pc}
 8011f22:	466a      	mov	r2, sp
 8011f24:	f000 f848 	bl	8011fb8 <_fstat_r>
 8011f28:	2800      	cmp	r0, #0
 8011f2a:	dbec      	blt.n	8011f06 <__swhatbuf_r+0x12>
 8011f2c:	9901      	ldr	r1, [sp, #4]
 8011f2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011f32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011f36:	4259      	negs	r1, r3
 8011f38:	4159      	adcs	r1, r3
 8011f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f3e:	e7eb      	b.n	8011f18 <__swhatbuf_r+0x24>

08011f40 <__smakebuf_r>:
 8011f40:	898b      	ldrh	r3, [r1, #12]
 8011f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f44:	079d      	lsls	r5, r3, #30
 8011f46:	4606      	mov	r6, r0
 8011f48:	460c      	mov	r4, r1
 8011f4a:	d507      	bpl.n	8011f5c <__smakebuf_r+0x1c>
 8011f4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011f50:	6023      	str	r3, [r4, #0]
 8011f52:	6123      	str	r3, [r4, #16]
 8011f54:	2301      	movs	r3, #1
 8011f56:	6163      	str	r3, [r4, #20]
 8011f58:	b003      	add	sp, #12
 8011f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f5c:	ab01      	add	r3, sp, #4
 8011f5e:	466a      	mov	r2, sp
 8011f60:	f7ff ffc8 	bl	8011ef4 <__swhatbuf_r>
 8011f64:	9f00      	ldr	r7, [sp, #0]
 8011f66:	4605      	mov	r5, r0
 8011f68:	4639      	mov	r1, r7
 8011f6a:	4630      	mov	r0, r6
 8011f6c:	f7fe fecc 	bl	8010d08 <_malloc_r>
 8011f70:	b948      	cbnz	r0, 8011f86 <__smakebuf_r+0x46>
 8011f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f76:	059a      	lsls	r2, r3, #22
 8011f78:	d4ee      	bmi.n	8011f58 <__smakebuf_r+0x18>
 8011f7a:	f023 0303 	bic.w	r3, r3, #3
 8011f7e:	f043 0302 	orr.w	r3, r3, #2
 8011f82:	81a3      	strh	r3, [r4, #12]
 8011f84:	e7e2      	b.n	8011f4c <__smakebuf_r+0xc>
 8011f86:	89a3      	ldrh	r3, [r4, #12]
 8011f88:	6020      	str	r0, [r4, #0]
 8011f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f8e:	81a3      	strh	r3, [r4, #12]
 8011f90:	9b01      	ldr	r3, [sp, #4]
 8011f92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f96:	b15b      	cbz	r3, 8011fb0 <__smakebuf_r+0x70>
 8011f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f9c:	4630      	mov	r0, r6
 8011f9e:	f000 f81d 	bl	8011fdc <_isatty_r>
 8011fa2:	b128      	cbz	r0, 8011fb0 <__smakebuf_r+0x70>
 8011fa4:	89a3      	ldrh	r3, [r4, #12]
 8011fa6:	f023 0303 	bic.w	r3, r3, #3
 8011faa:	f043 0301 	orr.w	r3, r3, #1
 8011fae:	81a3      	strh	r3, [r4, #12]
 8011fb0:	89a3      	ldrh	r3, [r4, #12]
 8011fb2:	431d      	orrs	r5, r3
 8011fb4:	81a5      	strh	r5, [r4, #12]
 8011fb6:	e7cf      	b.n	8011f58 <__smakebuf_r+0x18>

08011fb8 <_fstat_r>:
 8011fb8:	b538      	push	{r3, r4, r5, lr}
 8011fba:	4d07      	ldr	r5, [pc, #28]	@ (8011fd8 <_fstat_r+0x20>)
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	4604      	mov	r4, r0
 8011fc0:	4608      	mov	r0, r1
 8011fc2:	4611      	mov	r1, r2
 8011fc4:	602b      	str	r3, [r5, #0]
 8011fc6:	f7f4 ff65 	bl	8006e94 <_fstat>
 8011fca:	1c43      	adds	r3, r0, #1
 8011fcc:	d102      	bne.n	8011fd4 <_fstat_r+0x1c>
 8011fce:	682b      	ldr	r3, [r5, #0]
 8011fd0:	b103      	cbz	r3, 8011fd4 <_fstat_r+0x1c>
 8011fd2:	6023      	str	r3, [r4, #0]
 8011fd4:	bd38      	pop	{r3, r4, r5, pc}
 8011fd6:	bf00      	nop
 8011fd8:	200055e0 	.word	0x200055e0

08011fdc <_isatty_r>:
 8011fdc:	b538      	push	{r3, r4, r5, lr}
 8011fde:	4d06      	ldr	r5, [pc, #24]	@ (8011ff8 <_isatty_r+0x1c>)
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	4604      	mov	r4, r0
 8011fe4:	4608      	mov	r0, r1
 8011fe6:	602b      	str	r3, [r5, #0]
 8011fe8:	f7f4 ff64 	bl	8006eb4 <_isatty>
 8011fec:	1c43      	adds	r3, r0, #1
 8011fee:	d102      	bne.n	8011ff6 <_isatty_r+0x1a>
 8011ff0:	682b      	ldr	r3, [r5, #0]
 8011ff2:	b103      	cbz	r3, 8011ff6 <_isatty_r+0x1a>
 8011ff4:	6023      	str	r3, [r4, #0]
 8011ff6:	bd38      	pop	{r3, r4, r5, pc}
 8011ff8:	200055e0 	.word	0x200055e0

08011ffc <sqrtf>:
 8011ffc:	b508      	push	{r3, lr}
 8011ffe:	ed2d 8b02 	vpush	{d8}
 8012002:	eeb0 8a40 	vmov.f32	s16, s0
 8012006:	f000 f91f 	bl	8012248 <__ieee754_sqrtf>
 801200a:	eeb4 8a48 	vcmp.f32	s16, s16
 801200e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012012:	d60c      	bvs.n	801202e <sqrtf+0x32>
 8012014:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012034 <sqrtf+0x38>
 8012018:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801201c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012020:	d505      	bpl.n	801202e <sqrtf+0x32>
 8012022:	f7fd ff75 	bl	800ff10 <__errno>
 8012026:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801202a:	2321      	movs	r3, #33	@ 0x21
 801202c:	6003      	str	r3, [r0, #0]
 801202e:	ecbd 8b02 	vpop	{d8}
 8012032:	bd08      	pop	{r3, pc}
 8012034:	00000000 	.word	0x00000000

08012038 <atanf>:
 8012038:	b538      	push	{r3, r4, r5, lr}
 801203a:	ee10 5a10 	vmov	r5, s0
 801203e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012042:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8012046:	eef0 7a40 	vmov.f32	s15, s0
 801204a:	d310      	bcc.n	801206e <atanf+0x36>
 801204c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8012050:	d904      	bls.n	801205c <atanf+0x24>
 8012052:	ee70 7a00 	vadd.f32	s15, s0, s0
 8012056:	eeb0 0a67 	vmov.f32	s0, s15
 801205a:	bd38      	pop	{r3, r4, r5, pc}
 801205c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012194 <atanf+0x15c>
 8012060:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8012198 <atanf+0x160>
 8012064:	2d00      	cmp	r5, #0
 8012066:	bfc8      	it	gt
 8012068:	eef0 7a47 	vmovgt.f32	s15, s14
 801206c:	e7f3      	b.n	8012056 <atanf+0x1e>
 801206e:	4b4b      	ldr	r3, [pc, #300]	@ (801219c <atanf+0x164>)
 8012070:	429c      	cmp	r4, r3
 8012072:	d810      	bhi.n	8012096 <atanf+0x5e>
 8012074:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8012078:	d20a      	bcs.n	8012090 <atanf+0x58>
 801207a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80121a0 <atanf+0x168>
 801207e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8012082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012086:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801208a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801208e:	dce2      	bgt.n	8012056 <atanf+0x1e>
 8012090:	f04f 33ff 	mov.w	r3, #4294967295
 8012094:	e013      	b.n	80120be <atanf+0x86>
 8012096:	f000 f8a3 	bl	80121e0 <fabsf>
 801209a:	4b42      	ldr	r3, [pc, #264]	@ (80121a4 <atanf+0x16c>)
 801209c:	429c      	cmp	r4, r3
 801209e:	d84f      	bhi.n	8012140 <atanf+0x108>
 80120a0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80120a4:	429c      	cmp	r4, r3
 80120a6:	d841      	bhi.n	801212c <atanf+0xf4>
 80120a8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80120ac:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80120b0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80120b4:	2300      	movs	r3, #0
 80120b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80120ba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80120be:	1c5a      	adds	r2, r3, #1
 80120c0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80120c4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80121a8 <atanf+0x170>
 80120c8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80121ac <atanf+0x174>
 80120cc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80121b0 <atanf+0x178>
 80120d0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80120d4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80120d8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80121b4 <atanf+0x17c>
 80120dc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80120e0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80121b8 <atanf+0x180>
 80120e4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80120e8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80121bc <atanf+0x184>
 80120ec:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80120f0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80121c0 <atanf+0x188>
 80120f4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80120f8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80121c4 <atanf+0x18c>
 80120fc:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012100:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80121c8 <atanf+0x190>
 8012104:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012108:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80121cc <atanf+0x194>
 801210c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012110:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80121d0 <atanf+0x198>
 8012114:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012118:	ee27 7a26 	vmul.f32	s14, s14, s13
 801211c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012120:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012124:	d121      	bne.n	801216a <atanf+0x132>
 8012126:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801212a:	e794      	b.n	8012056 <atanf+0x1e>
 801212c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012130:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012134:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012138:	2301      	movs	r3, #1
 801213a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801213e:	e7be      	b.n	80120be <atanf+0x86>
 8012140:	4b24      	ldr	r3, [pc, #144]	@ (80121d4 <atanf+0x19c>)
 8012142:	429c      	cmp	r4, r3
 8012144:	d80b      	bhi.n	801215e <atanf+0x126>
 8012146:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801214a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801214e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012152:	2302      	movs	r3, #2
 8012154:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801215c:	e7af      	b.n	80120be <atanf+0x86>
 801215e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012162:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012166:	2303      	movs	r3, #3
 8012168:	e7a9      	b.n	80120be <atanf+0x86>
 801216a:	4a1b      	ldr	r2, [pc, #108]	@ (80121d8 <atanf+0x1a0>)
 801216c:	491b      	ldr	r1, [pc, #108]	@ (80121dc <atanf+0x1a4>)
 801216e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012172:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012176:	edd3 6a00 	vldr	s13, [r3]
 801217a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801217e:	2d00      	cmp	r5, #0
 8012180:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012184:	edd2 7a00 	vldr	s15, [r2]
 8012188:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801218c:	bfb8      	it	lt
 801218e:	eef1 7a67 	vneglt.f32	s15, s15
 8012192:	e760      	b.n	8012056 <atanf+0x1e>
 8012194:	bfc90fdb 	.word	0xbfc90fdb
 8012198:	3fc90fdb 	.word	0x3fc90fdb
 801219c:	3edfffff 	.word	0x3edfffff
 80121a0:	7149f2ca 	.word	0x7149f2ca
 80121a4:	3f97ffff 	.word	0x3f97ffff
 80121a8:	3c8569d7 	.word	0x3c8569d7
 80121ac:	3d4bda59 	.word	0x3d4bda59
 80121b0:	bd6ef16b 	.word	0xbd6ef16b
 80121b4:	3d886b35 	.word	0x3d886b35
 80121b8:	3dba2e6e 	.word	0x3dba2e6e
 80121bc:	3e124925 	.word	0x3e124925
 80121c0:	3eaaaaab 	.word	0x3eaaaaab
 80121c4:	bd15a221 	.word	0xbd15a221
 80121c8:	bd9d8795 	.word	0xbd9d8795
 80121cc:	bde38e38 	.word	0xbde38e38
 80121d0:	be4ccccd 	.word	0xbe4ccccd
 80121d4:	401bffff 	.word	0x401bffff
 80121d8:	08013dd8 	.word	0x08013dd8
 80121dc:	08013dc8 	.word	0x08013dc8

080121e0 <fabsf>:
 80121e0:	ee10 3a10 	vmov	r3, s0
 80121e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80121e8:	ee00 3a10 	vmov	s0, r3
 80121ec:	4770      	bx	lr
	...

080121f0 <tanf>:
 80121f0:	ee10 3a10 	vmov	r3, s0
 80121f4:	b507      	push	{r0, r1, r2, lr}
 80121f6:	4a12      	ldr	r2, [pc, #72]	@ (8012240 <tanf+0x50>)
 80121f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80121fc:	4293      	cmp	r3, r2
 80121fe:	d807      	bhi.n	8012210 <tanf+0x20>
 8012200:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8012244 <tanf+0x54>
 8012204:	2001      	movs	r0, #1
 8012206:	b003      	add	sp, #12
 8012208:	f85d eb04 	ldr.w	lr, [sp], #4
 801220c:	f000 b820 	b.w	8012250 <__kernel_tanf>
 8012210:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012214:	d304      	bcc.n	8012220 <tanf+0x30>
 8012216:	ee30 0a40 	vsub.f32	s0, s0, s0
 801221a:	b003      	add	sp, #12
 801221c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012220:	4668      	mov	r0, sp
 8012222:	f000 f8f5 	bl	8012410 <__ieee754_rem_pio2f>
 8012226:	0040      	lsls	r0, r0, #1
 8012228:	f000 0002 	and.w	r0, r0, #2
 801222c:	eddd 0a01 	vldr	s1, [sp, #4]
 8012230:	ed9d 0a00 	vldr	s0, [sp]
 8012234:	f1c0 0001 	rsb	r0, r0, #1
 8012238:	f000 f80a 	bl	8012250 <__kernel_tanf>
 801223c:	e7ed      	b.n	801221a <tanf+0x2a>
 801223e:	bf00      	nop
 8012240:	3f490fda 	.word	0x3f490fda
 8012244:	00000000 	.word	0x00000000

08012248 <__ieee754_sqrtf>:
 8012248:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801224c:	4770      	bx	lr
	...

08012250 <__kernel_tanf>:
 8012250:	b508      	push	{r3, lr}
 8012252:	ee10 3a10 	vmov	r3, s0
 8012256:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801225a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 801225e:	eef0 7a40 	vmov.f32	s15, s0
 8012262:	d217      	bcs.n	8012294 <__kernel_tanf+0x44>
 8012264:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8012268:	ee17 1a10 	vmov	r1, s14
 801226c:	bb41      	cbnz	r1, 80122c0 <__kernel_tanf+0x70>
 801226e:	1c43      	adds	r3, r0, #1
 8012270:	4313      	orrs	r3, r2
 8012272:	d108      	bne.n	8012286 <__kernel_tanf+0x36>
 8012274:	f7ff ffb4 	bl	80121e0 <fabsf>
 8012278:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801227c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012280:	eeb0 0a67 	vmov.f32	s0, s15
 8012284:	bd08      	pop	{r3, pc}
 8012286:	2801      	cmp	r0, #1
 8012288:	d0fa      	beq.n	8012280 <__kernel_tanf+0x30>
 801228a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801228e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012292:	e7f5      	b.n	8012280 <__kernel_tanf+0x30>
 8012294:	494c      	ldr	r1, [pc, #304]	@ (80123c8 <__kernel_tanf+0x178>)
 8012296:	428a      	cmp	r2, r1
 8012298:	d312      	bcc.n	80122c0 <__kernel_tanf+0x70>
 801229a:	2b00      	cmp	r3, #0
 801229c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80123cc <__kernel_tanf+0x17c>
 80122a0:	bfb8      	it	lt
 80122a2:	eef1 7a40 	vneglt.f32	s15, s0
 80122a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80122aa:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80123d0 <__kernel_tanf+0x180>
 80122ae:	bfb8      	it	lt
 80122b0:	eef1 0a60 	vneglt.f32	s1, s1
 80122b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80122b8:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80123d4 <__kernel_tanf+0x184>
 80122bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80122c0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80122c4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80123d8 <__kernel_tanf+0x188>
 80122c8:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 80123dc <__kernel_tanf+0x18c>
 80122cc:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 80123e0 <__kernel_tanf+0x190>
 80122d0:	493d      	ldr	r1, [pc, #244]	@ (80123c8 <__kernel_tanf+0x178>)
 80122d2:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80122d6:	428a      	cmp	r2, r1
 80122d8:	eea7 6a25 	vfma.f32	s12, s14, s11
 80122dc:	eddf 5a41 	vldr	s11, [pc, #260]	@ 80123e4 <__kernel_tanf+0x194>
 80122e0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80122e4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80123e8 <__kernel_tanf+0x198>
 80122e8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80122ec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80123ec <__kernel_tanf+0x19c>
 80122f0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80122f4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80123f0 <__kernel_tanf+0x1a0>
 80122f8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80122fc:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80123f4 <__kernel_tanf+0x1a4>
 8012300:	eee7 5a05 	vfma.f32	s11, s14, s10
 8012304:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80123f8 <__kernel_tanf+0x1a8>
 8012308:	eea5 5a87 	vfma.f32	s10, s11, s14
 801230c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80123fc <__kernel_tanf+0x1ac>
 8012310:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012314:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8012400 <__kernel_tanf+0x1b0>
 8012318:	eea5 5a87 	vfma.f32	s10, s11, s14
 801231c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8012404 <__kernel_tanf+0x1b4>
 8012320:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012324:	eeb0 7a46 	vmov.f32	s14, s12
 8012328:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801232c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8012330:	eeb0 6a60 	vmov.f32	s12, s1
 8012334:	eea7 6a05 	vfma.f32	s12, s14, s10
 8012338:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8012408 <__kernel_tanf+0x1b8>
 801233c:	eee6 0a26 	vfma.f32	s1, s12, s13
 8012340:	eee5 0a07 	vfma.f32	s1, s10, s14
 8012344:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8012348:	d31d      	bcc.n	8012386 <__kernel_tanf+0x136>
 801234a:	ee07 0a10 	vmov	s14, r0
 801234e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012352:	ee26 5a06 	vmul.f32	s10, s12, s12
 8012356:	ee36 6a07 	vadd.f32	s12, s12, s14
 801235a:	179b      	asrs	r3, r3, #30
 801235c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8012360:	f003 0302 	and.w	r3, r3, #2
 8012364:	f1c3 0301 	rsb	r3, r3, #1
 8012368:	ee06 3a90 	vmov	s13, r3
 801236c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8012370:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012374:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012378:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801237c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8012380:	ee66 7a87 	vmul.f32	s15, s13, s14
 8012384:	e77c      	b.n	8012280 <__kernel_tanf+0x30>
 8012386:	2801      	cmp	r0, #1
 8012388:	d01b      	beq.n	80123c2 <__kernel_tanf+0x172>
 801238a:	4b20      	ldr	r3, [pc, #128]	@ (801240c <__kernel_tanf+0x1bc>)
 801238c:	ee16 2a10 	vmov	r2, s12
 8012390:	401a      	ands	r2, r3
 8012392:	ee05 2a90 	vmov	s11, r2
 8012396:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801239a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801239e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80123a2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80123a6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80123aa:	ee16 2a90 	vmov	r2, s13
 80123ae:	4013      	ands	r3, r2
 80123b0:	ee07 3a90 	vmov	s15, r3
 80123b4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80123b8:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80123bc:	eee7 7a26 	vfma.f32	s15, s14, s13
 80123c0:	e75e      	b.n	8012280 <__kernel_tanf+0x30>
 80123c2:	eef0 7a46 	vmov.f32	s15, s12
 80123c6:	e75b      	b.n	8012280 <__kernel_tanf+0x30>
 80123c8:	3f2ca140 	.word	0x3f2ca140
 80123cc:	3f490fda 	.word	0x3f490fda
 80123d0:	33222168 	.word	0x33222168
 80123d4:	00000000 	.word	0x00000000
 80123d8:	b79bae5f 	.word	0xb79bae5f
 80123dc:	38a3f445 	.word	0x38a3f445
 80123e0:	37d95384 	.word	0x37d95384
 80123e4:	3a1a26c8 	.word	0x3a1a26c8
 80123e8:	3b6b6916 	.word	0x3b6b6916
 80123ec:	3cb327a4 	.word	0x3cb327a4
 80123f0:	3e088889 	.word	0x3e088889
 80123f4:	3895c07a 	.word	0x3895c07a
 80123f8:	398137b9 	.word	0x398137b9
 80123fc:	3abede48 	.word	0x3abede48
 8012400:	3c11371f 	.word	0x3c11371f
 8012404:	3d5d0dd1 	.word	0x3d5d0dd1
 8012408:	3eaaaaab 	.word	0x3eaaaaab
 801240c:	fffff000 	.word	0xfffff000

08012410 <__ieee754_rem_pio2f>:
 8012410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012412:	ee10 6a10 	vmov	r6, s0
 8012416:	4b88      	ldr	r3, [pc, #544]	@ (8012638 <__ieee754_rem_pio2f+0x228>)
 8012418:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801241c:	429d      	cmp	r5, r3
 801241e:	b087      	sub	sp, #28
 8012420:	4604      	mov	r4, r0
 8012422:	d805      	bhi.n	8012430 <__ieee754_rem_pio2f+0x20>
 8012424:	2300      	movs	r3, #0
 8012426:	ed80 0a00 	vstr	s0, [r0]
 801242a:	6043      	str	r3, [r0, #4]
 801242c:	2000      	movs	r0, #0
 801242e:	e022      	b.n	8012476 <__ieee754_rem_pio2f+0x66>
 8012430:	4b82      	ldr	r3, [pc, #520]	@ (801263c <__ieee754_rem_pio2f+0x22c>)
 8012432:	429d      	cmp	r5, r3
 8012434:	d83a      	bhi.n	80124ac <__ieee754_rem_pio2f+0x9c>
 8012436:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801243a:	2e00      	cmp	r6, #0
 801243c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8012640 <__ieee754_rem_pio2f+0x230>
 8012440:	4a80      	ldr	r2, [pc, #512]	@ (8012644 <__ieee754_rem_pio2f+0x234>)
 8012442:	f023 030f 	bic.w	r3, r3, #15
 8012446:	dd18      	ble.n	801247a <__ieee754_rem_pio2f+0x6a>
 8012448:	4293      	cmp	r3, r2
 801244a:	ee70 7a47 	vsub.f32	s15, s0, s14
 801244e:	bf09      	itett	eq
 8012450:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8012648 <__ieee754_rem_pio2f+0x238>
 8012454:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801264c <__ieee754_rem_pio2f+0x23c>
 8012458:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8012650 <__ieee754_rem_pio2f+0x240>
 801245c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8012460:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8012464:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012468:	ed80 7a00 	vstr	s14, [r0]
 801246c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012470:	edc0 7a01 	vstr	s15, [r0, #4]
 8012474:	2001      	movs	r0, #1
 8012476:	b007      	add	sp, #28
 8012478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801247a:	4293      	cmp	r3, r2
 801247c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8012480:	bf09      	itett	eq
 8012482:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8012648 <__ieee754_rem_pio2f+0x238>
 8012486:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801264c <__ieee754_rem_pio2f+0x23c>
 801248a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8012650 <__ieee754_rem_pio2f+0x240>
 801248e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8012492:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012496:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801249a:	ed80 7a00 	vstr	s14, [r0]
 801249e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80124a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80124a6:	f04f 30ff 	mov.w	r0, #4294967295
 80124aa:	e7e4      	b.n	8012476 <__ieee754_rem_pio2f+0x66>
 80124ac:	4b69      	ldr	r3, [pc, #420]	@ (8012654 <__ieee754_rem_pio2f+0x244>)
 80124ae:	429d      	cmp	r5, r3
 80124b0:	d873      	bhi.n	801259a <__ieee754_rem_pio2f+0x18a>
 80124b2:	f7ff fe95 	bl	80121e0 <fabsf>
 80124b6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8012658 <__ieee754_rem_pio2f+0x248>
 80124ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80124be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80124c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80124c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80124ca:	ee17 0a90 	vmov	r0, s15
 80124ce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012640 <__ieee754_rem_pio2f+0x230>
 80124d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80124d6:	281f      	cmp	r0, #31
 80124d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801264c <__ieee754_rem_pio2f+0x23c>
 80124dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80124e0:	eeb1 6a47 	vneg.f32	s12, s14
 80124e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80124e8:	ee16 1a90 	vmov	r1, s13
 80124ec:	dc09      	bgt.n	8012502 <__ieee754_rem_pio2f+0xf2>
 80124ee:	4a5b      	ldr	r2, [pc, #364]	@ (801265c <__ieee754_rem_pio2f+0x24c>)
 80124f0:	1e47      	subs	r7, r0, #1
 80124f2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80124f6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80124fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80124fe:	4293      	cmp	r3, r2
 8012500:	d107      	bne.n	8012512 <__ieee754_rem_pio2f+0x102>
 8012502:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8012506:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801250a:	2a08      	cmp	r2, #8
 801250c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012510:	dc14      	bgt.n	801253c <__ieee754_rem_pio2f+0x12c>
 8012512:	6021      	str	r1, [r4, #0]
 8012514:	ed94 7a00 	vldr	s14, [r4]
 8012518:	ee30 0a47 	vsub.f32	s0, s0, s14
 801251c:	2e00      	cmp	r6, #0
 801251e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012522:	ed84 0a01 	vstr	s0, [r4, #4]
 8012526:	daa6      	bge.n	8012476 <__ieee754_rem_pio2f+0x66>
 8012528:	eeb1 7a47 	vneg.f32	s14, s14
 801252c:	eeb1 0a40 	vneg.f32	s0, s0
 8012530:	ed84 7a00 	vstr	s14, [r4]
 8012534:	ed84 0a01 	vstr	s0, [r4, #4]
 8012538:	4240      	negs	r0, r0
 801253a:	e79c      	b.n	8012476 <__ieee754_rem_pio2f+0x66>
 801253c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8012648 <__ieee754_rem_pio2f+0x238>
 8012540:	eef0 6a40 	vmov.f32	s13, s0
 8012544:	eee6 6a25 	vfma.f32	s13, s12, s11
 8012548:	ee70 7a66 	vsub.f32	s15, s0, s13
 801254c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012550:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8012650 <__ieee754_rem_pio2f+0x240>
 8012554:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8012558:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801255c:	ee15 2a90 	vmov	r2, s11
 8012560:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8012564:	1a5b      	subs	r3, r3, r1
 8012566:	2b19      	cmp	r3, #25
 8012568:	dc04      	bgt.n	8012574 <__ieee754_rem_pio2f+0x164>
 801256a:	edc4 5a00 	vstr	s11, [r4]
 801256e:	eeb0 0a66 	vmov.f32	s0, s13
 8012572:	e7cf      	b.n	8012514 <__ieee754_rem_pio2f+0x104>
 8012574:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8012660 <__ieee754_rem_pio2f+0x250>
 8012578:	eeb0 0a66 	vmov.f32	s0, s13
 801257c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8012580:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8012584:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8012664 <__ieee754_rem_pio2f+0x254>
 8012588:	eee6 7a25 	vfma.f32	s15, s12, s11
 801258c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8012590:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012594:	ed84 7a00 	vstr	s14, [r4]
 8012598:	e7bc      	b.n	8012514 <__ieee754_rem_pio2f+0x104>
 801259a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801259e:	d306      	bcc.n	80125ae <__ieee754_rem_pio2f+0x19e>
 80125a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80125a4:	edc0 7a01 	vstr	s15, [r0, #4]
 80125a8:	edc0 7a00 	vstr	s15, [r0]
 80125ac:	e73e      	b.n	801242c <__ieee754_rem_pio2f+0x1c>
 80125ae:	15ea      	asrs	r2, r5, #23
 80125b0:	3a86      	subs	r2, #134	@ 0x86
 80125b2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80125b6:	ee07 3a90 	vmov	s15, r3
 80125ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80125be:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8012668 <__ieee754_rem_pio2f+0x258>
 80125c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80125c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80125ca:	ed8d 7a03 	vstr	s14, [sp, #12]
 80125ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80125d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80125d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80125da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80125de:	ed8d 7a04 	vstr	s14, [sp, #16]
 80125e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80125e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80125ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125ee:	edcd 7a05 	vstr	s15, [sp, #20]
 80125f2:	d11e      	bne.n	8012632 <__ieee754_rem_pio2f+0x222>
 80125f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80125f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125fc:	bf0c      	ite	eq
 80125fe:	2301      	moveq	r3, #1
 8012600:	2302      	movne	r3, #2
 8012602:	491a      	ldr	r1, [pc, #104]	@ (801266c <__ieee754_rem_pio2f+0x25c>)
 8012604:	9101      	str	r1, [sp, #4]
 8012606:	2102      	movs	r1, #2
 8012608:	9100      	str	r1, [sp, #0]
 801260a:	a803      	add	r0, sp, #12
 801260c:	4621      	mov	r1, r4
 801260e:	f000 f82f 	bl	8012670 <__kernel_rem_pio2f>
 8012612:	2e00      	cmp	r6, #0
 8012614:	f6bf af2f 	bge.w	8012476 <__ieee754_rem_pio2f+0x66>
 8012618:	edd4 7a00 	vldr	s15, [r4]
 801261c:	eef1 7a67 	vneg.f32	s15, s15
 8012620:	edc4 7a00 	vstr	s15, [r4]
 8012624:	edd4 7a01 	vldr	s15, [r4, #4]
 8012628:	eef1 7a67 	vneg.f32	s15, s15
 801262c:	edc4 7a01 	vstr	s15, [r4, #4]
 8012630:	e782      	b.n	8012538 <__ieee754_rem_pio2f+0x128>
 8012632:	2303      	movs	r3, #3
 8012634:	e7e5      	b.n	8012602 <__ieee754_rem_pio2f+0x1f2>
 8012636:	bf00      	nop
 8012638:	3f490fd8 	.word	0x3f490fd8
 801263c:	4016cbe3 	.word	0x4016cbe3
 8012640:	3fc90f80 	.word	0x3fc90f80
 8012644:	3fc90fd0 	.word	0x3fc90fd0
 8012648:	37354400 	.word	0x37354400
 801264c:	37354443 	.word	0x37354443
 8012650:	2e85a308 	.word	0x2e85a308
 8012654:	43490f80 	.word	0x43490f80
 8012658:	3f22f984 	.word	0x3f22f984
 801265c:	08013de8 	.word	0x08013de8
 8012660:	2e85a300 	.word	0x2e85a300
 8012664:	248d3132 	.word	0x248d3132
 8012668:	43800000 	.word	0x43800000
 801266c:	08013e68 	.word	0x08013e68

08012670 <__kernel_rem_pio2f>:
 8012670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012674:	ed2d 8b04 	vpush	{d8-d9}
 8012678:	b0d9      	sub	sp, #356	@ 0x164
 801267a:	4690      	mov	r8, r2
 801267c:	9001      	str	r0, [sp, #4]
 801267e:	4ab9      	ldr	r2, [pc, #740]	@ (8012964 <__kernel_rem_pio2f+0x2f4>)
 8012680:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8012682:	f118 0f04 	cmn.w	r8, #4
 8012686:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801268a:	460f      	mov	r7, r1
 801268c:	f103 3bff 	add.w	fp, r3, #4294967295
 8012690:	db27      	blt.n	80126e2 <__kernel_rem_pio2f+0x72>
 8012692:	f1b8 0203 	subs.w	r2, r8, #3
 8012696:	bf48      	it	mi
 8012698:	f108 0204 	addmi.w	r2, r8, #4
 801269c:	10d2      	asrs	r2, r2, #3
 801269e:	1c55      	adds	r5, r2, #1
 80126a0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80126a2:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8012974 <__kernel_rem_pio2f+0x304>
 80126a6:	00e8      	lsls	r0, r5, #3
 80126a8:	eba2 060b 	sub.w	r6, r2, fp
 80126ac:	9002      	str	r0, [sp, #8]
 80126ae:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80126b2:	eb0a 0c0b 	add.w	ip, sl, fp
 80126b6:	ac1c      	add	r4, sp, #112	@ 0x70
 80126b8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80126bc:	2000      	movs	r0, #0
 80126be:	4560      	cmp	r0, ip
 80126c0:	dd11      	ble.n	80126e6 <__kernel_rem_pio2f+0x76>
 80126c2:	a91c      	add	r1, sp, #112	@ 0x70
 80126c4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80126c8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80126cc:	f04f 0c00 	mov.w	ip, #0
 80126d0:	45d4      	cmp	ip, sl
 80126d2:	dc27      	bgt.n	8012724 <__kernel_rem_pio2f+0xb4>
 80126d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80126d8:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8012974 <__kernel_rem_pio2f+0x304>
 80126dc:	4606      	mov	r6, r0
 80126de:	2400      	movs	r4, #0
 80126e0:	e016      	b.n	8012710 <__kernel_rem_pio2f+0xa0>
 80126e2:	2200      	movs	r2, #0
 80126e4:	e7db      	b.n	801269e <__kernel_rem_pio2f+0x2e>
 80126e6:	42c6      	cmn	r6, r0
 80126e8:	bf5d      	ittte	pl
 80126ea:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80126ee:	ee07 1a90 	vmovpl	s15, r1
 80126f2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80126f6:	eef0 7a47 	vmovmi.f32	s15, s14
 80126fa:	ece4 7a01 	vstmia	r4!, {s15}
 80126fe:	3001      	adds	r0, #1
 8012700:	e7dd      	b.n	80126be <__kernel_rem_pio2f+0x4e>
 8012702:	ecfe 6a01 	vldmia	lr!, {s13}
 8012706:	ed96 7a00 	vldr	s14, [r6]
 801270a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801270e:	3401      	adds	r4, #1
 8012710:	455c      	cmp	r4, fp
 8012712:	f1a6 0604 	sub.w	r6, r6, #4
 8012716:	ddf4      	ble.n	8012702 <__kernel_rem_pio2f+0x92>
 8012718:	ece9 7a01 	vstmia	r9!, {s15}
 801271c:	f10c 0c01 	add.w	ip, ip, #1
 8012720:	3004      	adds	r0, #4
 8012722:	e7d5      	b.n	80126d0 <__kernel_rem_pio2f+0x60>
 8012724:	a908      	add	r1, sp, #32
 8012726:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801272a:	9104      	str	r1, [sp, #16]
 801272c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801272e:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8012970 <__kernel_rem_pio2f+0x300>
 8012732:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 801296c <__kernel_rem_pio2f+0x2fc>
 8012736:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801273a:	9203      	str	r2, [sp, #12]
 801273c:	4654      	mov	r4, sl
 801273e:	00a2      	lsls	r2, r4, #2
 8012740:	9205      	str	r2, [sp, #20]
 8012742:	aa58      	add	r2, sp, #352	@ 0x160
 8012744:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8012748:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801274c:	a944      	add	r1, sp, #272	@ 0x110
 801274e:	aa08      	add	r2, sp, #32
 8012750:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8012754:	4694      	mov	ip, r2
 8012756:	4626      	mov	r6, r4
 8012758:	2e00      	cmp	r6, #0
 801275a:	f1a0 0004 	sub.w	r0, r0, #4
 801275e:	dc4c      	bgt.n	80127fa <__kernel_rem_pio2f+0x18a>
 8012760:	4628      	mov	r0, r5
 8012762:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012766:	f000 f9f5 	bl	8012b54 <scalbnf>
 801276a:	eeb0 8a40 	vmov.f32	s16, s0
 801276e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8012772:	ee28 0a00 	vmul.f32	s0, s16, s0
 8012776:	f000 fa53 	bl	8012c20 <floorf>
 801277a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801277e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012782:	2d00      	cmp	r5, #0
 8012784:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012788:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801278c:	ee17 9a90 	vmov	r9, s15
 8012790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012794:	ee38 8a67 	vsub.f32	s16, s16, s15
 8012798:	dd41      	ble.n	801281e <__kernel_rem_pio2f+0x1ae>
 801279a:	f104 3cff 	add.w	ip, r4, #4294967295
 801279e:	a908      	add	r1, sp, #32
 80127a0:	f1c5 0e08 	rsb	lr, r5, #8
 80127a4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80127a8:	fa46 f00e 	asr.w	r0, r6, lr
 80127ac:	4481      	add	r9, r0
 80127ae:	fa00 f00e 	lsl.w	r0, r0, lr
 80127b2:	1a36      	subs	r6, r6, r0
 80127b4:	f1c5 0007 	rsb	r0, r5, #7
 80127b8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80127bc:	4106      	asrs	r6, r0
 80127be:	2e00      	cmp	r6, #0
 80127c0:	dd3c      	ble.n	801283c <__kernel_rem_pio2f+0x1cc>
 80127c2:	f04f 0e00 	mov.w	lr, #0
 80127c6:	f109 0901 	add.w	r9, r9, #1
 80127ca:	4670      	mov	r0, lr
 80127cc:	4574      	cmp	r4, lr
 80127ce:	dc68      	bgt.n	80128a2 <__kernel_rem_pio2f+0x232>
 80127d0:	2d00      	cmp	r5, #0
 80127d2:	dd03      	ble.n	80127dc <__kernel_rem_pio2f+0x16c>
 80127d4:	2d01      	cmp	r5, #1
 80127d6:	d074      	beq.n	80128c2 <__kernel_rem_pio2f+0x252>
 80127d8:	2d02      	cmp	r5, #2
 80127da:	d07d      	beq.n	80128d8 <__kernel_rem_pio2f+0x268>
 80127dc:	2e02      	cmp	r6, #2
 80127de:	d12d      	bne.n	801283c <__kernel_rem_pio2f+0x1cc>
 80127e0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80127e4:	ee30 8a48 	vsub.f32	s16, s0, s16
 80127e8:	b340      	cbz	r0, 801283c <__kernel_rem_pio2f+0x1cc>
 80127ea:	4628      	mov	r0, r5
 80127ec:	9306      	str	r3, [sp, #24]
 80127ee:	f000 f9b1 	bl	8012b54 <scalbnf>
 80127f2:	9b06      	ldr	r3, [sp, #24]
 80127f4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80127f8:	e020      	b.n	801283c <__kernel_rem_pio2f+0x1cc>
 80127fa:	ee60 7a28 	vmul.f32	s15, s0, s17
 80127fe:	3e01      	subs	r6, #1
 8012800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012808:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801280c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012810:	ecac 0a01 	vstmia	ip!, {s0}
 8012814:	ed90 0a00 	vldr	s0, [r0]
 8012818:	ee37 0a80 	vadd.f32	s0, s15, s0
 801281c:	e79c      	b.n	8012758 <__kernel_rem_pio2f+0xe8>
 801281e:	d105      	bne.n	801282c <__kernel_rem_pio2f+0x1bc>
 8012820:	1e60      	subs	r0, r4, #1
 8012822:	a908      	add	r1, sp, #32
 8012824:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8012828:	11f6      	asrs	r6, r6, #7
 801282a:	e7c8      	b.n	80127be <__kernel_rem_pio2f+0x14e>
 801282c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012830:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012838:	da31      	bge.n	801289e <__kernel_rem_pio2f+0x22e>
 801283a:	2600      	movs	r6, #0
 801283c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012844:	f040 8098 	bne.w	8012978 <__kernel_rem_pio2f+0x308>
 8012848:	1e60      	subs	r0, r4, #1
 801284a:	2200      	movs	r2, #0
 801284c:	4550      	cmp	r0, sl
 801284e:	da4b      	bge.n	80128e8 <__kernel_rem_pio2f+0x278>
 8012850:	2a00      	cmp	r2, #0
 8012852:	d065      	beq.n	8012920 <__kernel_rem_pio2f+0x2b0>
 8012854:	3c01      	subs	r4, #1
 8012856:	ab08      	add	r3, sp, #32
 8012858:	3d08      	subs	r5, #8
 801285a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d0f8      	beq.n	8012854 <__kernel_rem_pio2f+0x1e4>
 8012862:	4628      	mov	r0, r5
 8012864:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012868:	f000 f974 	bl	8012b54 <scalbnf>
 801286c:	1c63      	adds	r3, r4, #1
 801286e:	aa44      	add	r2, sp, #272	@ 0x110
 8012870:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8012970 <__kernel_rem_pio2f+0x300>
 8012874:	0099      	lsls	r1, r3, #2
 8012876:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801287a:	4623      	mov	r3, r4
 801287c:	2b00      	cmp	r3, #0
 801287e:	f280 80a9 	bge.w	80129d4 <__kernel_rem_pio2f+0x364>
 8012882:	4623      	mov	r3, r4
 8012884:	2b00      	cmp	r3, #0
 8012886:	f2c0 80c7 	blt.w	8012a18 <__kernel_rem_pio2f+0x3a8>
 801288a:	aa44      	add	r2, sp, #272	@ 0x110
 801288c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8012890:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8012968 <__kernel_rem_pio2f+0x2f8>
 8012894:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8012974 <__kernel_rem_pio2f+0x304>
 8012898:	2000      	movs	r0, #0
 801289a:	1ae2      	subs	r2, r4, r3
 801289c:	e0b1      	b.n	8012a02 <__kernel_rem_pio2f+0x392>
 801289e:	2602      	movs	r6, #2
 80128a0:	e78f      	b.n	80127c2 <__kernel_rem_pio2f+0x152>
 80128a2:	f852 1b04 	ldr.w	r1, [r2], #4
 80128a6:	b948      	cbnz	r0, 80128bc <__kernel_rem_pio2f+0x24c>
 80128a8:	b121      	cbz	r1, 80128b4 <__kernel_rem_pio2f+0x244>
 80128aa:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80128ae:	f842 1c04 	str.w	r1, [r2, #-4]
 80128b2:	2101      	movs	r1, #1
 80128b4:	f10e 0e01 	add.w	lr, lr, #1
 80128b8:	4608      	mov	r0, r1
 80128ba:	e787      	b.n	80127cc <__kernel_rem_pio2f+0x15c>
 80128bc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80128c0:	e7f5      	b.n	80128ae <__kernel_rem_pio2f+0x23e>
 80128c2:	f104 3cff 	add.w	ip, r4, #4294967295
 80128c6:	aa08      	add	r2, sp, #32
 80128c8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80128cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80128d0:	a908      	add	r1, sp, #32
 80128d2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80128d6:	e781      	b.n	80127dc <__kernel_rem_pio2f+0x16c>
 80128d8:	f104 3cff 	add.w	ip, r4, #4294967295
 80128dc:	aa08      	add	r2, sp, #32
 80128de:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80128e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80128e6:	e7f3      	b.n	80128d0 <__kernel_rem_pio2f+0x260>
 80128e8:	a908      	add	r1, sp, #32
 80128ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80128ee:	3801      	subs	r0, #1
 80128f0:	430a      	orrs	r2, r1
 80128f2:	e7ab      	b.n	801284c <__kernel_rem_pio2f+0x1dc>
 80128f4:	3201      	adds	r2, #1
 80128f6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80128fa:	2e00      	cmp	r6, #0
 80128fc:	d0fa      	beq.n	80128f4 <__kernel_rem_pio2f+0x284>
 80128fe:	9905      	ldr	r1, [sp, #20]
 8012900:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8012904:	eb0d 0001 	add.w	r0, sp, r1
 8012908:	18e6      	adds	r6, r4, r3
 801290a:	a91c      	add	r1, sp, #112	@ 0x70
 801290c:	f104 0c01 	add.w	ip, r4, #1
 8012910:	384c      	subs	r0, #76	@ 0x4c
 8012912:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8012916:	4422      	add	r2, r4
 8012918:	4562      	cmp	r2, ip
 801291a:	da04      	bge.n	8012926 <__kernel_rem_pio2f+0x2b6>
 801291c:	4614      	mov	r4, r2
 801291e:	e70e      	b.n	801273e <__kernel_rem_pio2f+0xce>
 8012920:	9804      	ldr	r0, [sp, #16]
 8012922:	2201      	movs	r2, #1
 8012924:	e7e7      	b.n	80128f6 <__kernel_rem_pio2f+0x286>
 8012926:	9903      	ldr	r1, [sp, #12]
 8012928:	f8dd e004 	ldr.w	lr, [sp, #4]
 801292c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8012930:	9105      	str	r1, [sp, #20]
 8012932:	ee07 1a90 	vmov	s15, r1
 8012936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801293a:	2400      	movs	r4, #0
 801293c:	ece6 7a01 	vstmia	r6!, {s15}
 8012940:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8012974 <__kernel_rem_pio2f+0x304>
 8012944:	46b1      	mov	r9, r6
 8012946:	455c      	cmp	r4, fp
 8012948:	dd04      	ble.n	8012954 <__kernel_rem_pio2f+0x2e4>
 801294a:	ece0 7a01 	vstmia	r0!, {s15}
 801294e:	f10c 0c01 	add.w	ip, ip, #1
 8012952:	e7e1      	b.n	8012918 <__kernel_rem_pio2f+0x2a8>
 8012954:	ecfe 6a01 	vldmia	lr!, {s13}
 8012958:	ed39 7a01 	vldmdb	r9!, {s14}
 801295c:	3401      	adds	r4, #1
 801295e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012962:	e7f0      	b.n	8012946 <__kernel_rem_pio2f+0x2d6>
 8012964:	080141ac 	.word	0x080141ac
 8012968:	08014180 	.word	0x08014180
 801296c:	43800000 	.word	0x43800000
 8012970:	3b800000 	.word	0x3b800000
 8012974:	00000000 	.word	0x00000000
 8012978:	9b02      	ldr	r3, [sp, #8]
 801297a:	eeb0 0a48 	vmov.f32	s0, s16
 801297e:	eba3 0008 	sub.w	r0, r3, r8
 8012982:	f000 f8e7 	bl	8012b54 <scalbnf>
 8012986:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 801296c <__kernel_rem_pio2f+0x2fc>
 801298a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801298e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012992:	db19      	blt.n	80129c8 <__kernel_rem_pio2f+0x358>
 8012994:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8012970 <__kernel_rem_pio2f+0x300>
 8012998:	ee60 7a27 	vmul.f32	s15, s0, s15
 801299c:	aa08      	add	r2, sp, #32
 801299e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80129a2:	3508      	adds	r5, #8
 80129a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129a8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80129ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80129b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80129b4:	ee10 3a10 	vmov	r3, s0
 80129b8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80129bc:	ee17 3a90 	vmov	r3, s15
 80129c0:	3401      	adds	r4, #1
 80129c2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80129c6:	e74c      	b.n	8012862 <__kernel_rem_pio2f+0x1f2>
 80129c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80129cc:	aa08      	add	r2, sp, #32
 80129ce:	ee10 3a10 	vmov	r3, s0
 80129d2:	e7f6      	b.n	80129c2 <__kernel_rem_pio2f+0x352>
 80129d4:	a808      	add	r0, sp, #32
 80129d6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80129da:	9001      	str	r0, [sp, #4]
 80129dc:	ee07 0a90 	vmov	s15, r0
 80129e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129e4:	3b01      	subs	r3, #1
 80129e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80129ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 80129ee:	ed62 7a01 	vstmdb	r2!, {s15}
 80129f2:	e743      	b.n	801287c <__kernel_rem_pio2f+0x20c>
 80129f4:	ecfc 6a01 	vldmia	ip!, {s13}
 80129f8:	ecb5 7a01 	vldmia	r5!, {s14}
 80129fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012a00:	3001      	adds	r0, #1
 8012a02:	4550      	cmp	r0, sl
 8012a04:	dc01      	bgt.n	8012a0a <__kernel_rem_pio2f+0x39a>
 8012a06:	4282      	cmp	r2, r0
 8012a08:	daf4      	bge.n	80129f4 <__kernel_rem_pio2f+0x384>
 8012a0a:	a858      	add	r0, sp, #352	@ 0x160
 8012a0c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8012a10:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8012a14:	3b01      	subs	r3, #1
 8012a16:	e735      	b.n	8012884 <__kernel_rem_pio2f+0x214>
 8012a18:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8012a1a:	2b02      	cmp	r3, #2
 8012a1c:	dc09      	bgt.n	8012a32 <__kernel_rem_pio2f+0x3c2>
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	dc2b      	bgt.n	8012a7a <__kernel_rem_pio2f+0x40a>
 8012a22:	d044      	beq.n	8012aae <__kernel_rem_pio2f+0x43e>
 8012a24:	f009 0007 	and.w	r0, r9, #7
 8012a28:	b059      	add	sp, #356	@ 0x164
 8012a2a:	ecbd 8b04 	vpop	{d8-d9}
 8012a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a32:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8012a34:	2b03      	cmp	r3, #3
 8012a36:	d1f5      	bne.n	8012a24 <__kernel_rem_pio2f+0x3b4>
 8012a38:	aa30      	add	r2, sp, #192	@ 0xc0
 8012a3a:	1f0b      	subs	r3, r1, #4
 8012a3c:	4413      	add	r3, r2
 8012a3e:	461a      	mov	r2, r3
 8012a40:	4620      	mov	r0, r4
 8012a42:	2800      	cmp	r0, #0
 8012a44:	f1a2 0204 	sub.w	r2, r2, #4
 8012a48:	dc52      	bgt.n	8012af0 <__kernel_rem_pio2f+0x480>
 8012a4a:	4622      	mov	r2, r4
 8012a4c:	2a01      	cmp	r2, #1
 8012a4e:	f1a3 0304 	sub.w	r3, r3, #4
 8012a52:	dc5d      	bgt.n	8012b10 <__kernel_rem_pio2f+0x4a0>
 8012a54:	ab30      	add	r3, sp, #192	@ 0xc0
 8012a56:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8012974 <__kernel_rem_pio2f+0x304>
 8012a5a:	440b      	add	r3, r1
 8012a5c:	2c01      	cmp	r4, #1
 8012a5e:	dc67      	bgt.n	8012b30 <__kernel_rem_pio2f+0x4c0>
 8012a60:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8012a64:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8012a68:	2e00      	cmp	r6, #0
 8012a6a:	d167      	bne.n	8012b3c <__kernel_rem_pio2f+0x4cc>
 8012a6c:	edc7 6a00 	vstr	s13, [r7]
 8012a70:	ed87 7a01 	vstr	s14, [r7, #4]
 8012a74:	edc7 7a02 	vstr	s15, [r7, #8]
 8012a78:	e7d4      	b.n	8012a24 <__kernel_rem_pio2f+0x3b4>
 8012a7a:	ab30      	add	r3, sp, #192	@ 0xc0
 8012a7c:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8012974 <__kernel_rem_pio2f+0x304>
 8012a80:	440b      	add	r3, r1
 8012a82:	4622      	mov	r2, r4
 8012a84:	2a00      	cmp	r2, #0
 8012a86:	da24      	bge.n	8012ad2 <__kernel_rem_pio2f+0x462>
 8012a88:	b34e      	cbz	r6, 8012ade <__kernel_rem_pio2f+0x46e>
 8012a8a:	eef1 7a47 	vneg.f32	s15, s14
 8012a8e:	edc7 7a00 	vstr	s15, [r7]
 8012a92:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8012a96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a9a:	aa31      	add	r2, sp, #196	@ 0xc4
 8012a9c:	2301      	movs	r3, #1
 8012a9e:	429c      	cmp	r4, r3
 8012aa0:	da20      	bge.n	8012ae4 <__kernel_rem_pio2f+0x474>
 8012aa2:	b10e      	cbz	r6, 8012aa8 <__kernel_rem_pio2f+0x438>
 8012aa4:	eef1 7a67 	vneg.f32	s15, s15
 8012aa8:	edc7 7a01 	vstr	s15, [r7, #4]
 8012aac:	e7ba      	b.n	8012a24 <__kernel_rem_pio2f+0x3b4>
 8012aae:	ab30      	add	r3, sp, #192	@ 0xc0
 8012ab0:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8012974 <__kernel_rem_pio2f+0x304>
 8012ab4:	440b      	add	r3, r1
 8012ab6:	2c00      	cmp	r4, #0
 8012ab8:	da05      	bge.n	8012ac6 <__kernel_rem_pio2f+0x456>
 8012aba:	b10e      	cbz	r6, 8012ac0 <__kernel_rem_pio2f+0x450>
 8012abc:	eef1 7a67 	vneg.f32	s15, s15
 8012ac0:	edc7 7a00 	vstr	s15, [r7]
 8012ac4:	e7ae      	b.n	8012a24 <__kernel_rem_pio2f+0x3b4>
 8012ac6:	ed33 7a01 	vldmdb	r3!, {s14}
 8012aca:	3c01      	subs	r4, #1
 8012acc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012ad0:	e7f1      	b.n	8012ab6 <__kernel_rem_pio2f+0x446>
 8012ad2:	ed73 7a01 	vldmdb	r3!, {s15}
 8012ad6:	3a01      	subs	r2, #1
 8012ad8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012adc:	e7d2      	b.n	8012a84 <__kernel_rem_pio2f+0x414>
 8012ade:	eef0 7a47 	vmov.f32	s15, s14
 8012ae2:	e7d4      	b.n	8012a8e <__kernel_rem_pio2f+0x41e>
 8012ae4:	ecb2 7a01 	vldmia	r2!, {s14}
 8012ae8:	3301      	adds	r3, #1
 8012aea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012aee:	e7d6      	b.n	8012a9e <__kernel_rem_pio2f+0x42e>
 8012af0:	edd2 7a00 	vldr	s15, [r2]
 8012af4:	edd2 6a01 	vldr	s13, [r2, #4]
 8012af8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012afc:	3801      	subs	r0, #1
 8012afe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b02:	ed82 7a00 	vstr	s14, [r2]
 8012b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b0a:	edc2 7a01 	vstr	s15, [r2, #4]
 8012b0e:	e798      	b.n	8012a42 <__kernel_rem_pio2f+0x3d2>
 8012b10:	edd3 7a00 	vldr	s15, [r3]
 8012b14:	edd3 6a01 	vldr	s13, [r3, #4]
 8012b18:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012b1c:	3a01      	subs	r2, #1
 8012b1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b22:	ed83 7a00 	vstr	s14, [r3]
 8012b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b2a:	edc3 7a01 	vstr	s15, [r3, #4]
 8012b2e:	e78d      	b.n	8012a4c <__kernel_rem_pio2f+0x3dc>
 8012b30:	ed33 7a01 	vldmdb	r3!, {s14}
 8012b34:	3c01      	subs	r4, #1
 8012b36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012b3a:	e78f      	b.n	8012a5c <__kernel_rem_pio2f+0x3ec>
 8012b3c:	eef1 6a66 	vneg.f32	s13, s13
 8012b40:	eeb1 7a47 	vneg.f32	s14, s14
 8012b44:	edc7 6a00 	vstr	s13, [r7]
 8012b48:	ed87 7a01 	vstr	s14, [r7, #4]
 8012b4c:	eef1 7a67 	vneg.f32	s15, s15
 8012b50:	e790      	b.n	8012a74 <__kernel_rem_pio2f+0x404>
 8012b52:	bf00      	nop

08012b54 <scalbnf>:
 8012b54:	ee10 3a10 	vmov	r3, s0
 8012b58:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8012b5c:	d02b      	beq.n	8012bb6 <scalbnf+0x62>
 8012b5e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8012b62:	d302      	bcc.n	8012b6a <scalbnf+0x16>
 8012b64:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012b68:	4770      	bx	lr
 8012b6a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8012b6e:	d123      	bne.n	8012bb8 <scalbnf+0x64>
 8012b70:	4b24      	ldr	r3, [pc, #144]	@ (8012c04 <scalbnf+0xb0>)
 8012b72:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8012c08 <scalbnf+0xb4>
 8012b76:	4298      	cmp	r0, r3
 8012b78:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012b7c:	db17      	blt.n	8012bae <scalbnf+0x5a>
 8012b7e:	ee10 3a10 	vmov	r3, s0
 8012b82:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012b86:	3a19      	subs	r2, #25
 8012b88:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8012b8c:	4288      	cmp	r0, r1
 8012b8e:	dd15      	ble.n	8012bbc <scalbnf+0x68>
 8012b90:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8012c0c <scalbnf+0xb8>
 8012b94:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8012c10 <scalbnf+0xbc>
 8012b98:	ee10 3a10 	vmov	r3, s0
 8012b9c:	eeb0 7a67 	vmov.f32	s14, s15
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	bfb8      	it	lt
 8012ba4:	eef0 7a66 	vmovlt.f32	s15, s13
 8012ba8:	ee27 0a87 	vmul.f32	s0, s15, s14
 8012bac:	4770      	bx	lr
 8012bae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012c14 <scalbnf+0xc0>
 8012bb2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8012bb6:	4770      	bx	lr
 8012bb8:	0dd2      	lsrs	r2, r2, #23
 8012bba:	e7e5      	b.n	8012b88 <scalbnf+0x34>
 8012bbc:	4410      	add	r0, r2
 8012bbe:	28fe      	cmp	r0, #254	@ 0xfe
 8012bc0:	dce6      	bgt.n	8012b90 <scalbnf+0x3c>
 8012bc2:	2800      	cmp	r0, #0
 8012bc4:	dd06      	ble.n	8012bd4 <scalbnf+0x80>
 8012bc6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012bca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8012bce:	ee00 3a10 	vmov	s0, r3
 8012bd2:	4770      	bx	lr
 8012bd4:	f110 0f16 	cmn.w	r0, #22
 8012bd8:	da09      	bge.n	8012bee <scalbnf+0x9a>
 8012bda:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8012c14 <scalbnf+0xc0>
 8012bde:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8012c18 <scalbnf+0xc4>
 8012be2:	ee10 3a10 	vmov	r3, s0
 8012be6:	eeb0 7a67 	vmov.f32	s14, s15
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	e7d9      	b.n	8012ba2 <scalbnf+0x4e>
 8012bee:	3019      	adds	r0, #25
 8012bf0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012bf4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8012bf8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8012c1c <scalbnf+0xc8>
 8012bfc:	ee07 3a90 	vmov	s15, r3
 8012c00:	e7d7      	b.n	8012bb2 <scalbnf+0x5e>
 8012c02:	bf00      	nop
 8012c04:	ffff3cb0 	.word	0xffff3cb0
 8012c08:	4c000000 	.word	0x4c000000
 8012c0c:	7149f2ca 	.word	0x7149f2ca
 8012c10:	f149f2ca 	.word	0xf149f2ca
 8012c14:	0da24260 	.word	0x0da24260
 8012c18:	8da24260 	.word	0x8da24260
 8012c1c:	33000000 	.word	0x33000000

08012c20 <floorf>:
 8012c20:	ee10 3a10 	vmov	r3, s0
 8012c24:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012c28:	3a7f      	subs	r2, #127	@ 0x7f
 8012c2a:	2a16      	cmp	r2, #22
 8012c2c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012c30:	dc2b      	bgt.n	8012c8a <floorf+0x6a>
 8012c32:	2a00      	cmp	r2, #0
 8012c34:	da12      	bge.n	8012c5c <floorf+0x3c>
 8012c36:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012c9c <floorf+0x7c>
 8012c3a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012c3e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c46:	dd06      	ble.n	8012c56 <floorf+0x36>
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	da24      	bge.n	8012c96 <floorf+0x76>
 8012c4c:	2900      	cmp	r1, #0
 8012c4e:	4b14      	ldr	r3, [pc, #80]	@ (8012ca0 <floorf+0x80>)
 8012c50:	bf08      	it	eq
 8012c52:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8012c56:	ee00 3a10 	vmov	s0, r3
 8012c5a:	4770      	bx	lr
 8012c5c:	4911      	ldr	r1, [pc, #68]	@ (8012ca4 <floorf+0x84>)
 8012c5e:	4111      	asrs	r1, r2
 8012c60:	420b      	tst	r3, r1
 8012c62:	d0fa      	beq.n	8012c5a <floorf+0x3a>
 8012c64:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8012c9c <floorf+0x7c>
 8012c68:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012c6c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c74:	ddef      	ble.n	8012c56 <floorf+0x36>
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	bfbe      	ittt	lt
 8012c7a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8012c7e:	fa40 f202 	asrlt.w	r2, r0, r2
 8012c82:	189b      	addlt	r3, r3, r2
 8012c84:	ea23 0301 	bic.w	r3, r3, r1
 8012c88:	e7e5      	b.n	8012c56 <floorf+0x36>
 8012c8a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012c8e:	d3e4      	bcc.n	8012c5a <floorf+0x3a>
 8012c90:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012c94:	4770      	bx	lr
 8012c96:	2300      	movs	r3, #0
 8012c98:	e7dd      	b.n	8012c56 <floorf+0x36>
 8012c9a:	bf00      	nop
 8012c9c:	7149f2ca 	.word	0x7149f2ca
 8012ca0:	bf800000 	.word	0xbf800000
 8012ca4:	007fffff 	.word	0x007fffff

08012ca8 <_init>:
 8012ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012caa:	bf00      	nop
 8012cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cae:	bc08      	pop	{r3}
 8012cb0:	469e      	mov	lr, r3
 8012cb2:	4770      	bx	lr

08012cb4 <_fini>:
 8012cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cb6:	bf00      	nop
 8012cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cba:	bc08      	pop	{r3}
 8012cbc:	469e      	mov	lr, r3
 8012cbe:	4770      	bx	lr
