// Seed: 3439061395
module module_0 (
    input supply0 id_0,
    input wor id_1
    , id_11,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply1 id_6
    , id_12,
    output wor id_7,
    output wire id_8,
    input tri0 id_9
);
  id_13 :
  assert property (@(negedge id_4) id_11)
  else $display;
  assign id_5 = 1'h0;
  wire id_14;
  assign id_6 = id_4;
  wire id_15;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_3, id_2, id_5, id_2, id_3, id_0, id_1, id_1, id_0, id_4
  );
endmodule
