#add_file options
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/mss_tshell.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/MSS_CCC_0/crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/crc_ahb_ip_MSS.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_control_unit.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/bit_reversal.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_comb.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_parrallel.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_datapath.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_unit.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/host_interface.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_ip.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -lib COREAHBLITE_LIB -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite.v"
add_file -verilog "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip/crc_ahb_ip.v"
add_file -constraint "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/mss_tshell_syn.sdc"

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade -1
set_option -write_verilog 0
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
project -result_file "E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/synthesis/crc_ahb_ip.edn"
impl -active "synthesis"
