$date
	Sat Nov 20 19:37:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testb_dff $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#1
1!
0"
1#
#2
0#
#3
0!
1"
1#
1$
#4
0#
#5
1!
0"
1#
0$
#6
0#
#7
1#
#8
0#
1$
#9
0!
1"
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
