m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Digital chipset design/basics_graphics_music_main/labs/1_basics/1_01_and_or_not_xor_de_morgan/Modelsim
vand_and
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1730190026
!i10b 1
!s100 F^12iXOKOz;^1@=b6WnGf0
I@4fVL0MYHN422I^XFN4:33
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 my_design_sv_unit
S1
Z4 dD:/Digital chipset design/Test_ifdef/Modelsim
w1728649696
8D:\Digital chipset design\Test_ifdef\and_and.sv
FD:\Digital chipset design\Test_ifdef\and_and.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1730190026.000000
Z7 !s107 D:\Digital chipset design\Test_ifdef\and_and.sv|D:/Digital chipset design/Test_ifdef/my_design.sv|
Z8 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Digital chipset design/Test_ifdef/my_design.sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
vmy_design
R0
R1
!i10b 1
!s100 ?Z9ZhIDi:CETIJ61L`lBD2
IOn8C<;4[3CfDWH3IC:Z_@3
R2
R3
S1
R4
w1730190018
8D:/Digital chipset design/Test_ifdef/my_design.sv
FD:/Digital chipset design/Test_ifdef/my_design.sv
L0 4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
vtb
R0
!s110 1730190006
!i10b 1
!s100 V=S3mXn4MiaAC`IHfVdD02
IWgPeomo9eE9@z^SODTPMV2
R2
!s105 tb_sv_unit
S1
R4
w1730189992
8D:/Digital chipset design/Test_ifdef/tb.sv
FD:/Digital chipset design/Test_ifdef/tb.sv
L0 2
R5
r1
!s85 0
31
!s108 1730190006.000000
!s107 D:/Digital chipset design/Test_ifdef/tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Digital chipset design/Test_ifdef/tb.sv|
!i113 1
R9
R10
