Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_KBandOutput.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_KBandOutput --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_KBandOutput.KBandOutput: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: KBandIPsubPro_KBandOutput: "Transforming system: KBandIPsubPro_KBandOutput"
Info: KBandIPsubPro_KBandOutput: "Naming system components in system: KBandIPsubPro_KBandOutput"
Info: KBandIPsubPro_KBandOutput: "Processing generation queue"
Info: KBandIPsubPro_KBandOutput: "Generating: KBandIPsubPro_KBandOutput"
Info: KBandIPsubPro_KBandOutput: "Generating: KBandIPsubPro_KBandOutput_altera_msgdma_191_kl463si"
Info: KBandIPsubPro_KBandOutput: "Generating: dispatcher"
Info: KBandIPsubPro_KBandOutput: "Generating: write_master"
Info: KBandIPsubPro_KBandOutput: Done "KBandIPsubPro_KBandOutput" with 4 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
