-- VHDL for IBM SMS ALD group I1401IORing
-- Title: I1401IORing
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/10/2020 4:14:31 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity I1401IORing is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE: in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		MS_NOT_1401_CARD_OR_PRTR_MODE: in STD_LOGIC;
		PS_1401_BRANCH_LATCH: in STD_LOGIC;
		MS_PRT_CARR_BUSY: in STD_LOGIC;
		MC_1403_PRINT_BUFFER_BUSY: in STD_LOGIC;
		MC_I_O_PRINTER_READY: in STD_LOGIC;
		MS_1401_READ_TRIGGER: out STD_LOGIC;
		MS_1401_PRINT_TRIGGER: out STD_LOGIC;
		PS_1401_READ_TRIGGER: out STD_LOGIC;
		PS_1401_PRINT_TRIGGER: out STD_LOGIC;
		MS_1401_I_O_RING_ADVANCE: out STD_LOGIC;
		MS_1401_I_O_SET_BRANCH_CNDS: out STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC: out STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY: out STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: out STD_LOGIC;
		MS_1403_PRINT_BUFFER_BUSY: out STD_LOGIC;
		PS_1403_PRINT_BUFFER_BUSY: out STD_LOGIC;
		MS_1401_PUNCH_TRIGGER: out STD_LOGIC;
		PS_1401_I_O_END: out STD_LOGIC;
		PS_1401_PUNCH_TRIGGER: out STD_LOGIC;
		MS_1401_I_O_END: out STD_LOGIC);
end I1401IORing;


ARCHITECTURE structural of I1401IORing is

	 signal MS_1401_SET_CD_PRINT_IN_PROC: STD_LOGIC;
	 signal PS_1401_I_O_RING_ADVANCE: STD_LOGIC;

	 signal XX_MS_1401_READ_TRIGGER: STD_LOGIC;
	 signal XX_PS_1401_READ_TRIGGER: STD_LOGIC;

BEGIN

	MS_1401_READ_TRIGGER <= 
		XX_MS_1401_READ_TRIGGER;
	PS_1401_READ_TRIGGER <= 
		XX_PS_1401_READ_TRIGGER;

Page_13_70_01_1: ENTITY ALD_13_70_01_1_BUFFER_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LOGIC_GATE_E_1 =>
		PS_LOGIC_GATE_E_1,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		MS_E_CH_STATUS_SAMPLE_B_DELAY,
	MS_NOT_1401_CARD_OR_PRTR_MODE =>
		MS_NOT_1401_CARD_OR_PRTR_MODE,
	MS_1401_PRINT_TRIGGER =>
		MS_1401_PRINT_TRIGGER,
	MS_1401_SET_CD_PRINT_IN_PROC =>
		MS_1401_SET_CD_PRINT_IN_PROC,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	MS_1401_READ_TRIGGER =>
		XX_MS_1401_READ_TRIGGER,
	PS_1401_READ_TRIGGER =>
		XX_PS_1401_READ_TRIGGER,
	MS_1401_I_O_RING_ADVANCE =>
		MS_1401_I_O_RING_ADVANCE,
	PS_1401_I_O_RING_ADVANCE =>
		PS_1401_I_O_RING_ADVANCE
	);

Page_13_70_02_1: ENTITY ALD_13_70_02_1_BUFFER_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_READ_TRIGGER =>
		XX_PS_1401_READ_TRIGGER,
	MS_1401_READ_TRIGGER =>
		XX_MS_1401_READ_TRIGGER,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	PS_1401_I_O_RING_ADVANCE =>
		PS_1401_I_O_RING_ADVANCE,
	MC_1403_PRINT_BUFFER_BUSY =>
		MC_1403_PRINT_BUFFER_BUSY,
	MS_1401_SET_CD_PRINT_IN_PROC =>
		MS_1401_SET_CD_PRINT_IN_PROC,
	MS_PRT_CARR_BUSY =>
		MS_PRT_CARR_BUSY,
	PS_1401_BRANCH_LATCH =>
		PS_1401_BRANCH_LATCH,
	MC_I_O_PRINTER_READY =>
		MC_I_O_PRINTER_READY,
	MS_1401_PUNCH_TRIGGER =>
		MS_1401_PUNCH_TRIGGER,
	PS_1401_PUNCH_TRIGGER =>
		PS_1401_PUNCH_TRIGGER,
	MS_1401_I_O_END =>
		MS_1401_I_O_END,
	PS_1401_I_O_END =>
		PS_1401_I_O_END,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	PS_1403_PRINT_BUFFER_BUSY =>
		PS_1403_PRINT_BUFFER_BUSY,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_FORMS_OR_1403_PRT_BUFF_BUSY =>
		PS_FORMS_OR_1403_PRT_BUFF_BUSY,
	MS_1403_PRINT_BUFFER_BUSY =>
		MS_1403_PRINT_BUFFER_BUSY
	);


END;
