--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/smag/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 5 -n 3 -fastpaths -xml fsm_sequence_checker.twx
fsm_sequence_checker.ncd -o fsm_sequence_checker.twr fsm_sequence_checker.pcf

Design file:              fsm_sequence_checker.ncd
Physical constraint file: fsm_sequence_checker.pcf
Device,package,speed:     xc3s500e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock char_valid
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
ascii_char<0>|    5.180(F)|   -1.308(F)|char_valid_IBUF   |   0.000|
ascii_char<1>|    4.575(F)|   -0.825(F)|char_valid_IBUF   |   0.000|
ascii_char<2>|    3.683(F)|   -0.110(F)|char_valid_IBUF   |   0.000|
ascii_char<3>|    3.777(F)|    0.435(F)|char_valid_IBUF   |   0.000|
ascii_char<4>|    3.838(F)|    0.116(F)|char_valid_IBUF   |   0.000|
ascii_char<5>|    3.471(F)|   -0.179(F)|char_valid_IBUF   |   0.000|
ascii_char<6>|    4.058(F)|   -0.209(F)|char_valid_IBUF   |   0.000|
ascii_char<7>|    3.724(F)|   -0.056(F)|char_valid_IBUF   |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
ascii_char<0>|    5.241(R)|   -2.683(R)|clk_BUFGP         |   0.000|
ascii_char<1>|    4.692(R)|   -2.244(R)|clk_BUFGP         |   0.000|
ascii_char<2>|    3.766(R)|   -1.502(R)|clk_BUFGP         |   0.000|
ascii_char<3>|    3.889(R)|   -1.601(R)|clk_BUFGP         |   0.000|
ascii_char<4>|    3.014(R)|   -0.901(R)|clk_BUFGP         |   0.000|
ascii_char<6>|    3.421(R)|   -1.226(R)|clk_BUFGP         |   0.000|
ascii_char<7>|    3.570(R)|   -1.346(R)|clk_BUFGP         |   0.000|
rst          |    3.449(R)|    0.657(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
output_strobe |    7.386(R)|clk_BUFGP         |   0.000|
sequence_valid|    7.034(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock char_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.459|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
char_valid     |    3.373|    3.373|         |         |
clk            |    4.014|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 28 22:38:18 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



