<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-s3c24xx › s3c2410-iotiming.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>s3c2410-iotiming.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c24xx/s3c2410-iotiming.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006-2009 Simtec Electronics</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C24XX CPU Frequency scaling - IO timing for S3C2410/S3C2440/S3C2442</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-mem.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq-core.h&gt;</span>

<span class="cp">#define print_ns(x) ((x) / 10), ((x) % 10)</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_print_timing - print bank timing data for debug purposes</span>
<span class="cm"> * @pfx: The prefix to put on the output</span>
<span class="cm"> * @timings: The timing inforamtion to print.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c2410_print_timing</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pfx</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">s3c_iotimings</span> <span class="o">*</span><span class="n">timings</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">MAX_BANKS</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bt</span> <span class="o">=</span> <span class="n">timings</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">io_2410</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bt</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s %d: Tacs=%d.%d, Tcos=%d.%d, Tacc=%d.%d, &quot;</span>
		       <span class="s">&quot;Tcoh=%d.%d, Tcah=%d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pfx</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span>
		       <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacs</span><span class="p">),</span>
		       <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcos</span><span class="p">),</span>
		       <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacc</span><span class="p">),</span>
		       <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcoh</span><span class="p">),</span>
		       <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcah</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bank_reg - convert bank number to pointer to the control register.</span>
<span class="cm"> * @bank: The IO bank number.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">bank_reg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">S3C2410_BANKCON0</span> <span class="o">+</span> <span class="p">(</span><span class="n">bank</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bank_is_io - test whether bank is used for IO</span>
<span class="cm"> * @bankcon: The bank control register.</span>
<span class="cm"> *</span>
<span class="cm"> * This is a simplistic test to see if any BANKCON[x] is not an IO</span>
<span class="cm"> * bank. It currently does not take into account whether BWSCON has</span>
<span class="cm"> * an illegal width-setting in it, or if the pin connected to nCS[x]</span>
<span class="cm"> * is actually being handled as a chip-select.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bank_is_io</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bankcon</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">bankcon</span> <span class="o">&amp;</span> <span class="n">S3C2410_BANKCON_SDRAM</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * to_div - convert cycle time to divisor</span>
<span class="cm"> * @cyc: The cycle time, in 10ths of nanoseconds.</span>
<span class="cm"> * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.</span>
<span class="cm"> *</span>
<span class="cm"> * Convert the given cycle time into the divisor to use to obtain it from</span>
<span class="cm"> * HCLK.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">to_div</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cyc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hclk_tns</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cyc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">cyc</span><span class="p">,</span> <span class="n">hclk_tns</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * calc_0124 - calculate divisor control for divisors that do /0, /1. /2 and /4</span>
<span class="cm"> * @cyc: The cycle time, in 10ths of nanoseconds.</span>
<span class="cm"> * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.</span>
<span class="cm"> * @v: Pointer to register to alter.</span>
<span class="cm"> * @shift: The shift to get to the control bits.</span>
<span class="cm"> *</span>
<span class="cm"> * Calculate the divisor, and turn it into the correct control bits to</span>
<span class="cm"> * set in the result, @v.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">calc_0124</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cyc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk_tns</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="n">to_div</span><span class="p">(</span><span class="n">cyc</span><span class="p">,</span> <span class="n">hclk_tns</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">s3c_freq_iodbg</span><span class="p">(</span><span class="s">&quot;%s: cyc=%d, hclk=%lu, shift=%d =&gt; div %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">cyc</span><span class="p">,</span> <span class="n">hclk_tns</span><span class="p">,</span> <span class="n">shift</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">v</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">calc_tacp</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cyc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Currently no support for Tacp calculations. */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * calc_tacc - calculate divisor control for tacc.</span>
<span class="cm"> * @cyc: The cycle time, in 10ths of nanoseconds.</span>
<span class="cm"> * @nwait_en: IS nWAIT enabled for this bank.</span>
<span class="cm"> * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.</span>
<span class="cm"> * @v: Pointer to register to alter.</span>
<span class="cm"> *</span>
<span class="cm"> * Calculate the divisor control for tACC, taking into account whether</span>
<span class="cm"> * the bank has nWAIT enabled. The result is used to modify the value</span>
<span class="cm"> * pointed to by @v.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_tacc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cyc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nwait_en</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk_tns</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="n">to_div</span><span class="p">(</span><span class="n">cyc</span><span class="p">,</span> <span class="n">hclk_tns</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">s3c_freq_iodbg</span><span class="p">(</span><span class="s">&quot;%s: cyc=%u, nwait=%d, hclk=%lu =&gt; div=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">cyc</span><span class="p">,</span> <span class="n">nwait_en</span><span class="p">,</span> <span class="n">hclk_tns</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>

	<span class="cm">/* if nWait enabled on an bank, Tacc must be at-least 4 cycles. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nwait_en</span> <span class="o">&amp;&amp;</span> <span class="n">div</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">div</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">5</span>:
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">7</span>:
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">9</span>:
	<span class="k">case</span> <span class="mi">10</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">11</span>:
	<span class="k">case</span> <span class="mi">12</span>:
	<span class="k">case</span> <span class="mi">13</span>:
	<span class="k">case</span> <span class="mi">14</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">v</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_calc_bank - calculate bank timing infromation</span>
<span class="cm"> * @cfg: The configuration we need to calculate for.</span>
<span class="cm"> * @bt: The bank timing information.</span>
<span class="cm"> *</span>
<span class="cm"> * Given the cycle timine for a bank @bt, calculate the new BANKCON</span>
<span class="cm"> * setting for the @cfg timing. This updates the timing information</span>
<span class="cm"> * ready for the cpu frequency change.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2410_calc_bank</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">.</span><span class="n">hclk_tns</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">res</span>  <span class="o">=</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span><span class="p">;</span>
	<span class="n">res</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">S3C2410_BANKCON_SDRAM</span> <span class="o">|</span> <span class="n">S3C2410_BANKCON_PMC16</span><span class="p">);</span>

	<span class="cm">/* tacp: 2,3,4,5 */</span>
	<span class="cm">/* tcah: 0,1,2,4 */</span>
	<span class="cm">/* tcoh: 0,1,2,4 */</span>
	<span class="cm">/* tacc: 1,2,3,4,6,7,10,14 (&gt;4 for nwait) */</span>
	<span class="cm">/* tcos: 0,1,2,4 */</span>
	<span class="cm">/* tacs: 0,1,2,4 */</span>

	<span class="n">ret</span>  <span class="o">=</span> <span class="n">calc_0124</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacs</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">,</span> <span class="n">S3C2410_BANKCON_Tacs_SHIFT</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">|=</span> <span class="n">calc_0124</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcos</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">,</span> <span class="n">S3C2410_BANKCON_Tcos_SHIFT</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">|=</span> <span class="n">calc_0124</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcah</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">,</span> <span class="n">S3C2410_BANKCON_Tcah_SHIFT</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">|=</span> <span class="n">calc_0124</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcoh</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">,</span> <span class="n">S3C2410_BANKCON_Tcoh_SHIFT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">|=</span> <span class="n">calc_tacp</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacp</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">|=</span> <span class="n">calc_tacc</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacc</span><span class="p">,</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">nwait_en</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span> <span class="o">=</span> <span class="n">res</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tacc_tab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * get_tacc - turn tACC value into cycle time</span>
<span class="cm"> * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.</span>
<span class="cm"> * @val: The bank timing register value, shifed down.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_tacc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk_tns</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">hclk_tns</span> <span class="o">*</span> <span class="n">tacc_tab</span><span class="p">[</span><span class="n">val</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * get_0124 - turn 0/1/2/4 divider into cycle time</span>
<span class="cm"> * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.</span>
<span class="cm"> * @val: The bank timing register value, shifed down.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_0124</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk_tns</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">hclk_tns</span> <span class="o">*</span> <span class="p">((</span><span class="n">val</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_iotiming_getbank - turn BANKCON into cycle time information</span>
<span class="cm"> * @cfg: The frequency configuration</span>
<span class="cm"> * @bt: The bank timing to fill in (uses cached BANKCON)</span>
<span class="cm"> *</span>
<span class="cm"> * Given the BANKCON setting in @bt and the current frequency settings</span>
<span class="cm"> * in @cfg, update the cycle timing information.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">s3c2410_iotiming_getbank</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bankcon</span> <span class="o">=</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">.</span><span class="n">hclk_tns</span><span class="p">;</span>

	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcah</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcah_SHIFT</span><span class="p">);</span>
	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcoh</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcoh_SHIFT</span><span class="p">);</span>
	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcos</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcos_SHIFT</span><span class="p">);</span>
	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacs</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tacs_SHIFT</span><span class="p">);</span>
	<span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacc</span> <span class="o">=</span> <span class="n">get_tacc</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tacc_SHIFT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_iotiming_debugfs - debugfs show io bank timing information</span>
<span class="cm"> * @seq: The seq_file to write output to using seq_printf().</span>
<span class="cm"> * @cfg: The current configuration.</span>
<span class="cm"> * @iob: The IO bank information to decode.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">s3c2410_iotiming_debugfs</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">seq</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			      <span class="k">union</span> <span class="n">s3c_iobank</span> <span class="o">*</span><span class="n">iob</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span> <span class="o">=</span> <span class="n">iob</span><span class="o">-&gt;</span><span class="n">io_2410</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bankcon</span> <span class="o">=</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">.</span><span class="n">hclk_tns</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tacs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcos</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tacc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcoh</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcah</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">seq</span><span class="p">,</span> <span class="s">&quot;BANKCON=0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bankcon</span><span class="p">);</span>

	<span class="n">tcah</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcah_SHIFT</span><span class="p">);</span>
	<span class="n">tcoh</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcoh_SHIFT</span><span class="p">);</span>
	<span class="n">tcos</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tcos_SHIFT</span><span class="p">);</span>
	<span class="n">tacs</span> <span class="o">=</span> <span class="n">get_0124</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tacs_SHIFT</span><span class="p">);</span>
	<span class="n">tacc</span> <span class="o">=</span> <span class="n">get_tacc</span><span class="p">(</span><span class="n">hclk</span><span class="p">,</span> <span class="n">bankcon</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2410_BANKCON_Tacc_SHIFT</span><span class="p">);</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">seq</span><span class="p">,</span>
		   <span class="s">&quot;</span><span class="se">\t</span><span class="s">Read: Tacs=%d.%d, Tcos=%d.%d, Tacc=%d.%d, Tcoh=%d.%d, Tcah=%d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacs</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcos</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tacc</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcoh</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">tcah</span><span class="p">));</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">seq</span><span class="p">,</span>
		   <span class="s">&quot;</span><span class="se">\t</span><span class="s"> Set: Tacs=%d.%d, Tcos=%d.%d, Tacc=%d.%d, Tcoh=%d.%d, Tcah=%d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">tacs</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">tcos</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">tacc</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">tcoh</span><span class="p">),</span>
		   <span class="n">print_ns</span><span class="p">(</span><span class="n">tcah</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_iotiming_calc - Calculate bank timing for frequency change.</span>
<span class="cm"> * @cfg: The frequency configuration</span>
<span class="cm"> * @iot: The IO timing information to fill out.</span>
<span class="cm"> *</span>
<span class="cm"> * Calculate the new values for the banks in @iot based on the new</span>
<span class="cm"> * frequency information in @cfg. This is then used by s3c2410_iotiming_set()</span>
<span class="cm"> * to update the timing when necessary.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">s3c2410_iotiming_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">s3c_iotimings</span> <span class="o">*</span><span class="n">iot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bankcon</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">MAX_BANKS</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bankcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">bank_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">));</span>
		<span class="n">bt</span> <span class="o">=</span> <span class="n">iot</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">io_2410</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bt</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span> <span class="o">=</span> <span class="n">bankcon</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c2410_calc_bank</span><span class="p">(</span><span class="n">cfg</span><span class="p">,</span> <span class="n">bt</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: cannot calculate bank %d io</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">s3c_freq_iodbg</span><span class="p">(</span><span class="s">&quot;%s: bank %d: con=%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
 <span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_iotiming_set - set the IO timings from the given setup.</span>
<span class="cm"> * @cfg: The frequency configuration</span>
<span class="cm"> * @iot: The IO timing information to use.</span>
<span class="cm"> *</span>
<span class="cm"> * Set all the currently used IO bank timing information generated</span>
<span class="cm"> * by s3c2410_iotiming_calc() once the core has validated that all</span>
<span class="cm"> * the new values are within permitted bounds.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">s3c2410_iotiming_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">s3c_iotimings</span> <span class="o">*</span><span class="n">iot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>

	<span class="cm">/* set the io timings from the specifier */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">MAX_BANKS</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bt</span> <span class="o">=</span> <span class="n">iot</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">io_2410</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bt</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span><span class="p">,</span> <span class="n">bank_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c2410_iotiming_get - Get the timing information from current registers.</span>
<span class="cm"> * @cfg: The frequency configuration</span>
<span class="cm"> * @timings: The IO timing information to fill out.</span>
<span class="cm"> *</span>
<span class="cm"> * Calculate the @timings timing information from the current frequency</span>
<span class="cm"> * information in @cfg, and the new frequency configur</span>
<span class="cm"> * through all the IO banks, reading the state and then updating @iot</span>
<span class="cm"> * as necessary.</span>
<span class="cm"> *</span>
<span class="cm"> * This is used at the moment on initialisation to get the current</span>
<span class="cm"> * configuration so that boards do not have to carry their own setup</span>
<span class="cm"> * if the timings are correct on initialisation.</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="nf">s3c2410_iotiming_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_cpufreq_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">s3c_iotimings</span> <span class="o">*</span><span class="n">timings</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span> <span class="o">*</span><span class="n">bt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bankcon</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bwscon</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>

	<span class="n">bwscon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_BWSCON</span><span class="p">);</span>

	<span class="cm">/* look through all banks to see what is currently set. */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">MAX_BANKS</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bankcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">bank_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bank_is_io</span><span class="p">(</span><span class="n">bankcon</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">s3c_freq_iodbg</span><span class="p">(</span><span class="s">&quot;%s: bank %d: con %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">bankcon</span><span class="p">);</span>

		<span class="n">bt</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2410_iobank_timing</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bt</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: no memory for bank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* find out in nWait is enabled for bank. */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bank</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span>  <span class="o">=</span> <span class="n">S3C2410_BWSCON_GET</span><span class="p">(</span><span class="n">bwscon</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">S3C2410_BWSCON_WS</span><span class="p">)</span>
				<span class="n">bt</span><span class="o">-&gt;</span><span class="n">nwait_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">timings</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">io_2410</span> <span class="o">=</span> <span class="n">bt</span><span class="p">;</span>
		<span class="n">bt</span><span class="o">-&gt;</span><span class="n">bankcon</span> <span class="o">=</span> <span class="n">bankcon</span><span class="p">;</span>

		<span class="n">s3c2410_iotiming_getbank</span><span class="p">(</span><span class="n">cfg</span><span class="p">,</span> <span class="n">bt</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">s3c2410_print_timing</span><span class="p">(</span><span class="s">&quot;get&quot;</span><span class="p">,</span> <span class="n">timings</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
