# AD9280_SCOP_2 AXIæ€»çº¿8ä½è¾“å‡ºä¸ŽåŠ¨æ€TLASTä¼˜åŒ–

## ä¿®æ”¹æ‘˜è¦

å°†AD9280_SCOP_2 IPæ ¸çš„AXI4-Streamè¾“å‡ºä»Ž32ä½ä¼˜åŒ–ä¸º8ä½ï¼Œå¹¶å®žçŽ°åŸºäºŽå®žé™…sample_depthçš„åŠ¨æ€TLASTç”Ÿæˆã€‚

## ä¸»è¦ä¿®æ”¹å†…å®¹

### 1. AXIæ•°æ®å®½åº¦ä¿®æ”¹ (32ä½ â†’ 8ä½)

#### æ–‡ä»¶ï¼š`ad9280_scop_master_stream_v2_0_M00_AXIS.v`
```verilog
// ä¿®æ”¹å‰
parameter integer C_M_AXIS_TDATA_WIDTH = 32,

// ä¿®æ”¹åŽ  
parameter integer C_M_AXIS_TDATA_WIDTH = 8,
```

#### æ–‡ä»¶ï¼š`ad9280_scop.v`
```verilog
// ä¿®æ”¹å‰
parameter integer C_M00_AXIS_TDATA_WIDTH = 32,

// ä¿®æ”¹åŽ
parameter integer C_M00_AXIS_TDATA_WIDTH = 8,
```

### 2. åŠ¨æ€TLASTç”Ÿæˆ

#### æ·»åŠ sample_depthè¾“å…¥ç«¯å£
```verilog
// ad9280_scop_master_stream_v2_0_M00_AXIS.v
input wire [15:0] sample_depth,  // æ–°å¢žsample_depthè¾“å…¥
```

#### ä¿®æ”¹TLASTç”Ÿæˆé€»è¾‘
```verilog
// ä¿®æ”¹å‰ï¼šå›ºå®š1024ä¸ªä¼ è¾“
if (transfer_count >= 1023 || (!sampling_active && fifo_empty)) begin
    axis_tlast_fifo <= 1'b1;
    transfer_count <= 16'h0;
end

// ä¿®æ”¹åŽï¼šåŸºäºŽå®žé™…sample_depth
if ((transfer_count >= (sample_depth - 1)) || (!sampling_active && fifo_empty)) begin
    axis_tlast_fifo <= 1'b1;
    transfer_count <= 16'h0;
    streaming_active_reg <= 1'b0;  // è¾¾åˆ°sample_depthåŽç»“æŸæµä¼ è¾“
end
```

#### é¡¶å±‚è¿žæŽ¥sample_depth
```verilog
// ad9280_scop.v
ad9280_scop_master_stream_v2_0_M00_AXIS_inst (
    // ...existing connections...
    .sample_depth(sample_depth_reg[15:0]),  // è¿žæŽ¥sample_depthå¯„å­˜å™¨
    // ...
);
```

## ä¼˜åŒ–æ•ˆæžœ

### ðŸš€ **æ€§èƒ½æå‡**

1. **å¸¦å®½æ•ˆçŽ‡ä¼˜åŒ–**
   - **ä¿®æ”¹å‰**ï¼š8ä½ADCæ•°æ® â†’ 32ä½AXIä¼ è¾“ (75%å¸¦å®½æµªè´¹)
   - **ä¿®æ”¹åŽ**ï¼š8ä½ADCæ•°æ® â†’ 8ä½AXIä¼ è¾“ (100%å¸¦å®½åˆ©ç”¨)

2. **ä¼ è¾“ç²¾ç¡®åº¦**
   - **ä¿®æ”¹å‰**ï¼šå›ºå®š1024ä¸ªæ•°æ®åŒ…ï¼Œä¸Žå®žé™…é‡‡æ ·æ·±åº¦ä¸åŒ¹é…
   - **ä¿®æ”¹åŽ**ï¼šå‡†ç¡®ä¼ è¾“sample_depthæŒ‡å®šçš„æ•°æ®é‡

3. **èµ„æºåˆ©ç”¨çŽ‡**
   - å‡å°‘AXIæ€»çº¿ä½å®½ï¼Œé™ä½ŽFPGAèµ„æºæ¶ˆè€—
   - æ›´ç²¾ç¡®çš„ä¼ è¾“æŽ§åˆ¶ï¼Œå‡å°‘æ— æ•ˆæ•°æ®ä¼ è¾“

### ðŸ“Š **åŠŸèƒ½æ”¹è¿›**

1. **åŠ¨æ€åŒ…å¤§å°**
   ```verilog
   // æ”¯æŒçµæ´»çš„é‡‡æ ·æ·±åº¦é…ç½®
   sample_depth = 256  â†’ TLASTåœ¨ç¬¬256ä¸ªæ•°æ®
   sample_depth = 1024 â†’ TLASTåœ¨ç¬¬1024ä¸ªæ•°æ®
   sample_depth = 4096 â†’ TLASTåœ¨ç¬¬4096ä¸ªæ•°æ®
   ```

2. **ç²¾ç¡®çš„æµæŽ§åˆ¶**
   ```verilog
   // è¾¾åˆ°æŒ‡å®šé‡‡æ ·æ·±åº¦åŽè‡ªåŠ¨åœæ­¢æµä¼ è¾“
   streaming_active_reg <= 1'b0;  // é˜²æ­¢è¿‡é‡ä¼ è¾“
   ```

3. **AXI4-Streamåè®®ä¼˜åŒ–**
   ```verilog
   // TSTRBä¿¡å·è‡ªåŠ¨é€‚é…8ä½æ•°æ®
   assign M_AXIS_TSTRB = {(C_M_AXIS_TDATA_WIDTH/8){1'b1}};  // 8ä½â†’1'b1
   ```

## å…¼å®¹æ€§è¯´æ˜Ž

### âœ… **å‘åŽå…¼å®¹**
- ä¿æŒæ‰€æœ‰çŽ°æœ‰çš„æŽ§åˆ¶æŽ¥å£å’Œå¯„å­˜å™¨æ˜ å°„
- AXI4-Streamåè®®å®Œå…¨å…¼å®¹
- çŽ°æœ‰çš„AXI DMAè¿žæŽ¥æ— éœ€ä¿®æ”¹

### âš™ï¸ **ç³»ç»Ÿé›†æˆ**
```verilog
// Block Designä¸­çš„è¿žæŽ¥ç¤ºä¾‹
AD9280_SCOP_2 â†’ AXI4-Stream Data FIFO â†’ AXI DMA â†’ DDR Memory

// æ•°æ®å®½åº¦åŒ¹é…
AD9280: 8-bit â†’ AXI Stream: 8-bit â†’ DMA: 32-bit (è‡ªåŠ¨æ‰“åŒ…)
```

## éªŒè¯å»ºè®®

### ðŸ” **åŠŸèƒ½æµ‹è¯•**

1. **åŸºç¡€ä¼ è¾“æµ‹è¯•**
   ```c
   // è®¾ç½®ä¸åŒçš„é‡‡æ ·æ·±åº¦
   write_reg(SAMPLE_DEPTH_REG, 256);   // æµ‹è¯•256ä¸ªæ ·æœ¬
   write_reg(SAMPLE_DEPTH_REG, 1024);  // æµ‹è¯•1024ä¸ªæ ·æœ¬
   write_reg(SAMPLE_DEPTH_REG, 4096);  // æµ‹è¯•4096ä¸ªæ ·æœ¬
   ```

2. **TLASTéªŒè¯**
   ```c
   // éªŒè¯TLASTåœ¨æ­£ç¡®ä½ç½®äº§ç”Ÿ
   start_sampling();
   verify_tlast_position(sample_depth);
   ```

3. **æ•°æ®å®Œæ•´æ€§**
   ```c
   // éªŒè¯ä¼ è¾“çš„æ•°æ®é‡ä¸Žsample_depthä¸€è‡´
   transmitted_count = get_dma_transfer_count();
   assert(transmitted_count == sample_depth);
   ```

### ðŸ“ˆ **æ€§èƒ½æµ‹è¯•**

1. **å¸¦å®½åˆ©ç”¨çŽ‡**
   - æµ‹é‡å®žé™…ä¼ è¾“é€ŸçŽ‡
   - éªŒè¯8ä½æ•°æ®ä¼ è¾“æ•ˆçŽ‡

2. **å»¶è¿Ÿæµ‹è¯•**
   - æµ‹é‡triggeråˆ°first dataçš„å»¶è¿Ÿ
   - éªŒè¯TLASTç”Ÿæˆçš„æ—¶åº

3. **èµ„æºæ¶ˆè€—**
   - å¯¹æ¯”ä¿®æ”¹å‰åŽçš„FPGAèµ„æºä½¿ç”¨
   - éªŒè¯ä¼˜åŒ–æ•ˆæžœ

## æ€»ç»“

æœ¬æ¬¡ä¿®æ”¹å°†AD9280_SCOP_2çš„AXIè¾“å‡ºä»Ž32ä½ä¼˜åŒ–ä¸º8ä½ï¼Œå¹¶å®žçŽ°äº†åŸºäºŽå®žé™…é‡‡æ ·æ·±åº¦çš„åŠ¨æ€TLASTç”Ÿæˆï¼Œæ˜¾è‘—æå‡äº†ï¼š

- âœ… **ä¼ è¾“æ•ˆçŽ‡**ï¼šå¸¦å®½åˆ©ç”¨çŽ‡ä»Ž25%æå‡åˆ°100%
- âœ… **ä¼ è¾“ç²¾åº¦**ï¼šç²¾ç¡®ä¼ è¾“æŒ‡å®šæ•°é‡çš„æ ·æœ¬
- âœ… **èµ„æºä¼˜åŒ–**ï¼šå‡å°‘FPGAèµ„æºæ¶ˆè€—
- âœ… **åè®®è§„èŒƒ**ï¼šæ›´ç¬¦åˆAXI4-Streamæ ‡å‡†

ä¿®æ”¹å®Œå…¨å‘åŽå…¼å®¹ï¼Œå¯ä»¥ç›´æŽ¥æ›¿æ¢åŽŸæœ‰å®žçŽ°ä½¿ç”¨ã€‚

---
*ä¿®æ”¹æ—¶é—´ï¼š2025å¹´6æœˆ18æ—¥*
*ç‰ˆæœ¬ï¼šad9280_scop_2_0 v1.1*
