// Seed: 4062885397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_11 = id_3;
  assign id_6  = id_3;
  always begin
    id_16 <= id_14;
  end
  reg id_16;
  assign id_13[1 : 1] = 1'h0;
  logic id_17;
  type_20(
      1'h0, 1, ~1
  ); type_21(
      id_7 - 1, !id_7, 1, 1'h0
  );
  type_1 id_18 (
      .id_0(id_8),
      .id_1(1'b0)
  );
endmodule
