#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Aug 04 14:27:24 2014
# Process ID: 17572
# Log file: D:/minibench/scgra-mm-fir/scgra5x5-1k/planAhead.log
# Journal file: D:/minibench/scgra-mm-fir/scgra5x5-1k\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.ppr}
Scanning sources...
Finished scanning sources
open_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 462.242 ; gain = 79.762
INFO: [Edk 24-184] Launching XPS (Xilinx Platform Studio) for configuring XPS sub-design source 'base_sys'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Done!
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\e
tc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\e
tc\base_sys.gui
INFO: [Edk 24-128] XPS launched
make_wrapper -files [get_files D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level verilog wrapper for the XPS sub-design source 'base_sys'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\__
xps\pa\_base_sys_top.tcl
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -stubgen
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs 

Parse
D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/ba
se_sys.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 155 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 181 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 207 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 233 - elaborating IP

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 9.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys_stub.v
make_wrapper: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 505.746 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'base_sys'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\__
xps\pa\_base_sys_synth.tcl
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/ba
se_sys.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra5x5 INSTANCE:cgra5x5_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 259 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 155 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 181 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 207 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 233 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 155 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 162 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 181 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_2 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 188 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_3 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 214 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:acc_ctrl_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 251 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cgra5x5_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 259 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:base_sys_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 147 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd ..
base_sys_axi_interconnect_1_wrapper.ngc ../base_sys_axi_interconnect_1_wrapper

Reading NGO file
"D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/i
mplementation/axi_interconnect_1_wrapper/base_sys_axi_interconnect_1_wrapper.ngc
" ...
Loading design module
"../base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../base_sys_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:base_sys_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 251 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd ..
base_sys_axi_interconnect_2_wrapper.ngc ../base_sys_axi_interconnect_2_wrapper

Reading NGO file
"D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/i
mplementation/axi_interconnect_2_wrapper/base_sys_axi_interconnect_2_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../base_sys_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
IPNAME:base_sys_cgra5x5_0_wrapper INSTANCE:cgra5x5_0 -
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\ba
se_sys.mhs line 259 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. base_sys_cgra5x5_0_wrapper.ngc
../base_sys_cgra5x5_0_wrapper

Reading NGO file
"D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/i
mplementation/cgra5x5_0_wrapper/base_sys_cgra5x5_0_wrapper.ngc" ...
Loading design module
"D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\i
mplementation\cgra5x5_0_wrapper/SP_Inst_Mem.ngc"...
Loading design module
"D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\i
mplementation\cgra5x5_0_wrapper/TDP_Data_Mem.ngc"...
Loading design module
"D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\i
mplementation\cgra5x5_0_wrapper/MulAdd.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_cgra5x5_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../base_sys_cgra5x5_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...

Total run time: 363.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "base_sys_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys.xmp'
[Mon Aug 04 15:26:42 2014] Launched synth_1...
Run output will be captured here: D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:07:57 . Memory (MB): peak = 506.063 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to base_sys_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_stub.edif ...
ngc2edif: Total memory usage is 80656 kilobytes

Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_stub_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys.ngc ...
WARNING:NetListWriters:298 - No output is written to base_sys.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_AWLOCK<6 : 0> on
   block base_sys is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_ARLOCK<6 : 0> on
   block base_sys is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file base_sys.edif ...
ngc2edif: Total memory usage is 87056 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys.ngc' for (cell view 'base_sys', library 'base_sys_stub_lib', file 'base_sys_stub.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 85200 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ngc' for (cell view 'base_sys_processing_system7_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO3 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO3 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO2 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO2 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1 is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1 is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_ar/m_mesg_i[73 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_aw/m_mesg_i[73 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_mast
   er_slots[4].reg_slice_mi/r_pipe/storage_data1[46 : 0] on block
   base_sys_axi_interconnect_1_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[24 : 4] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accum_push[3 : 1]
   on block base_sys_axi_interconnect_1_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n0064[10 : 0] on block
   base_sys_axi_interconnect_1_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[24 : 4] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accum_push[3 : 1] on
   block base_sys_axi_interconnect_1_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_threa
   d/gen_fpga.l[47 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[4 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[2 : 1] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 94928 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ngc' for (cell view 'base_sys_axi_interconnect_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_interconnect_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_interconnect_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i<65 : 0> on block base_sys_axi_interconnect_2_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg<65 : 0> on block base_sys_axi_interconnect_2_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_interconnect_2_wrapper.edif ...
ngc2edif: Total memory usage is 83728 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ngc' for (cell view 'base_sys_axi_interconnect_2_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_2_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_2_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_cgra5x5_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_cgra5x5_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE44/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE44/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE43/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE43/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE42/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE42/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE33/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE33/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE31/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE31/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE23/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE23/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE22/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE22/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE21/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE21/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE20/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE20/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE14/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE14/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE13/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE13/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE12/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE12/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE11/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE11/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE10/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE10/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE04/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE04/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE03/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE03/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE02/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE02/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_cgra5x5_0_wrapper.edif ...
ngc2edif: Total memory usage is 192272 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_cgra5x5_0_wrapper.ngc' for (cell view 'base_sys_cgra5x5_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_cgra5x5_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_cgra5x5_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 82704 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_1_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 82704 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_2_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_2_wrapper.edif ...
ngc2edif: Total memory usage is 82704 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_2_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_3_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_3_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_3_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_3_wrapper.edif ...
ngc2edif: Total memory usage is 83216 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_3_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_acc_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_acc_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_acc_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 82192 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_acc_ctrl_0_wrapper.ngc' for (cell view 'base_sys_acc_ctrl_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_acc_ctrl_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_acc_ctrl_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81104 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_0_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81680 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_1_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81680 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_2_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81424 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_3_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 26649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/EDA/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/EDA/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/EDA/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/EDA/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/EDA/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/EDA/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys.xmp'
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/constrs_1/new/constrains.ucf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/constrs_1/new/constrains.ucf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/data/base_sys.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/data/base_sys.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'base_sys_stub'...
BMM file generated [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/impl_1/base_sys_stub.bmm]
ERROR: [Common 17-36] Cannot write file [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/impl_1/.constrs/constrains.ucf]
INFO: [Edk 24-184] Launching XPS (Xilinx Platform Studio) for configuring XPS sub-design source 'base_sys'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\e
tc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\e
tc\base_sys.gui
INFO: [Edk 24-128] XPS launched
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'base_sys'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys\__
xps\pa\_base_sys_synth.tcl
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra-mm-fir\scgra5x5-1k\scgra5x5-1k.srcs\sources_1\edk\base_sys
   \base_sys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
make: Nothing to be done for `netlist'.

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra5x5_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys.xmp'
[Mon Aug 04 15:43:01 2014] Launched synth_1...
Run output will be captured here: D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 971.750 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to base_sys_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_stub.edif ...
ngc2edif: Total memory usage is 80720 kilobytes

Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_stub_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys.ngc ...
WARNING:NetListWriters:298 - No output is written to base_sys.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_AWLOCK<6 : 0> on
   block base_sys is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_ARLOCK<6 : 0> on
   block base_sys is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file base_sys.edif ...
ngc2edif: Total memory usage is 86800 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys.ngc' for (cell view 'base_sys', library 'base_sys_stub_lib', file 'base_sys_stub.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 85776 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ngc' for (cell view 'base_sys_processing_system7_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO3 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO3 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO2 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO2 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/
   ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1 is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n
   gwrdrst.grst.rd_rst_reg<2 : 0> on block
   base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1 is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_ar/m_mesg_i[73 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_aw/m_mesg_i[73 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_mast
   er_slots[4].reg_slice_mi/r_pipe/storage_data1[46 : 0] on block
   base_sys_axi_interconnect_1_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[24 : 4] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accum_push[3 : 1]
   on block base_sys_axi_interconnect_1_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n0064[10 : 0] on block
   base_sys_axi_interconnect_1_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[24 : 4] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accum_push[3 : 1] on
   block base_sys_axi_interconnect_1_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_threa
   d/gen_fpga.l[47 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[4 : 0] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[2 : 1] on block base_sys_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 94864 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ngc' for (cell view 'base_sys_axi_interconnect_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_interconnect_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_interconnect_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i<65 : 0> on block base_sys_axi_interconnect_2_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg<65 : 0> on block base_sys_axi_interconnect_2_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_interconnect_2_wrapper.edif ...
ngc2edif: Total memory usage is 83216 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ngc' for (cell view 'base_sys_axi_interconnect_2_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_2_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_interconnect_2_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_cgra5x5_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_cgra5x5_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE44/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE44/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE43/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE43/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE42/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE42/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE33/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE33/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE31/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE31/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE23/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE23/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE22/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE22/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE21/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE21/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE20/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE20/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE14/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE14/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE13/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE13/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE12/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE12/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE11/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE11/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE10/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE10/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE04/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE04/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE03/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE03/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   cgra5x5_0/Torus5x5/PE02/Inst_Mem_Out_Reg0<67 : 0> on block
   base_sys_cgra5x5_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus cgra5x5_0/Torus5x5/PE02/Inst_Mem_Out<67
   : 0> on block base_sys_cgra5x5_0_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_cgra5x5_0_wrapper.edif ...
ngc2edif: Total memory usage is 192208 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_cgra5x5_0_wrapper.ngc' for (cell view 'base_sys_cgra5x5_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_cgra5x5_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_cgra5x5_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 83088 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_1_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 82704 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_2_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_2_wrapper.edif ...
ngc2edif: Total memory usage is 83216 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_2_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_3_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_3_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/Madd_bram_addr_int[11]_GND_9_o_add_1_OUT_
   cy<7 : 4> on block base_sys_axi_bram_ctrl_3_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_3_wrapper.edif ...
ngc2edif: Total memory usage is 82384 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_3_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_acc_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_acc_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_acc_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 81552 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_acc_ctrl_0_wrapper.ngc' for (cell view 'base_sys_acc_ctrl_0_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_acc_ctrl_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_acc_ctrl_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 80976 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_0_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81680 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_1_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81680 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_2_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 81680 kilobytes

Reading core file 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc' for (cell view 'base_sys_axi_bram_ctrl_3_bram_block_1_wrapper', library 'base_sys_lib', file 'base_sys.ngc')
Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./scgra5x5-1k.data/cache/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 26649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/base_sys.xmp'
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/constrs_1/new/constrains.ucf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/constrs_1/new/constrains.ucf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:160]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:161]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net base_sys_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf:162]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_1_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/implementation/base_sys_axi_interconnect_2_wrapper.ncf]
Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/data/base_sys.ncf]
Finished Parsing UCF File [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.srcs/sources_1/edk/base_sys/data/base_sys.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'base_sys_stub'...
BMM file generated [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/impl_1/base_sys_stub.bmm]
ERROR: [Common 17-36] Cannot write file [D:/minibench/scgra-mm-fir/scgra5x5-1k/scgra5x5-1k.runs/impl_1/.constrs/constrains.ucf]
exit
INFO: [Common 17-206] Exiting PlanAhead at Mon Aug 04 16:15:32 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
