

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/gto/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_k5Ud7t
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2QIriG"
Running: cat _ptx_2QIriG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_d5AzqW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_d5AzqW --output-file  /dev/null 2> _ptx_2QIriGinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2QIriG _ptx2_d5AzqW _ptx_2QIriGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Oalvdl"
Running: cat _ptx_Oalvdl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_n8oubL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_n8oubL --output-file  /dev/null 2> _ptx_Oalvdlinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Oalvdl _ptx2_n8oubL _ptx_Oalvdlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iHakvi"
Running: cat _ptx_iHakvi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lZNzsR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lZNzsR --output-file  /dev/null 2> _ptx_iHakviinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iHakvi _ptx2_lZNzsR _ptx_iHakviinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		808.921000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(88,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 150912 (ipc=301.8) sim_rate=6859 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:37:12 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(34,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 561664 (ipc=374.4) sim_rate=24420 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:37:13 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(70,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(65,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 743712 (ipc=371.9) sim_rate=30988 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:37:14 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 841568 (ipc=280.5) sim_rate=33662 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:37:15 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3519,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3520,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3545,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3546,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3585,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3585,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3586,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3586,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(87,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3642,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3643,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3647,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3718,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3718,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3719,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3719,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3749,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3750,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3763,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3763,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3764,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3764,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3767,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3768,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3777,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3778,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3789,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3790,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3793,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3794,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3828,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3829,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3847,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(96,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3895,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3896,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3899,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3945,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3946,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3966,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3967,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3970,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3971,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1114080 (ipc=278.5) sim_rate=42849 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:37:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4012,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4014,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4015,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4015,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4016,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4050,0), 5 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4051,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4067,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4068,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4097,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4098,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4106,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4120,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4121,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4123,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4124,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4138,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4139,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4143,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4144,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4148,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4149,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4163,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4164,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4164,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4165,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4186,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4187,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4190,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4191,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4195,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4196,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4200,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4201,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(109,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4220,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4221,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4229,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4250,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4251,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4260,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4274,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4275,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4287,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4288,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4288,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4294,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4295,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4304,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4305,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4306,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4314,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4315,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4337,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(133,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4367,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4368,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4379,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4380,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4387,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4388,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4396,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4461,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4462,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4473,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4474,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(80,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4493,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4494,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1445920 (ipc=321.3) sim_rate=53552 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:37:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4544,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4545,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4546,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4552,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4553,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4581,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4582,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(144,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4625,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4626,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4644,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4645,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4655,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4683,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4684,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4751,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4752,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4764,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4765,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4770,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4771,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4786,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4787,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4787,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4788,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(161,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4815,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4816,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4831,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4832,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4930,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4931,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4959,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4960,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4978,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4979,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1703424 (ipc=340.7) sim_rate=60836 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:37:18 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(141,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5191,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5217,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5218,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5233,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5234,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5251,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5252,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5255,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5256,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5265,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5266,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5269,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5270,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5344,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5345,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5347,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5348,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(112,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5415,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5416,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5417,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5418,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5438,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5439,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5459,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5460,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1843936 (ipc=335.3) sim_rate=63584 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:37:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5514,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5515,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5523,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5524,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5553,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5554,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5559,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5560,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5571,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5572,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5579,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5580,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5581,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5582,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5586,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5587,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5609,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5610,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5621,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5622,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5653,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5654,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5675,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5676,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(190,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5724,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5743,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5744,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5757,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5758,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5781,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5782,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5801,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5802,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5807,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5808,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(180,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5931,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5932,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5940,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5941,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2072192 (ipc=345.4) sim_rate=69073 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:37:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6035,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6036,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(155,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6083,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6084,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6168,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6168,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6169,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6169,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6178,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6179,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6214,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6215,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6221,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6222,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6242,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6243,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6256,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6257,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(184,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6296,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6297,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6304,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6306,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6337,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6338,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6348,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6349,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6349,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6350,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6350,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6352,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6353,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6371,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6372,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6402,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6403,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6406,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6407,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6424,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6425,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6438,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6438,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6439,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6439,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(210,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6465,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6466,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6473,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6474,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2322752 (ipc=357.3) sim_rate=74927 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:37:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6521,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6522,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6522,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6585,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6586,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(176,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6678,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6679,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6709,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6710,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6712,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6713,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6759,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6764,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6799,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6807,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6808,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(229,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6839,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6871,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6872,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6987,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6988,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2538944 (ipc=362.7) sim_rate=79342 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:37:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7034,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7045,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7053,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7102,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7103,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(226,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7144,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7145,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7157,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7178,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7248,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7249,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7280,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7281,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(238,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7400,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7401,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7440,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7471,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7492,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7493,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2715584 (ipc=362.1) sim_rate=82290 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:37:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7510,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7511,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7564,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7565,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7571,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7572,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7584,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7585,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7597,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7598,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7598,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7599,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7599,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7599,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7600,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7600,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7613,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7614,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(214,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7670,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7671,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7679,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7713,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7714,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7719,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7720,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7729,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7737,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7738,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7760,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7761,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(188,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7829,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7830,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7833,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7834,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7844,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7853,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7865,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7866,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7873,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7901,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7902,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7933,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7934,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7936,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7937,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7939,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7970,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7974,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7975,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(270,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7989,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7995,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7996,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2974400 (ipc=371.8) sim_rate=87482 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:37:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8030,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8031,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8051,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8052,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8057,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8109,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8113,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8114,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8122,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8123,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(279,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8145,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8146,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8173,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8174,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8196,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8211,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8212,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(284,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8297,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8298,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8316,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8317,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8325,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8326,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8359,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8360,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8362,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8363,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8413,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8414,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8425,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8426,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8439,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8443,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8444,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8487,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8488,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(290,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8491,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8492,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3252928 (ipc=382.7) sim_rate=92940 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:37:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8508,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8509,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8606,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8607,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(252,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8727,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8728,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8736,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8749,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8750,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8838,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8864,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8865,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8899,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8900,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8934,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8935,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8947,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8948,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8971,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8972,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8989,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8990,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3429088 (ipc=381.0) sim_rate=95252 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:37:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9004,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9005,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9017,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9018,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(316,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9043,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9113,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9121,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9121,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9122,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9122,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9141,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9142,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9170,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9178,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9179,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9190,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9191,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9198,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9199,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9222,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9222,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9223,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9232,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9233,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(319,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9303,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9309,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9310,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9327,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9328,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9379,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9380,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9406,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9407,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(326,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9545,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9546,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9598,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9599,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9698,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9699,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9718,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9719,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9725,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9726,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(316,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9767,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9768,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9773,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9776,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9777,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9777,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9778,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9781,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9782,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9783,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9784,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9895,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9896,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9957,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9958,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9967,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9968,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9968,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9969,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9971,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9972,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9977,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9978,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(294,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3830688 (ipc=383.1) sim_rate=103532 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:37:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10011,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10012,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10022,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10025,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10041,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10042,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10043,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10076,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10097,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10119,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10144,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10145,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10151,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10152,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(349,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10186,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10187,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10220,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10221,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10222,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10285,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10299,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10300,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10326,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10327,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10328,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10329,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10337,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10338,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(363,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10438,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10439,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10460,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10461,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4065664 (ipc=387.2) sim_rate=106991 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:37:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10592,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10593,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10596,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10597,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10639,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10640,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(338,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10694,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10695,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10742,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10743,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10749,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10750,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10754,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10755,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10853,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10854,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10895,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10896,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10921,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10922,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10990,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10991,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4206432 (ipc=382.4) sim_rate=107857 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:37:29 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(376,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11058,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11059,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11080,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11081,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11084,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11085,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11093,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11094,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11183,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11186,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11187,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11194,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11195,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11198,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(11199,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11206,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11207,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(332,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11284,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11288,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11289,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11332,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11333,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11416,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11417,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11435,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11461,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11462,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11499,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11500,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(394,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11527,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11573,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11574,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11641,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11642,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (11653,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(11654,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11659,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11660,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11667,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11668,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11707,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11708,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11731,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11732,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11733,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11734,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11761,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11762,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(406,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11788,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11789,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (11844,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(11845,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11890,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11891,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11904,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11905,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11912,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11913,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11913,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11939,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(11940,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4576320 (ipc=381.4) sim_rate=114408 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:37:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12020,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12021,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(408,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12037,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12038,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12041,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12045,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12046,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12047,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12048,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12052,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12115,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12116,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12119,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12120,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12216,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12217,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12242,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12243,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(318,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12280,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12281,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12287,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12288,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12293,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12371,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12383,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12384,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12419,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12420,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12449,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12450,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12455,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12456,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(433,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12489,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12490,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4785600 (ipc=382.8) sim_rate=116721 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:37:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12557,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12558,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12563,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12564,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12568,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12569,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12636,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12637,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12644,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12645,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12683,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12684,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(437,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12721,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12722,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12750,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12757,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12758,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12767,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12768,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12771,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12772,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12849,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12850,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12862,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12875,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12885,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12886,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12922,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12948,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12949,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(414,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12985,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12986,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4978592 (ipc=383.0) sim_rate=118537 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:37:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13034,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13054,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13055,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13059,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13060,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13088,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13128,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13129,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(448,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13223,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13224,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13234,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13235,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13340,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13341,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13347,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13376,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13377,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13434,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13435,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13441,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13442,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13499,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13500,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5159424 (ipc=382.2) sim_rate=119986 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:37:33 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(460,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13529,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13530,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13543,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13544,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13559,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13560,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13577,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13578,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13607,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13608,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13657,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13658,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13666,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13675,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13676,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(471,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13843,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13844,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13855,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13856,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13884,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13930,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13931,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13997,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13999,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14000,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14004,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14028,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14029,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14030,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14031,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14056,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14057,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(481,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14086,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14087,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14136,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14144,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14160,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14161,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14173,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14174,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14245,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14246,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14246,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(425,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14279,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14280,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14330,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14334,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14335,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14397,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14398,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14442,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14443,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14451,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14452,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5536352 (ipc=381.8) sim_rate=125826 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:37:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14523,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14524,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(495,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14615,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14616,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14621,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14622,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14653,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14653,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14654,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14654,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14657,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14658,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14659,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14660,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14679,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14680,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14698,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14698,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14699,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14699,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14719,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14720,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14721,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14722,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14724,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14759,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14760,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14768,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14769,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(505,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14869,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14902,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14903,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14917,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14918,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14924,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14925,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14948,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14949,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5737568 (ipc=382.5) sim_rate=127501 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:37:35 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(516,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15050,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15051,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15064,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15065,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15076,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15077,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15090,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15091,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15134,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15135,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15190,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15191,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(518,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15262,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15263,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15278,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15301,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15343,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15433,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15462,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15477,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15478,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5911328 (ipc=381.4) sim_rate=128507 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:37:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15536,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15537,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15546,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15547,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(479,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15575,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15576,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15655,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15656,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15677,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15678,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15686,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15687,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15688,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15689,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15692,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15693,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15726,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15808,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15809,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15827,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15828,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15838,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15839,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15851,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15852,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(543,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15899,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15900,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 6065696 (ipc=379.1) sim_rate=129057 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:37:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16022,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16023,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16029,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(16030,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16042,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16043,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16122,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16123,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16152,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16153,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16160,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16161,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(549,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16194,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16195,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16196,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16197,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16220,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16221,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16241,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16242,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16259,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16260,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16268,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16269,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16279,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16280,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16297,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16298,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16313,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16314,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16345,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16346,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16360,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16361,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(525,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16383,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16384,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16394,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16472,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16473,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16473,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16474,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 6278496 (ipc=380.5) sim_rate=130802 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:37:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16552,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16553,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(556,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16576,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16577,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16591,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16592,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16597,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16598,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16641,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16642,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16664,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16665,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16715,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16716,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16768,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16769,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16773,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16774,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(512,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16833,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16888,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16902,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16979,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16980,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17000,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17001,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17040,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17041,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17058,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17059,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(575,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17111,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17112,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17196,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17197,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17219,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17220,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17247,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17254,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17255,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17268,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17269,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17314,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(17315,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17315,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17366,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17367,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17380,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17381,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(584,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17390,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17391,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17396,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17397,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17405,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17406,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17418,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17419,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17472,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17473,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17494,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17495,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6651296 (ipc=380.1) sim_rate=135740 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:37:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17518,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17519,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(588,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17603,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17604,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17604,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17605,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17621,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17635,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17636,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17689,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17690,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17694,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17695,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17721,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17722,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17813,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17814,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(607,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17875,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17876,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17876,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17877,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17893,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17894,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17907,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17908,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17913,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17942,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17943,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17944,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17945,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6853280 (ipc=380.7) sim_rate=137065 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:37:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18066,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18067,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(611,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18166,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18193,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18222,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18226,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18227,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18276,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18277,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18278,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(18279,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18293,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18309,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18310,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18363,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(18364,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18384,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18385,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(604,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18466,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18467,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7013536 (ipc=379.1) sim_rate=137520 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:37:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18511,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18512,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18520,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18562,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18563,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18590,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18591,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18596,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18597,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18616,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18617,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18621,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18622,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18633,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18634,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(628,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18666,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18667,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18714,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18715,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18777,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18778,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18813,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18880,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18881,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18887,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18888,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18898,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18899,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18911,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18912,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(641,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18943,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18944,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18957,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18958,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18960,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18961,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18975,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18976,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18990,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18991,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18991,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18992,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7203296 (ipc=379.1) sim_rate=138524 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:37:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19027,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19028,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19073,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19074,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19092,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19093,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19107,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19108,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19113,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19114,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19115,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19116,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(653,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19148,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19149,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19155,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19156,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19170,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19171,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19220,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19242,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19243,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19251,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19252,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19258,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19259,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(661,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19332,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19333,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19380,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19418,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19419,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19422,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19423,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19487,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19488,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7447296 (ipc=381.9) sim_rate=140515 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:37:43 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(660,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19563,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19639,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19640,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19649,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19650,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19661,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19662,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19666,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19667,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19837,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19869,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19870,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(615,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19907,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19908,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19932,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(19933,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19960,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19961,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19977,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19978,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19998,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19999,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20004,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20010,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(20011,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20011,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20012,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20065,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20066,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20077,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20078,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(680,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20167,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20168,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20169,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20170,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20195,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20213,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(20214,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20221,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20222,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20271,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(20272,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20347,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20348,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20359,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20360,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(690,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20395,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(20396,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20409,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20410,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20419,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20434,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20435,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20474,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20475,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7790656 (ipc=380.0) sim_rate=144271 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:37:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20571,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20572,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20591,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20592,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20599,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20600,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20603,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20604,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(624,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20764,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20790,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20804,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20805,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20810,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20821,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20911,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20912,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(701,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20971,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20971,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(20972,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(20972,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20985,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(20986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20988,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20989,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7953376 (ipc=378.7) sim_rate=144606 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:37:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21007,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21008,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21011,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21012,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21047,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(21048,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21149,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(21150,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21155,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21156,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21159,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21159,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21160,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(21160,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21185,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21186,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(717,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21236,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21237,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21261,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21262,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21287,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21288,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21362,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21363,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21375,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21376,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(715,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21426,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21427,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21439,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21440,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21489,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21490,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21491,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21492,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21493,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21494,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 8175328 (ipc=380.2) sim_rate=145988 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:37:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21502,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21503,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21514,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21515,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21535,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21536,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21555,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(21556,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21578,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21579,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21589,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21590,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(729,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21635,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21636,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21724,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21744,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21745,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21753,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21754,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21792,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21803,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21804,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(741,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21862,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21877,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21878,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22028,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22029,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22032,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22033,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22039,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22040,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22045,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22071,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22072,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22091,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22092,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22178,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22179,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22183,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22184,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(734,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22241,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22242,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22251,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22252,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22272,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22283,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22284,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22296,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22432,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22433,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(753,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22446,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22447,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22459,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22460,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22464,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22465,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22466,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22467,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8537152 (ipc=379.4) sim_rate=149774 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:37:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22563,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22564,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22584,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22584,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22585,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22585,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22642,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22643,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22648,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(22649,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22659,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22660,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(760,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22709,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22710,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22778,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22779,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22808,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22809,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22817,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22818,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22839,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22840,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22855,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22856,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22913,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22914,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(741,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22942,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22943,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22981,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22982,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22987,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22988,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8730528 (ipc=379.6) sim_rate=150526 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:37:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23022,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23023,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23027,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23028,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23089,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23090,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23095,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23096,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23129,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23130,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(780,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23255,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23256,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23259,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23260,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23263,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23264,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23272,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23273,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23327,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23328,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23394,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23395,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23426,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23427,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23477,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23478,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(718,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23481,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23482,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23553,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23554,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23569,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23605,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23606,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23633,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23634,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23650,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23651,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23684,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23685,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23724,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23725,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(789,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23818,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23819,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23853,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23854,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23854,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23855,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23855,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23856,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23862,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23863,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23867,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23885,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23886,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(23887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23950,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(23951,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23951,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23952,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 9082208 (ipc=378.4) sim_rate=153935 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:37:49 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(801,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24029,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24030,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24038,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24039,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24070,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24071,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24072,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24073,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24076,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24077,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24164,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24165,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24180,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24181,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24206,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24207,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(809,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24220,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24274,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24284,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24285,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24296,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(24297,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24341,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24397,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24434,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24435,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24451,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24452,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(823,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24464,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24465,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24497,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9294208 (ipc=379.4) sim_rate=154903 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:37:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24513,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24513,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24514,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24514,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (24570,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(24571,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24618,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24652,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24653,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24686,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24687,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24729,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24730,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(831,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24743,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24744,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24757,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24758,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24837,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24838,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24840,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24841,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24874,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24875,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24884,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24886,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24887,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24908,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24909,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24964,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(842,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24991,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24992,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24993,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24994,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9482112 (ipc=379.3) sim_rate=155444 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:37:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25052,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25053,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25081,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25082,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25122,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25131,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25132,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25168,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(825,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25245,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25246,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25263,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25295,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25296,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25317,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25318,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25360,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25361,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25385,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25386,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25417,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25418,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25425,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25426,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25429,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(25430,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(857,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25449,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25450,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25488,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25489,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25501,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25502,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25530,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25531,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25563,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25564,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25652,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25653,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25663,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25664,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25676,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(25677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25713,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25714,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(865,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25726,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25816,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25817,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(25818,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25847,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25933,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25934,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25974,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25988,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25989,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9847712 (ipc=378.8) sim_rate=158834 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:37:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26001,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26002,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(857,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26062,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26124,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26125,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26142,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26227,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26228,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26228,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26258,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26259,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26259,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26260,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(820,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26360,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26361,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26362,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26363,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26379,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26380,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26382,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26386,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26387,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26390,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26391,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26408,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26409,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26472,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26473,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26487,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26488,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10022848 (ipc=378.2) sim_rate=159092 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:37:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26520,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26521,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26558,0), 5 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(887,0,0) tid=(223,0,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26568,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26569,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26592,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26593,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26593,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26594,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26663,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26664,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26685,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26686,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26725,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26726,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(894,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26733,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26734,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26736,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26737,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26841,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26842,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26880,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26881,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26894,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26895,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26902,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26910,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26911,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(904,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10249248 (ipc=379.6) sim_rate=160144 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:37:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27013,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27014,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27075,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27097,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27098,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27129,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27130,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27148,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27222,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27223,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27257,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27258,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(912,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27316,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27317,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27317,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27318,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27319,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27320,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27322,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27357,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27358,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27371,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27372,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27377,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27390,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27391,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27422,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27423,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27432,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27433,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27466,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27468,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27478,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27482,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27483,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(900,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27526,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27550,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27551,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27558,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27559,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27598,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27599,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27622,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27623,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27635,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27636,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(926,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27697,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27698,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27819,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27881,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27882,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27899,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27900,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(907,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10630880 (ipc=379.7) sim_rate=163552 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:37:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28001,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(28002,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28038,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28042,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28043,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28074,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28075,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28080,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28081,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28092,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28093,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28161,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(28162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28197,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28198,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28259,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28260,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(943,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28364,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28411,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(28412,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28419,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28420,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28451,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28452,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10763616 (ipc=377.7) sim_rate=163085 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:37:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28538,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28624,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28625,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28665,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(28666,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(940,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28689,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28690,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28702,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(28703,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28708,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28709,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (28712,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(28713,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28717,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(28718,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28785,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28786,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28853,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28854,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28858,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28859,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (28868,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(28869,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28895,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28896,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28910,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(28911,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(957,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28938,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28948,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(28949,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28991,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28992,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29008,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29009,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29040,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29046,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(29047,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29071,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29072,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29092,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(29093,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29095,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29096,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(966,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29133,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29134,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29146,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(29147,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29169,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29263,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29264,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29276,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29277,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29326,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29327,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(981,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29349,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29350,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29376,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29377,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29395,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29396,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29399,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29400,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29413,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(29414,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29457,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29458,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11171680 (ipc=378.7) sim_rate=166741 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:37:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29532,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29533,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29536,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29537,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(982,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29603,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29612,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29613,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29645,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29646,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29733,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(29734,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29734,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29763,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29764,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29791,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29803,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29827,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29828,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(999,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29854,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29855,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29889,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29890,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29904,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29905,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29935,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29936,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29947,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29948,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 11357888 (ipc=378.6) sim_rate=167027 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:37:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30011,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30012,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30084,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(30085,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1000,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30099,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30100,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30101,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30102,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30159,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30160,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30185,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30186,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30219,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30220,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30253,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30254,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30271,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30272,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30319,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30320,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1010,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30339,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30340,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30345,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30346,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30371,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30372,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30405,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30443,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30444,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30457,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30458,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11541504 (ipc=378.4) sim_rate=167268 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:37:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30520,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30521,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30541,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30542,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30550,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30551,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30593,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30594,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(995,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30647,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30648,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30717,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30718,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30724,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30725,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30734,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30799,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30824,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30825,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1025,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30990,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30991,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31006,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31007,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31009,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31010,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31021,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31022,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31057,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31119,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31120,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31145,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31146,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31171,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31172,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (31185,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(31186,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1010,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31224,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(31225,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (31234,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(31235,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31237,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31238,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31243,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31244,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31257,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31258,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31262,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31263,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31286,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(31287,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31306,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31360,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31361,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31362,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31394,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31395,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1040,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31411,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31421,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31421,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31422,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31422,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31422,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31423,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31425,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31426,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11921856 (ipc=378.5) sim_rate=170312 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:38:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (31542,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(31543,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31568,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31569,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1057,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31600,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31608,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(31609,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31615,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(31616,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31631,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31632,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (31632,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(31633,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31645,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31646,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31702,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31703,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31769,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31770,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31770,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31771,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1064,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31813,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31917,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31918,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31929,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31930,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31930,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31931,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (31996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(31997,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31999,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32000,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 12137344 (ipc=379.3) sim_rate=170948 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:38:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32000,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32001,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32002,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32003,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (32004,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(32005,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1067,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (32068,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(32069,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32075,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32075,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32076,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32106,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32107,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32184,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32185,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32189,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32190,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32202,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32203,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32222,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(32223,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(989,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32362,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32363,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32378,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32379,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32428,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32429,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32442,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32443,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32469,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32470,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32474,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32475,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 12317280 (ipc=379.0) sim_rate=171073 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:38:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32520,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32521,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32566,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32567,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1034,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32603,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32604,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32617,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32618,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32643,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32662,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32663,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32802,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32803,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32860,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32861,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32894,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32895,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32926,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32927,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32928,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32929,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1086,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32966,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32967,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33118,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33119,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33127,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33128,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33170,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33171,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33234,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33238,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33239,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33246,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33247,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1037,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33286,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33287,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33290,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33291,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33296,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33297,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33311,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33312,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33318,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33364,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33365,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33396,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33397,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1109,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33482,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33483,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12647584 (ipc=377.5) sim_rate=173254 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:38:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33501,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33502,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33503,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33510,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33563,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33564,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33621,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33660,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33661,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33669,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33670,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33682,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33683,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33694,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33695,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1117,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33704,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33705,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33727,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33728,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33777,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33778,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33821,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33825,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33826,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33841,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33842,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33842,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33843,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (33843,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(33844,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33895,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33896,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33911,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33912,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33915,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33916,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1134,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33933,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33967,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33968,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33971,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33972,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33975,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33975,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33976,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33976,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12864736 (ipc=378.4) sim_rate=173847 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:38:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34022,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34023,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34049,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34050,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34057,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34058,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1070,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34101,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34102,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34128,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34129,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34159,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34160,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34258,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34259,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34330,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34331,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34332,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34337,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1150,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34345,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34346,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34356,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34357,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34407,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34447,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34448,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34496,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34497,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 13067584 (ipc=378.8) sim_rate=174234 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:38:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34502,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34503,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34564,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34565,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34597,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34598,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1158,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34608,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34609,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34726,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34737,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34759,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34760,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34773,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34774,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34802,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34803,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34805,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34806,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34820,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34821,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1167,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34888,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34889,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35018,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35019,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35080,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35081,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35160,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35161,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35179,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35180,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35201,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35202,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1155,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35264,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35265,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35294,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35295,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35358,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35359,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35362,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35363,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35408,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35409,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35438,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35439,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35455,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35456,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35466,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35467,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35478,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35479,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13390912 (ipc=377.2) sim_rate=176196 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:38:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35512,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35513,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1172,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35562,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35563,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35603,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35604,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35693,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35694,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35701,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35702,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35736,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35737,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1154,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35767,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35768,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35772,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35781,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35782,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35787,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35788,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35803,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35804,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35863,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35864,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35877,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35878,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35893,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35894,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35911,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35912,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13587712 (ipc=377.4) sim_rate=176463 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:38:07 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1167,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36049,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36061,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36062,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36063,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36064,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36117,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36118,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36146,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36147,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36153,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36154,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36197,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36205,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36256,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36257,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36271,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36272,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1198,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36383,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36384,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36388,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36389,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36389,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36390,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36391,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36397,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36398,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36418,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36419,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36439,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36440,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36442,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36443,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36460,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36461,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36495,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36496,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36533,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36534,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1210,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36545,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36546,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36592,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36593,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36611,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36612,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36619,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36620,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36627,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36628,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1222,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36728,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36729,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36738,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36762,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36763,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36804,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36805,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36806,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36807,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36834,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36889,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36890,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1181,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36946,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36947,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36948,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36949,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36970,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36971,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36980,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36981,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36986,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36987,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13995232 (ipc=378.2) sim_rate=179426 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:38:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37040,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37041,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37055,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37056,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37096,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37097,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37151,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37152,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1232,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37227,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37247,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37248,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37290,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37291,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37407,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37408,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37446,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37447,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37469,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37470,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37482,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37483,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14158752 (ipc=377.6) sim_rate=179224 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:38:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37511,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37512,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1248,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37595,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37596,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37603,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37604,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37612,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37613,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37690,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37703,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37704,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37721,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37722,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37738,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37739,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1247,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37870,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37871,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37888,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37889,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37895,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37896,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37900,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37901,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37915,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37916,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37932,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(37933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37938,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37939,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37974,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37986,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37987,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1194,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38059,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38061,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38062,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38068,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38069,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38069,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38070,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38077,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38078,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38137,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38138,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38153,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38154,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38171,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38172,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38219,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38239,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38240,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1245,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38259,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38260,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38301,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38302,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38327,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38328,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38442,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38443,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38446,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38450,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38451,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1203,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14548480 (ipc=377.9) sim_rate=181856 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:38:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38610,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38611,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38628,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38629,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38639,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38640,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38664,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38673,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38674,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38722,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38723,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38756,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38760,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38761,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38781,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38782,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1282,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38898,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38899,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38928,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38929,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38942,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38943,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38945,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38946,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38948,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38949,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38959,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38960,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38979,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38980,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38993,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38994,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 14702080 (ipc=377.0) sim_rate=181507 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:38:11 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1272,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39097,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39098,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39102,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39103,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39115,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39116,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39119,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39125,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39126,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39130,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39131,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39143,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39144,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39148,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39149,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39176,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39177,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39204,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39205,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39240,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39251,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39252,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39260,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39261,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1307,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39294,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39295,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39357,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39442,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39443,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39448,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39449,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1262,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14946624 (ipc=378.4) sim_rate=182275 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:38:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39512,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39513,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39538,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39591,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39592,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39595,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39596,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39693,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39694,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39696,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39697,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39708,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39709,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39745,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39746,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39747,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39748,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1319,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39810,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39811,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39813,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39814,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39820,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39821,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39882,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39911,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39912,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39925,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(39926,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39966,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39991,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39992,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1314,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40038,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40039,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40051,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40078,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40079,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40101,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40102,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40156,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40160,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40161,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40235,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(40236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40245,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40246,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40283,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(40284,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40311,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40312,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1340,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40322,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40323,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40336,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40337,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40438,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40482,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40483,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 15284352 (ipc=377.4) sim_rate=184148 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:38:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40504,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40504,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40505,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40514,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40515,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1341,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40600,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40601,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40628,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40629,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40629,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40630,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40630,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40630,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40631,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40631,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40655,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(40656,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40657,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40657,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40658,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40693,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40694,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40778,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40779,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1352,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40860,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40861,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40870,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40871,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40872,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40876,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40877,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15496512 (ipc=378.0) sim_rate=184482 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:38:14 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1353,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41050,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41051,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41089,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(41090,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41104,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(41105,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41134,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41148,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41149,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41164,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41165,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41228,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41229,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41244,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41245,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41246,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41247,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41266,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41267,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1372,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41313,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41324,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41325,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41326,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41327,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41385,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41386,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41403,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41404,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41425,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(41426,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41435,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41436,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15673984 (ipc=377.7) sim_rate=184399 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:38:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41567,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(41568,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1354,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41587,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(41588,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41607,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41608,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41669,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41670,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41687,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41688,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41723,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(41724,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41789,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41790,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41791,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41792,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41793,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41794,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41829,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(41830,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1372,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41874,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41875,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41949,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41950,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41964,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41965,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41975,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(41976,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41976,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41977,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41987,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(41988,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41991,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41992,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42008,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42009,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42009,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42029,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42030,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42034,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(42035,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42083,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(42084,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42089,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(42090,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1401,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42094,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42095,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42098,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42099,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1404,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42333,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42334,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42349,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(42350,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42371,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(42372,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42493,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42494,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 16038528 (ipc=377.4) sim_rate=186494 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:38:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42593,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42594,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42597,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42598,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42605,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(42606,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42614,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42615,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42626,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42627,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42631,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42632,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1412,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42655,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42655,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(42656,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42663,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42664,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42741,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42742,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42787,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(42788,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42792,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42793,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42798,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(42799,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42800,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42801,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42858,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(42859,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42859,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42860,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1409,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42890,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42941,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42944,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(42945,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16225856 (ipc=377.3) sim_rate=186504 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:38:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43012,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43013,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43028,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43028,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43029,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43029,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43060,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(43061,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43078,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43079,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1369,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43109,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43110,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43159,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43160,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43261,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43271,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43272,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43283,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43286,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43287,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1437,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43345,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43346,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43381,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43382,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43391,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43459,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43460,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43468,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43469,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 16429504 (ipc=377.7) sim_rate=186698 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:38:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43526,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43527,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43532,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43533,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43552,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43580,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43581,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1447,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43598,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43599,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43602,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43603,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43604,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43605,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43608,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43609,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43620,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43621,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43622,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43623,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43641,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(43642,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43648,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43649,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43662,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43663,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43682,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43683,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43690,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43691,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43721,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43722,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43795,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(43796,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1442,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43866,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43867,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43935,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43959,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43960,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43984,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43985,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1464,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44053,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44054,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44095,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44096,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44204,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44287,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44293,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44295,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44296,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44335,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44346,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44347,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44353,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44354,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1471,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44385,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44386,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44400,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(44401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44415,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44433,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(44434,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44434,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44439,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(44440,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44445,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(44446,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44475,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44476,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16800864 (ipc=377.5) sim_rate=188773 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:38:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44555,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1478,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44620,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44621,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44626,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44626,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(44627,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(44627,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44632,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44633,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44663,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44664,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44677,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44678,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44773,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44774,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44778,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(44779,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44797,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(44798,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1487,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44895,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44896,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44908,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44909,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 16997216 (ipc=377.7) sim_rate=188857 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:38:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45026,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(45027,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45038,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45078,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45079,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1457,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45200,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45201,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45244,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45245,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45266,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45267,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45294,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(45295,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45345,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45382,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45383,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45399,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45400,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45418,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45419,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (45422,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(45423,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45441,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45442,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1500,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45465,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(45466,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45466,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (45486,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(45487,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45505,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (45505,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(45506,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45506,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45508,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45509,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45519,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45520,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45575,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(45576,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1469,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45707,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45708,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (45726,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(45727,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45742,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(45743,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45745,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45781,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (45781,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(45782,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45897,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45898,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1507,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45917,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45918,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45929,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45930,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45958,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(45959,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 17356736 (ipc=377.3) sim_rate=190733 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:38:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46010,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(46011,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46038,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46039,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (46056,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(46057,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46108,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(46109,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46126,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46127,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46135,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46136,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46151,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46152,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1531,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46177,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46178,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46197,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(46198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46227,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46246,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(46247,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46293,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46294,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46311,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46375,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46376,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1532,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (46427,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(46428,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 17544032 (ipc=377.3) sim_rate=190696 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:38:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46513,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46514,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (46524,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(46525,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46571,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46572,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46579,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(46580,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46646,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46647,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46656,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46657,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46692,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46693,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46706,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(46707,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1547,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46720,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46721,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46730,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46731,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46763,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46800,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46801,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (46816,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(46817,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46858,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1550,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (46957,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(46958,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46963,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46964,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46979,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46980,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17725952 (ipc=377.1) sim_rate=190601 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:38:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47005,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47006,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47010,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47011,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47014,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47015,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47018,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47019,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47094,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(47095,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47132,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(47133,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47134,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47135,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47205,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47206,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1555,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47265,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47266,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47276,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47331,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47332,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47389,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47392,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47393,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47394,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47405,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47406,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1569,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47514,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(47515,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47515,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47516,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47518,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47519,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47602,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47603,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (47651,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(47652,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(47655,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47696,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(47697,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47772,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47773,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47777,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47778,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1577,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (47809,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(47810,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47862,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(47863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47904,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47905,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47932,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47938,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47939,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47978,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47979,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 18070912 (ipc=376.5) sim_rate=192243 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:38:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48009,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(48010,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48010,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48011,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48014,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48015,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48015,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48022,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48023,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1587,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48060,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48061,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48080,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48081,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48198,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48205,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48228,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(48229,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48230,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(48231,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48246,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48247,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48248,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(48249,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1587,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48263,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48264,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48284,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48285,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48289,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48290,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48307,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48373,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48374,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48387,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48388,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48416,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(48417,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1527,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48438,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48439,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48463,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48464,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 18304544 (ipc=377.4) sim_rate=192679 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:38:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48517,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(48518,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48553,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48554,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48611,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48612,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48612,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48613,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48679,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48680,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1613,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48788,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(48789,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (48792,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(48793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48802,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48803,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48806,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48807,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48815,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48816,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48822,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(48823,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48832,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48833,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48884,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (48908,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(48909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48922,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (48966,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(48967,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1619,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18480288 (ipc=377.1) sim_rate=192503 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:38:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49059,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49060,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49073,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(49074,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49098,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49099,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (49103,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(49104,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49165,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49211,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49212,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1566,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49237,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49238,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49257,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49258,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49311,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49312,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49314,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49315,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49320,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(49321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49329,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49335,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(49336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49348,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(49349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49376,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49377,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49424,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49425,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1634,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49460,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(49461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49578,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(49579,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49621,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49622,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49627,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(49628,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49656,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(49657,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49675,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49676,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1576,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49741,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49748,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49749,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49762,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(49763,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49779,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49780,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49790,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49792,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49793,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49927,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49928,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49971,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49972,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1645,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 18856480 (ipc=377.1) sim_rate=194396 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:38:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50015,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50016,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50024,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(50025,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50051,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50144,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50145,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50177,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50178,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50288,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50289,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50314,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50315,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1595,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50334,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50335,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50342,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50343,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50343,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50372,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50373,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50377,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50378,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50378,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (50412,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(50413,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50449,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50450,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50471,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50472,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50487,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50488,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50494,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50495,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 19026592 (ipc=376.8) sim_rate=194148 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:38:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50501,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50502,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1661,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50562,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50563,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50586,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50587,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50634,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50635,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50651,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50652,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50677,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50690,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50691,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50691,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50692,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50708,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50709,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (50715,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(50716,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1679,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (50740,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(50741,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50766,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50776,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50782,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50783,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50838,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50839,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50959,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50960,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1688,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50969,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(50970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (50979,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(50980,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50994,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50995,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51114,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51115,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51128,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51129,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51176,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51177,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51178,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51179,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (51236,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(51237,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51249,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51250,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51260,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51261,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1694,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51395,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51396,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (51409,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(51410,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51423,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51424,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51433,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51441,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51442,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (51465,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(51466,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51498,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 19413632 (ipc=377.0) sim_rate=196097 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:38:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (51529,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(51530,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1689,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51581,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51582,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51583,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51584,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51647,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51648,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (51655,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(51656,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51666,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51715,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51716,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51727,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51728,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51729,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51730,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1691,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51749,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(51750,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51792,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(51793,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51807,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51808,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51831,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51832,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51833,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(51834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51836,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51856,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51857,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51910,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51912,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51913,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (51931,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(51932,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1725,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51955,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51956,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51999,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52000,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 19646144 (ipc=377.8) sim_rate=196461 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:38:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52010,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52011,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52036,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(52037,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52216,0), 5 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1725,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52217,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52222,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52255,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(52256,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52330,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52331,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (52367,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(52368,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52465,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52466,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52479,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52480,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52487,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52488,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 19799168 (ipc=377.1) sim_rate=196031 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:38:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52529,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52530,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1696,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52605,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52606,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52608,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(52609,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (52643,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(52644,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52688,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52689,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52691,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52692,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52710,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52711,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52744,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(52745,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1711,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52821,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (52832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(52833,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52857,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52858,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52859,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52860,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52895,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52896,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52902,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52928,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52929,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 19985600 (ipc=377.1) sim_rate=195937 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:38:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53012,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53013,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53014,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1696,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53079,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53080,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53118,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53124,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53125,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53197,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53198,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (53227,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(53228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(53301,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53318,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53329,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53330,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53330,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53331,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1749,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (53441,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(53442,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (53463,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(53464,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 20149248 (ipc=376.6) sim_rate=195623 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:38:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (53571,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(53572,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53573,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53574,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (53580,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(53581,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53656,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (53663,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(53664,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1686,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53669,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53670,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53716,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(53717,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (53768,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(53769,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (53770,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(53771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (53771,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(53772,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53816,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (53825,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(53826,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53853,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53854,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1730,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53913,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53914,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (53942,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(53943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53946,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53947,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53950,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53951,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53967,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53968,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53975,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53976,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53985,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(53986,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53995,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53996,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53997,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(53998,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 20344288 (ipc=376.7) sim_rate=195618 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:38:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54067,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(54068,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1783,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54106,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54107,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (54107,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(54108,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (54133,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(54134,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54174,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54175,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54185,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54186,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54205,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54206,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54212,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54213,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54234,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54235,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1793,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (54328,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(54329,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54346,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54367,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54368,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54369,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54370,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54442,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54443,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54486,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54487,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54488,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54489,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 20562624 (ipc=377.3) sim_rate=195834 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:38:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54536,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (54536,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(54537,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54537,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1774,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54548,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54549,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54570,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54571,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54616,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(54617,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54738,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(54739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54770,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54771,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1810,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54814,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(54833,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54901,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54902,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55008,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55016,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55017,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55032,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55033,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55048,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55049,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55062,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(55063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55066,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (55112,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55113,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (55116,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(55117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55120,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55121,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55130,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(55131,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (55133,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(55134,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1820,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55165,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55165,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55166,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55195,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55196,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55209,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55210,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (55211,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(55212,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (55309,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(55310,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1823,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (55349,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(55350,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55359,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55360,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55391,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55392,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55443,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55444,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (55455,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(55456,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55456,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55457,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55482,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55483,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55483,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55484,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55484,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55485,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55498,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55499,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20949888 (ipc=377.5) sim_rate=195793 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:38:37 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1837,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55653,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55674,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55675,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55679,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55680,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (55681,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(55682,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55713,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55714,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1841,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55812,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55813,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (55842,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(55843,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55860,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(55861,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55895,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(55896,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55922,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55926,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(55927,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55955,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(55956,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (55993,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(55994,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 21141440 (ipc=377.5) sim_rate=195754 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:38:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56042,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56043,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1848,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56074,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (56074,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56075,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(56075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56088,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56089,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (56095,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(56096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (56166,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(56167,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (56183,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(56184,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (56196,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(56197,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56244,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56245,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1857,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (56312,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(56313,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56367,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56368,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56380,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56381,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56385,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56386,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56408,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56409,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (56442,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(56443,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56447,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56448,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56457,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56458,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56459,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56460,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56494,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56495,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (56496,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(56497,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1867,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 21343776 (ipc=377.8) sim_rate=195814 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:38:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (56506,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(56507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56604,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56605,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56621,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56622,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56632,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56633,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (56633,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(56634,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1872,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56797,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56807,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56808,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56820,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56821,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56876,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56877,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (56937,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(56938,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56939,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56940,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56940,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (56950,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(56951,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (56976,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(56977,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 21518432 (ipc=377.5) sim_rate=195622 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:38:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57031,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57040,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57041,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1889,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57108,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57109,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57175,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57176,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57363,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57364,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1832,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57481,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57482,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57483,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57484,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (57491,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(57492,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (57509,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(57510,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57642,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57643,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57660,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57661,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57666,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57667,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (57692,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(57693,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57696,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57697,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57714,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(57715,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57717,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57718,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57722,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57723,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (57724,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(57725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57730,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57731,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57736,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57737,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1883,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (57764,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(57765,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (57772,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(57773,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (57783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(57784,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57789,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57790,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (57800,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(57801,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57824,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57825,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57854,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57855,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57877,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57878,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (57881,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(57882,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57885,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57886,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57899,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57900,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1918,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57908,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57909,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (57914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(57915,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57920,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57921,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57971,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57972,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (57989,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(57990,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 21889696 (ipc=377.4) sim_rate=197204 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:38:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58007,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58008,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (58010,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(58011,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58041,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58042,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1924,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58054,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58055,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58154,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58155,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58216,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58217,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1926,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58285,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(58286,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58286,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58287,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (58316,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(58317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58334,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58335,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (58420,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(58421,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (58471,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(58472,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58481,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58482,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 22099648 (ipc=377.8) sim_rate=197318 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:38:42 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1937,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58631,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58632,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58651,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58652,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58673,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58674,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58741,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58742,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (58766,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(58767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58805,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58806,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58819,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58833,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58834,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58839,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58840,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58866,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58869,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58870,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58873,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58874,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1936,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58883,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58893,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58894,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58896,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58897,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58947,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58948,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 22267328 (ipc=377.4) sim_rate=197056 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:38:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59023,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59024,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59035,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59036,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59046,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59047,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1937,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (59214,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(59215,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59227,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59228,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59253,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59297,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59298,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59309,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59310,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59311,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59312,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59329,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59330,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1960,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59393,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59394,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59406,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59407,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 22431584 (ipc=377.0) sim_rate=196768 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:38:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (59507,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(59508,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59527,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(59528,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (59529,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(59530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59566,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59567,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59677,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59678,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59681,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(59682,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59691,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59692,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1970,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59707,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59708,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59815,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59816,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59819,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (59819,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(59820,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(59820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59831,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(59832,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59849,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(59850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59855,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59856,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59911,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59912,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1980,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (59959,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(59960,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22627296 (ipc=377.1) sim_rate=196759 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:38:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60007,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60008,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60052,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(60053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60066,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60067,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1892,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60195,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60238,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60239,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60265,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60266,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60272,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(60273,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60289,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(60290,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60384,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60385,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60397,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60398,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60402,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60403,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60423,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (60423,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60424,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(60424,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60445,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60446,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60475,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(60476,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1992,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 22785408 (ipc=376.6) sim_rate=196425 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:38:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (60507,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(60508,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60509,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(60510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60512,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60513,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60513,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60514,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (60523,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(60524,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60544,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60575,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(60576,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60597,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60598,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60606,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60607,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60666,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60669,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60670,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60673,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60674,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1987,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (60700,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(60701,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60711,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60712,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60722,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60723,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60733,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60734,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (60834,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(60835,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2013,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60883,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60884,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60946,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60947,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60962,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60963,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60973,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60974,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 23030880 (ipc=377.6) sim_rate=196845 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:38:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61045,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61046,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61081,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61082,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (61112,0), 5 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2018,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(61113,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (61281,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(61282,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61297,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(61298,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61313,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61315,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(61316,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61355,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61356,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61367,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(61368,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61409,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (61421,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(61422,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2025,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61480,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(61481,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61487,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61488,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61491,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61492,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61495,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61495,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61496,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(61496,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 23175936 (ipc=376.8) sim_rate=196406 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:38:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61500,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61501,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61540,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61541,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61543,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61560,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61561,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61611,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61612,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (61653,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(61654,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2029,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61681,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61682,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61695,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(61696,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61765,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61766,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (61877,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(61878,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61891,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61892,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2032,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (61950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61975,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 23388576 (ipc=377.2) sim_rate=196542 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:38:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62019,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (62020,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62051,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (62080,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62115,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (62148,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (62207,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62250,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (62287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62474,0), 5 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1984,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62515,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62530,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62571,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62643,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62645,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (62650,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62660,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62681,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (62703,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62778,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62844,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (62844,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62862,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (62886,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62910,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62923,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (62936,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62948,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62998,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63000,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63014,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63066,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63077,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63114,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63137,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (63154,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63164,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63184,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63196,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63196,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63196,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63221,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63230,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63238,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63275,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (63287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63288,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (63316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63366,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (63389,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63400,0), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2033,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63450,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63489,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23560672 (ipc=371.0) sim_rate=196338 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:38:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63529,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63537,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63571,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63593,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63599,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63610,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (63620,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (63622,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63632,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (63653,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63696,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63712,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63725,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63750,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63755,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63868,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63915,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64095,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 64096
gpu_sim_insn = 23569920
gpu_ipc =     367.7284
gpu_tot_sim_cycle = 64096
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     367.7284
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 73444
gpu_stall_icnt2sh    = 183837
gpu_total_sim_rate=194792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 1675
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8131
L1D_cache:
	L1D_cache_core[0]: Access = 6576, Miss = 3290, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33254
	L1D_cache_core[1]: Access = 6576, Miss = 3289, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33550
	L1D_cache_core[2]: Access = 6576, Miss = 3291, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33874
	L1D_cache_core[3]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32795
	L1D_cache_core[4]: Access = 6720, Miss = 3363, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33369
	L1D_cache_core[5]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32670
	L1D_cache_core[6]: Access = 6576, Miss = 3289, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 33511
	L1D_cache_core[7]: Access = 6528, Miss = 3266, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32052
	L1D_cache_core[8]: Access = 6432, Miss = 3220, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 33195
	L1D_cache_core[9]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32928
	L1D_cache_core[10]: Access = 6624, Miss = 3321, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 33237
	L1D_cache_core[11]: Access = 6480, Miss = 3244, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 31726
	L1D_cache_core[12]: Access = 6528, Miss = 3266, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 34160
	L1D_cache_core[13]: Access = 6480, Miss = 3241, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 34382
	L1D_cache_core[14]: Access = 6480, Miss = 3243, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 34083
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49139
	L1D_total_cache_miss_rate = 0.5004
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 498786
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3137
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 437930
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 407525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1675
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 501923
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3137
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3137
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 498786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:592826	W0_Idle:22505	W0_Scoreboard:526601	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 975 
averagemflatency = 384 
max_icnt2mem_latency = 546 
max_icnt2sh_latency = 64095 
mrq_lat_table:16390 	1075 	3240 	4745 	9531 	18537 	30510 	8031 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25937 	47347 	24939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6029 	9146 	15979 	49141 	16574 	1412 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7423 	31513 	10103 	80 	0 	0 	0 	0 	1778 	3660 	6591 	12798 	24277 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        30        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      2880      2679      3409      3494      3619      3687      4881      4617      5345      5300      3479      3217      3492      3356      2762      2791 
dram[1]:      2897      2951      3451      3529      3790      3729      4943      4650      4032      5260      3395      3099      3453      3410      2818      2794 
dram[2]:      2922      2848      3514      3720      3681      3692      4912      4827      5271      5144      4063      3447      3450      3774      2784      2776 
dram[3]:      2913      2879      3496      3700      3697      3684      4938      5046      5340      5043      3726      3229      3483      3585      2797      2829 
dram[4]:      2976      2904      3549      3591      3612      3684      4564      5003      5296      4919      3314      3222      3406      3533      2882      2838 
dram[5]:      2928      2924      3500      3740      3749      3750      4518      5069      5304      4188      3442      3222      3508      3756      2824      2847 
average row accesses per activate:
dram[0]:  3.572491  3.562963  3.518382  3.446043  3.476364  3.648855  3.678161  3.779528  3.186667  3.553903  3.490909  3.453237  3.243243  3.678161  3.761719  3.802372 
dram[1]:  3.503650  3.692308  3.381625  3.615094  3.431655  3.708171  3.516484  3.720930  3.161716  3.512820  3.298969  3.453237  3.344948  3.678161  3.464029  3.671756 
dram[2]:  3.555556  3.440860  3.518382  3.723735  3.426523  3.719844  3.368421  3.930328  3.262799  3.414286  3.310345  3.582090  3.333333  3.542435  3.476534  3.780392 
dram[3]:  3.529412  3.494545  3.405694  3.771654  3.327526  3.537037  3.542435  3.775591  3.127451  3.262799  3.392226  3.595506  3.344948  3.568773  3.464029  3.703846 
dram[4]:  3.503650  3.294521  3.467391  3.442446  3.621212  3.296552  3.706564  3.866935  3.451263  3.335664  3.568773  3.622642  3.595506  3.678161  3.914634  3.467626 
dram[5]:  3.423488  3.378947  3.409253  3.447654  3.550186  3.607547  3.678161  3.465704  3.417857  3.343860  3.503650  3.404255  3.622642  3.478261  3.685824  3.509091 
average row locality = 92069/26206 = 3.513279
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       445       446       448       448       448       448       444       444       448       448       448       448       451       450 
dram[1]:       448       448       445       446       446       445       448       448       446       447       448       448       448       448       451       450 
dram[2]:       448       448       445       445       448       448       448       447       444       444       448       448       448       448       451       452 
dram[3]:       448       449       445       446       447       447       448       447       445       444       448       448       448       448       451       451 
dram[4]:       448       450       445       445       448       448       448       447       444       442       448       448       448       448       451       452 
dram[5]:       448       451       446       443       447       448       448       448       445       441       448       448       448       448       450       453 
total reads: 42960
bank skew: 453/441 = 1.03
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        423       404       420       399       426       407       438       416       426       401       433       410       423       411       417       410
dram[1]:        403       394       398       393       409       404       414       403       403       392       411       400       401       396       401       398
dram[2]:        417       423       414       427       428       429       424       435       423       431       421       432       421       428       419       422
dram[3]:        399       400       391       392       399       399       407       401       394       402       399       402       398       398       388       390
dram[4]:        398       409       399       407       405       413       412       419       404       418       405       414       404       416       404       404
dram[5]:        398       422       398       415       406       416       412       427       407       419       412       421       401       425       404       414
maximum mf latency per bank:
dram[0]:        784       788       854       820       821       784       826       869       750       726       884       756       793       887       868       832
dram[1]:        809       739       809       761       778       835       825       820       757       754       755       735       766       886       782       753
dram[2]:        868       778       799       826       846       886       840       827       858       847       834       975       808       838       970       860
dram[3]:        732       763       806       748       742       810       810       744       791       810       751       806       834       756       803       738
dram[4]:        787       789       704       782       787       817       796       774       782       814       806       904       826       779       883       799
dram[5]:        740       945       745       811       806       876       839       890       836       743       789       845       793       875       805       791

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45268 n_act=4330 n_pre=4314 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.7256
n_activity=80532 dram_eff=0.7623
bk0: 1026a 51931i bk1: 1028a 51108i bk2: 1024a 50923i bk3: 1024a 50749i bk4: 1016a 48418i bk5: 1016a 50483i bk6: 1024a 48880i bk7: 1024a 49818i bk8: 1024a 50073i bk9: 1024a 50976i bk10: 1024a 50025i bk11: 1024a 49780i bk12: 1024a 46756i bk13: 1024a 48324i bk14: 1024a 49314i bk15: 1024a 50244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45172 n_act=4381 n_pre=4365 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7254
n_activity=80154 dram_eff=0.7657
bk0: 1024a 50149i bk1: 1024a 50381i bk2: 1024a 49784i bk3: 1024a 51319i bk4: 1016a 48267i bk5: 1016a 49626i bk6: 1024a 48204i bk7: 1024a 48863i bk8: 1024a 48742i bk9: 1024a 50655i bk10: 1024a 49328i bk11: 1024a 49603i bk12: 1024a 48061i bk13: 1024a 49225i bk14: 1024a 48917i bk15: 1024a 50029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45204 n_act=4365 n_pre=4349 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7254
n_activity=80392 dram_eff=0.7635
bk0: 1024a 50439i bk1: 1024a 49186i bk2: 1024a 50164i bk3: 1024a 50947i bk4: 1016a 47754i bk5: 1016a 50365i bk6: 1024a 47235i bk7: 1024a 48696i bk8: 1024a 48141i bk9: 1024a 49405i bk10: 1024a 48730i bk11: 1024a 49857i bk12: 1024a 47225i bk13: 1024a 47718i bk14: 1024a 47058i bk15: 1024a 49883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45120 n_act=4407 n_pre=4391 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7254
n_activity=80297 dram_eff=0.7644
bk0: 1024a 50795i bk1: 1024a 50272i bk2: 1024a 50186i bk3: 1024a 52250i bk4: 1016a 48094i bk5: 1016a 49363i bk6: 1024a 47103i bk7: 1024a 48367i bk8: 1024a 50657i bk9: 1024a 49860i bk10: 1024a 49259i bk11: 1024a 50071i bk12: 1024a 47476i bk13: 1024a 47294i bk14: 1024a 48509i bk15: 1024a 49892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45274 n_act=4330 n_pre=4314 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7254
n_activity=80451 dram_eff=0.7629
bk0: 1024a 52637i bk1: 1024a 49446i bk2: 1024a 51101i bk3: 1024a 49420i bk4: 1016a 49507i bk5: 1016a 47691i bk6: 1024a 50382i bk7: 1024a 48147i bk8: 1024a 51066i bk9: 1024a 49225i bk10: 1024a 51437i bk11: 1024a 49803i bk12: 1024a 49683i bk13: 1024a 47855i bk14: 1024a 52351i bk15: 1024a 48607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84606 n_nop=45142 n_act=4394 n_pre=4378 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.7255
n_activity=80559 dram_eff=0.762
bk0: 1028a 50086i bk1: 1024a 48940i bk2: 1024a 51420i bk3: 1024a 49616i bk4: 1016a 49297i bk5: 1016a 49823i bk6: 1024a 49346i bk7: 1024a 46721i bk8: 1024a 51059i bk9: 1024a 49427i bk10: 1024a 50895i bk11: 1024a 48899i bk12: 1024a 50950i bk13: 1024a 47683i bk14: 1024a 51348i bk15: 1024a 47799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 165
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 251
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 75
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 85
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 138
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 125
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 136
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 287
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 98
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 1452
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 984
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 372
L2_cache_data_port_util = 0.479
L2_cache_fill_port_util = 0.255

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.1175
	minimum = 6
	maximum = 314
Network latency average = 23.0552
	minimum = 6
	maximum = 289
Slowest packet = 1394
Flit latency average = 18.6461
	minimum = 6
	maximum = 288
Slowest flit = 578378
Fragmentation average = 0.103762
	minimum = 0
	maximum = 217
Injected packet rate average = 0.113583
	minimum = 0.100427 (at node 8)
	maximum = 0.128152 (at node 16)
Accepted packet rate average = 0.113583
	minimum = 0.100427 (at node 8)
	maximum = 0.128152 (at node 16)
Injected flit rate average = 0.340732
	minimum = 0.301126 (at node 8)
	maximum = 0.385391 (at node 16)
Accepted flit rate average= 0.340732
	minimum = 0.301407 (at node 8)
	maximum = 0.383518 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.1175 (1 samples)
	minimum = 6 (1 samples)
	maximum = 314 (1 samples)
Network latency average = 23.0552 (1 samples)
	minimum = 6 (1 samples)
	maximum = 289 (1 samples)
Flit latency average = 18.6461 (1 samples)
	minimum = 6 (1 samples)
	maximum = 288 (1 samples)
Fragmentation average = 0.103762 (1 samples)
	minimum = 0 (1 samples)
	maximum = 217 (1 samples)
Injected packet rate average = 0.113583 (1 samples)
	minimum = 0.100427 (1 samples)
	maximum = 0.128152 (1 samples)
Accepted packet rate average = 0.113583 (1 samples)
	minimum = 0.100427 (1 samples)
	maximum = 0.128152 (1 samples)
Injected flit rate average = 0.340732 (1 samples)
	minimum = 0.301126 (1 samples)
	maximum = 0.385391 (1 samples)
Accepted flit rate average = 0.340732 (1 samples)
	minimum = 0.301407 (1 samples)
	maximum = 0.383518 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 194792 (inst/sec)
gpgpu_simulation_rate = 529 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,64096)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,64096)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,64096)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,64096)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,64096)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,64096)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,64096)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(33,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 64596  inst.: 23708320 (ipc=276.8) sim_rate=194330 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(84,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(71,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(39,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 65596  inst.: 24081376 (ipc=341.0) sim_rate=195783 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:38:53 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(89,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 66596  inst.: 24341920 (ipc=308.8) sim_rate=196305 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:38:54 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(75,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 67596  inst.: 24768480 (ipc=342.4) sim_rate=198147 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:38:55 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(62,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 68096  inst.: 25166688 (ipc=399.2) sim_rate=199735 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:38:56 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(66,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(86,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 68596  inst.: 25590528 (ipc=449.0) sim_rate=201500 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(81,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(27,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(47,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(75,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(39,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 69596  inst.: 26341056 (ipc=503.8) sim_rate=205789 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:38:58 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(25,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(39,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(74,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(55,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(57,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(64,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(47,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 70596  inst.: 26945944 (ipc=519.4) sim_rate=208883 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:38:59 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(44,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(11,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(82,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(50,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(61,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 71596  inst.: 27431475 (ipc=514.9) sim_rate=211011 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:39:00 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(4,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(67,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 72096  inst.: 27690148 (ipc=515.0) sim_rate=211375 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:39:01 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(60,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(83,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(11,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(51,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(29,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(18,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(5,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 73096  inst.: 28331518 (ipc=529.1) sim_rate=214632 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:39:02 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(10,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(57,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(29,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 73596  inst.: 28736227 (ipc=543.8) sim_rate=216061 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:39:03 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(20,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(53,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9755,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9756,64096)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(44,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9885,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9886,64096)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(35,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 74096  inst.: 29114656 (ipc=554.5) sim_rate=217273 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:39:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10034,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10035,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10045,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10046,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10106,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10107,64096)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(47,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10222,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10223,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10242,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10243,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10260,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10261,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10306,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10307,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10349,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10350,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10369,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10370,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10399,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10400,64096)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(96,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 74596  inst.: 29306914 (ipc=546.4) sim_rate=217088 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:39:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10532,64096)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(102,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10618,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10619,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10647,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10648,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10709,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10710,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10739,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10740,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10851,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10852,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10857,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10858,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10886,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10887,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10907,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10908,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10978,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10979,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10981,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10982,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11000,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11001,64096)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(106,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11063,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11064,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11076,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11077,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11088,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11089,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11096,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11097,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11106,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11107,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11140,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11141,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11235,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11236,64096)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(68,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11369,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11370,64096)
GPGPU-Sim uArch: cycles simulated: 75596  inst.: 29623174 (ipc=526.4) sim_rate=217817 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:39:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11523,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11524,64096)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(70,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11776,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11777,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11783,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11784,64096)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(76,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11796,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11797,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11800,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11801,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11834,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11835,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11856,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11857,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11875,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11875,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11876,64096)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11876,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11897,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11898,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11981,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11982,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11999,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12000,64096)
GPGPU-Sim uArch: cycles simulated: 76096  inst.: 29822154 (ipc=521.0) sim_rate=217679 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:39:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12025,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12026,64096)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(71,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12046,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12047,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12052,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12053,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12263,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12264,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12264,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12265,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12345,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12346,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12383,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12384,64096)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(82,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12513,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12514,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12538,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12539,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12659,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12660,64096)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(91,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12858,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12859,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12892,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12893,64096)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(108,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12943,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(12944,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12982,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12983,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12989,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12990,64096)
GPGPU-Sim uArch: cycles simulated: 77096  inst.: 30154122 (ipc=506.5) sim_rate=218508 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:39:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13000,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13001,64096)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(121,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13166,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13167,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13222,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13223,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13322,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13323,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13413,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13413,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13414,64096)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13414,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13467,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13468,64096)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(127,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 77596  inst.: 30323690 (ipc=500.3) sim_rate=218156 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:39:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13552,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13553,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13596,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13597,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13621,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13622,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13672,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13673,64096)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(93,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13856,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13857,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13863,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13864,64096)
GPGPU-Sim uArch: cycles simulated: 78096  inst.: 30465322 (ipc=492.5) sim_rate=217609 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:39:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14016,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14017,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14062,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14063,64096)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(133,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14211,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14212,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14213,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14214,64096)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(101,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14357,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14358,64096)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(103,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14452,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14453,64096)
GPGPU-Sim uArch: cycles simulated: 78596  inst.: 30740138 (ipc=494.5) sim_rate=218015 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:39:11 2016
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(94,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14666,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14667,64096)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(164,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14791,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14792,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14848,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14849,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14861,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14862,64096)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(171,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14975,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14976,64096)
GPGPU-Sim uArch: cycles simulated: 79096  inst.: 31051424 (ipc=498.8) sim_rate=218672 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:39:12 2016
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(97,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15052,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15053,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15144,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15145,64096)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(99,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15217,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15218,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15234,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15235,64096)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(118,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15402,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15403,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15430,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15431,64096)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(132,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(107,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15623,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15624,64096)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(118,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(113,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(159,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 80096  inst.: 31812282 (ipc=515.1) sim_rate=222463 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:39:13 2016
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(135,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(142,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(141,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(146,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 80596  inst.: 32195248 (ipc=522.7) sim_rate=223578 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:39:14 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(158,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(160,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(170,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(169,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 81096  inst.: 32551784 (ipc=528.3) sim_rate=224495 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:39:15 2016
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(140,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(141,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(102,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 81596  inst.: 32879310 (ipc=532.0) sim_rate=225200 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:39:16 2016
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(170,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(123,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(126,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 82096  inst.: 33197366 (ipc=534.9) sim_rate=225832 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:39:17 2016
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(94,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(147,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(168,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(103,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(134,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18805,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18806,64096)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(104,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(113,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 83096  inst.: 33834493 (ipc=540.2) sim_rate=228611 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:39:18 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(132,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19221,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19222,64096)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(116,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19334,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19335,64096)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(103,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19431,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19432,64096)
GPGPU-Sim uArch: cycles simulated: 83596  inst.: 34181690 (ipc=544.2) sim_rate=229407 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:39:19 2016
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(152,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19630,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19631,64096)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(176,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19668,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19669,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19768,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19769,64096)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(109,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19872,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19873,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19894,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19895,64096)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(121,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19973,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19974,64096)
GPGPU-Sim uArch: cycles simulated: 84096  inst.: 34530038 (ipc=548.0) sim_rate=230200 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:39:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20042,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20043,64096)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(183,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20095,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20096,64096)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(129,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20235,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20236,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20355,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20356,64096)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(181,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20418,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20419,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20459,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20460,64096)
GPGPU-Sim uArch: cycles simulated: 84596  inst.: 34858248 (ipc=550.7) sim_rate=230849 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:39:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20518,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20519,64096)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(193,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20593,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20594,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20612,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20613,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20621,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20622,64096)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(127,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20688,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20689,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20766,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20767,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20782,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20783,64096)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(110,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20816,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20817,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20894,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20895,64096)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(202,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 85096  inst.: 35216146 (ipc=554.6) sim_rate=231685 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:39:22 2016
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(194,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21064,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21065,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21084,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21085,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21108,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21109,64096)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(148,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21233,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21234,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21298,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21299,64096)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(146,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(149,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21449,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21450,64096)
GPGPU-Sim uArch: cycles simulated: 85596  inst.: 35599660 (ipc=559.5) sim_rate=232677 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:39:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21553,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21554,64096)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(191,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21581,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21582,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21587,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21588,64096)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(146,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21750,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21751,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21823,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21824,64096)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(207,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21856,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21857,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21886,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21887,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21942,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21943,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21947,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21948,64096)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(170,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 86096  inst.: 35957451 (ipc=563.1) sim_rate=233489 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:39:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22088,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22089,64096)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(141,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22153,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22154,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22199,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22200,64096)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(197,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22234,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22235,64096)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(174,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22408,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22409,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22432,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22433,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22438,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22439,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22472,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22473,64096)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(182,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 86596  inst.: 36322372 (ipc=566.8) sim_rate=234337 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:39:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22575,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22576,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22590,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22591,64096)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(191,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22656,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22657,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22691,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22692,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22743,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22744,64096)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(192,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22818,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22818,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22819,64096)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22819,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22843,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22844,64096)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(234,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22935,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22936,64096)
GPGPU-Sim uArch: cycles simulated: 87096  inst.: 36705440 (ipc=571.1) sim_rate=235291 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:39:26 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(201,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23053,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23054,64096)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(208,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23167,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23168,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23252,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23253,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23255,64096), 5 CTAs running
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(186,0,0) tid=(224,0,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23256,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23325,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23326,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23338,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23339,64096)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(214,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23417,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23418,64096)
GPGPU-Sim uArch: cycles simulated: 87596  inst.: 37070786 (ipc=574.5) sim_rate=236119 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:39:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23525,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23526,64096)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(202,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23656,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23657,64096)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(167,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23757,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23758,64096)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(220,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23827,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23828,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23843,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23844,64096)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(177,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23939,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23940,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23948,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23949,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23960,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23961,64096)
GPGPU-Sim uArch: cycles simulated: 88096  inst.: 37443770 (ipc=578.1) sim_rate=236985 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:39:28 2016
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(189,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24089,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24090,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24135,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24136,64096)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(253,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24205,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24206,64096)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(228,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24336,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24337,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24387,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(24388,64096)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(220,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 88596  inst.: 37842717 (ipc=582.6) sim_rate=238004 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:39:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24532,64096)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(237,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(246,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(238,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24800,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24801,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (24819,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(24820,64096)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(225,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24921,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24922,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24976,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24977,64096)
GPGPU-Sim uArch: cycles simulated: 89096  inst.: 38226159 (ipc=586.2) sim_rate=238913 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:39:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25018,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25019,64096)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(204,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25044,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25045,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25074,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25075,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25137,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(25138,64096)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(212,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(201,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25328,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25329,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25363,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(25364,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25374,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25375,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25396,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(25397,64096)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(253,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(246,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(213,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(207,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(261,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 90096  inst.: 38938415 (ipc=591.1) sim_rate=241853 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:39:31 2016
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(256,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(212,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(243,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 90596  inst.: 39285195 (ipc=593.0) sim_rate=242501 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:39:32 2016
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(182,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(236,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(257,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(255,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 91096  inst.: 39629129 (ipc=594.8) sim_rate=243123 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:39:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27029,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27030,64096)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(238,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27157,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27158,64096)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(188,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27326,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27327,64096)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(259,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27469,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27470,64096)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(217,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27606,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27607,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27633,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27634,64096)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(272,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27737,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27738,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27740,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27741,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27780,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27781,64096)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(246,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27833,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27834,64096)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(241,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 92096  inst.: 40330060 (ipc=598.6) sim_rate=245915 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:39:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28063,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28064,64096)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(264,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28122,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28123,64096)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(267,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28220,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28221,64096)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(248,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28443,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28444,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28477,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28478,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28485,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28486,64096)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(244,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 92596  inst.: 40685242 (ipc=600.5) sim_rate=246577 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:39:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28543,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28544,64096)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(233,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28738,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28739,64096)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(253,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28832,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28833,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28840,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28841,64096)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(266,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28992,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28993,64096)
GPGPU-Sim uArch: cycles simulated: 93096  inst.: 41042285 (ipc=602.5) sim_rate=247242 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:39:36 2016
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(209,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29044,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29045,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29099,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29100,64096)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(278,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29181,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29182,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29191,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29192,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29241,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29242,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29291,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29292,64096)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(277,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29324,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29325,64096)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(266,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29459,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29460,64096)
GPGPU-Sim uArch: cycles simulated: 93596  inst.: 41399838 (ipc=604.4) sim_rate=247903 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:39:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29534,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29535,64096)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(264,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(220,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29742,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29743,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29797,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29798,64096)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(215,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29837,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29838,64096)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(279,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 94096  inst.: 41773682 (ipc=606.8) sim_rate=248652 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:39:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30000,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30001,64096)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(278,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30157,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30158,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30175,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30176,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30209,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30210,64096)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(222,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30263,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30264,64096)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(233,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30408,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30409,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30463,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30464,64096)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(300,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 94596  inst.: 42146332 (ipc=609.1) sim_rate=249386 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:39:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30542,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30543,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30572,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30573,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30595,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30596,64096)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(230,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30620,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30621,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30670,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30671,64096)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(270,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30757,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30758,64096)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(282,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30917,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30918,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30945,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30946,64096)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(307,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 95096  inst.: 42530332 (ipc=611.6) sim_rate=250178 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:39:40 2016
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(291,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31154,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31155,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31191,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31192,64096)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(287,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31266,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31267,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31326,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31327,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31353,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31354,64096)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(258,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31401,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31402,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31402,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31403,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31423,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31424,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31436,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31437,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31485,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31486,64096)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(300,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 95596  inst.: 42905691 (ipc=613.8) sim_rate=250910 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:39:41 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31612,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31613,64096)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(277,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31635,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31636,64096)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(249,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31832,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31833,64096)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(316,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 96096  inst.: 43286852 (ipc=616.2) sim_rate=251667 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:39:42 2016
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(301,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(298,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32188,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32189,64096)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(306,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32364,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32365,64096)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(282,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32435,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32436,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32501,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32502,64096)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(289,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32595,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32596,64096)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(334,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32660,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32661,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32670,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32671,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32760,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32761,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32784,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32785,64096)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(312,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32865,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32866,64096)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(331,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32977,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32978,64096)
GPGPU-Sim uArch: cycles simulated: 97096  inst.: 44031735 (ipc=620.1) sim_rate=254518 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:39:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33006,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33007,64096)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(325,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33167,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33168,64096)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(306,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33183,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33184,64096)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(291,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(344,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 97596  inst.: 44406387 (ipc=622.0) sim_rate=255209 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:39:44 2016
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(330,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33591,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33592,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33617,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33618,64096)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(260,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(301,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(304,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33988,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33989,64096)
GPGPU-Sim uArch: cycles simulated: 98096  inst.: 44769055 (ipc=623.5) sim_rate=255823 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:39:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34082,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34083,64096)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(292,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34110,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34111,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34181,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34182,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34229,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34230,64096)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(315,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34274,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34275,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34348,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34349,64096)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(289,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34457,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34458,64096)
GPGPU-Sim uArch: cycles simulated: 98596  inst.: 45116001 (ipc=624.5) sim_rate=256340 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:39:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34507,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34508,64096)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(332,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34532,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34585,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34586,64096)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(343,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34732,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34733,64096)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(350,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34896,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34897,64096)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(359,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(309,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(313,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(286,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35419,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35420,64096)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(274,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35490,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35491,64096)
GPGPU-Sim uArch: cycles simulated: 99596  inst.: 45829202 (ipc=627.0) sim_rate=258922 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:39:47 2016
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(334,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(361,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35861,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35862,64096)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(280,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35993,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35994,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35997,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35998,64096)
GPGPU-Sim uArch: cycles simulated: 100096  inst.: 46174798 (ipc=627.9) sim_rate=259408 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:39:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36016,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36017,64096)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(310,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36110,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36111,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36167,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36168,64096)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(290,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36212,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36213,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36215,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36216,64096)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(349,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36420,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36421,64096)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(283,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 100596  inst.: 46539467 (ipc=629.3) sim_rate=259997 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:39:49 2016
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(323,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36642,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36643,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36670,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36671,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36682,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36683,64096)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(288,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(300,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36892,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36893,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36908,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36909,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36953,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36954,64096)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(300,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 101096  inst.: 46902731 (ipc=630.6) sim_rate=260570 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:39:50 2016
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(286,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37113,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37114,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37160,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37161,64096)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(315,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(329,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37389,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37390,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37443,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37444,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37476,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37477,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37483,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37484,64096)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(334,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37530,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37531,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37584,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37585,64096)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(374,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37733,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37734,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37745,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37746,64096)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(342,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37832,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37833,64096)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(310,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37991,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37992,64096)
GPGPU-Sim uArch: cycles simulated: 102096  inst.: 47624137 (ipc=633.0) sim_rate=263116 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:39:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38007,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38008,64096)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(366,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(326,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38170,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38171,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38242,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38243,64096)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(351,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38391,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38392,64096)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(306,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38499,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38500,64096)
GPGPU-Sim uArch: cycles simulated: 102596  inst.: 47997301 (ipc=634.5) sim_rate=263721 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:39:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38505,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38506,64096)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(380,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38651,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38652,64096)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(371,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38774,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38775,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38794,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38795,64096)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(361,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38874,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38875,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38908,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38909,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38919,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38920,64096)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(374,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38990,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38991,64096)
GPGPU-Sim uArch: cycles simulated: 103096  inst.: 48360169 (ipc=635.6) sim_rate=264263 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:39:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39029,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39030,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39074,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39075,64096)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(359,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(325,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39290,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39291,64096)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(365,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39437,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39438,64096)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(361,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 103596  inst.: 48738768 (ipc=637.2) sim_rate=264884 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:39:54 2016
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(344,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39614,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39615,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39621,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39622,64096)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(323,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39776,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39777,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39781,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39782,64096)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(370,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39886,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39887,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39940,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39941,64096)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(344,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 104096  inst.: 49112338 (ipc=638.6) sim_rate=265472 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:39:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40021,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40022,64096)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(343,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40167,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40168,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40192,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40193,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40250,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40251,64096)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(373,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40326,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40327,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40333,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40334,64096)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(385,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40437,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40438,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40449,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40450,64096)
GPGPU-Sim uArch: cycles simulated: 104596  inst.: 49474681 (ipc=639.6) sim_rate=265992 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:39:56 2016
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(347,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40591,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40592,64096)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(408,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(399,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(390,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 105096  inst.: 49854189 (ipc=641.1) sim_rate=266599 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:39:57 2016
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(378,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(388,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41222,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(41223,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41226,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(41227,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41291,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41292,64096)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(373,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(405,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41472,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(41473,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41481,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41482,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41507,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41508,64096)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(402,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41582,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41583,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41618,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41619,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41658,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41659,64096)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(428,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41797,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(41798,64096)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(415,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41872,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(41873,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41878,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(41879,64096)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(357,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41989,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(41990,64096)
GPGPU-Sim uArch: cycles simulated: 106096  inst.: 50577201 (ipc=643.0) sim_rate=269027 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:39:58 2016
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(428,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42128,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42129,64096)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(356,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42316,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(42317,64096)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(420,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42406,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42407,64096)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(351,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 106596  inst.: 50948331 (ipc=644.2) sim_rate=269567 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:39:59 2016
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(418,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(391,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42800,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42801,64096)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(424,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42946,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(42947,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42986,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42987,64096)
GPGPU-Sim uArch: cycles simulated: 107096  inst.: 51290381 (ipc=644.7) sim_rate=269949 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:40:00 2016
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(375,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43063,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43064,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43079,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43080,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43087,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43088,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43093,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43094,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43114,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43115,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43154,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43155,64096)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(424,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(391,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43405,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43406,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43458,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43459,64096)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(425,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 107596  inst.: 51647005 (ipc=645.5) sim_rate=270403 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:40:01 2016
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(397,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43696,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43697,64096)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(437,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (43736,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(43737,64096)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(427,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 108096  inst.: 52006524 (ipc=646.3) sim_rate=270867 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:40:02 2016
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(393,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44012,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44013,64096)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(397,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44181,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44182,64096)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(426,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(379,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44491,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44492,64096)
GPGPU-Sim uArch: cycles simulated: 108596  inst.: 52373461 (ipc=647.3) sim_rate=271365 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:40:03 2016
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(408,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(405,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44712,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44713,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44753,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44754,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44770,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44771,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44781,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44782,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44797,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44798,64096)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(425,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44854,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44855,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44915,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44916,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44924,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44925,64096)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(375,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(380,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45084,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45085,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45104,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45105,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45140,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45141,64096)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(390,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(438,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45375,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45376,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45392,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45393,64096)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(384,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45477,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45478,64096)
GPGPU-Sim uArch: cycles simulated: 109596  inst.: 53094990 (ipc=648.9) sim_rate=273685 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:40:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45520,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45521,64096)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(400,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45628,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45629,64096)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(392,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45800,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45801,64096)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(400,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45903,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45904,64096)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(429,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 110096  inst.: 53462229 (ipc=649.8) sim_rate=274165 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:40:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46056,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46057,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46128,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46129,64096)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(463,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46150,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46151,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46188,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46189,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46207,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46208,64096)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(457,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46387,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46388,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46394,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46395,64096)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(411,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46423,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46424,64096)
GPGPU-Sim uArch: cycles simulated: 110596  inst.: 53821854 (ipc=650.6) sim_rate=274601 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:40:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46503,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46504,64096)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(453,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46571,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46572,64096)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(392,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(399,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(429,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 111096  inst.: 54194454 (ipc=651.6) sim_rate=275098 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:40:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47053,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47054,64096)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(417,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47117,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47118,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47161,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47162,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47183,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47184,64096)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(409,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47275,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47276,64096)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(412,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47443,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47444,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47444,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47445,64096)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(415,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47458,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47459,64096)
GPGPU-Sim uArch: cycles simulated: 111596  inst.: 54557686 (ipc=652.4) sim_rate=275543 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:40:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47532,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47535,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47536,64096)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(457,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47610,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47611,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47667,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47668,64096)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(423,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47716,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(47717,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47841,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(47842,64096)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(464,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(411,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 112096  inst.: 54932280 (ipc=653.4) sim_rate=276041 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:40:09 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (48051,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(48052,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48056,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48057,64096)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(416,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(420,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(479,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48461,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48462,64096)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(470,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48488,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48489,64096)
GPGPU-Sim uArch: cycles simulated: 112596  inst.: 55310180 (ipc=654.4) sim_rate=276550 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:40:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48573,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48574,64096)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(476,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48645,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48646,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48708,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48709,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48739,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48740,64096)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(499,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48833,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48834,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48866,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48867,64096)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(435,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48933,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(48934,64096)
GPGPU-Sim uArch: cycles simulated: 113096  inst.: 55665136 (ipc=655.0) sim_rate=276940 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:40:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49018,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49019,64096)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(460,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49081,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49082,64096)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(504,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49178,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49179,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49198,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(49199,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49229,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49230,64096)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(430,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(473,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 113596  inst.: 56037415 (ipc=655.9) sim_rate=277412 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:40:12 2016
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(492,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(480,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49771,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49772,64096)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(429,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(433,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(485,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50148,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50149,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (50173,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(50174,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (50199,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(50200,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50226,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(50227,64096)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(469,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50277,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50278,64096)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(495,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50381,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(50382,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50383,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50384,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (50432,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(50433,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50450,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50451,64096)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(474,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 114596  inst.: 56757492 (ipc=657.2) sim_rate=279593 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:40:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50523,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50524,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (50604,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(50605,64096)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(499,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(492,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50810,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50811,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50830,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50831,64096)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(496,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50971,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(50972,64096)
GPGPU-Sim uArch: cycles simulated: 115096  inst.: 57119415 (ipc=657.8) sim_rate=279997 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:40:14 2016
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(500,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (51048,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(51049,64096)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(461,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(526,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(515,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 115596  inst.: 57486762 (ipc=658.6) sim_rate=280423 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:40:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51520,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51521,64096)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(509,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51569,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51570,64096)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(483,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51725,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51726,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51737,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51738,64096)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(449,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51842,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51843,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (51847,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(51848,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51872,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51873,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51923,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51924,64096)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(530,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 116096  inst.: 57836762 (ipc=659.0) sim_rate=280760 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:40:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52082,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52083,64096)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(498,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(520,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52278,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52279,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52342,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(52343,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52356,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52357,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52378,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(52379,64096)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(462,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52486,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52487,64096)
GPGPU-Sim uArch: cycles simulated: 116596  inst.: 58196805 (ipc=659.6) sim_rate=281143 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:40:17 2016
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(518,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(525,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(453,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52890,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52891,64096)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(509,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 117096  inst.: 58569705 (ipc=660.4) sim_rate=281585 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:40:18 2016
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(461,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53050,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53051,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53159,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53160,64096)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(508,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53193,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53194,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53283,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53284,64096)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(526,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53317,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(53318,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53373,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53374,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (53377,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(53378,64096)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(500,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (53459,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(53460,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53532,64096)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(465,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53594,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53595,64096)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(497,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53754,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(53755,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53778,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53779,64096)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(552,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(493,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 118096  inst.: 59295800 (ipc=661.6) sim_rate=283711 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:40:19 2016
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(528,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54094,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54095,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54102,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54103,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54120,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54121,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54209,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54210,64096)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(531,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (54283,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(54284,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54285,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54286,64096)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(493,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54397,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54398,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54456,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54457,64096)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(541,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 118596  inst.: 59660546 (ipc=662.2) sim_rate=284097 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:40:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54552,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54553,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54577,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54578,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54617,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54618,64096)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(485,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54709,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54710,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (54713,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(54714,64096)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(484,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54851,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54852,64096)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(557,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54967,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54968,64096)
GPGPU-Sim uArch: cycles simulated: 119096  inst.: 60026619 (ipc=662.8) sim_rate=284486 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:40:21 2016
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(489,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55035,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55036,64096)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(489,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(499,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55285,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55286,64096)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(494,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 119596  inst.: 60401243 (ipc=663.6) sim_rate=284911 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:40:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55532,64096)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(529,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55565,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55566,64096)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(551,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55708,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(55709,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55793,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55794,64096)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(497,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55888,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55889,64096)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(559,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 120096  inst.: 60767721 (ipc=664.2) sim_rate=285294 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:40:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (56049,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(56050,64096)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(550,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56082,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56083,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56123,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56124,64096)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(511,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56250,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56251,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (56289,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(56290,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56302,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56303,64096)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(538,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (56375,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(56376,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (56435,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(56436,64096)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(579,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 120596  inst.: 61130510 (ipc=664.8) sim_rate=285656 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:40:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56502,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56503,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56533,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56534,64096)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(516,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(512,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(559,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56952,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56953,64096)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(584,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 121096  inst.: 61510050 (ipc=665.6) sim_rate=286093 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:40:25 2016
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(515,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(564,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57276,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57277,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57374,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57375,64096)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(561,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57449,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57450,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (57466,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(57467,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (57471,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(57472,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57474,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57475,64096)
GPGPU-Sim uArch: cycles simulated: 121596  inst.: 61859463 (ipc=665.9) sim_rate=286386 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:40:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57523,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57524,64096)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(566,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57551,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57552,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57611,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57612,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (57616,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(57617,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57663,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57664,64096)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(585,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57790,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57791,64096)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(573,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(519,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (57939,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(57940,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57984,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57985,64096)
GPGPU-Sim uArch: cycles simulated: 122096  inst.: 62220317 (ipc=666.4) sim_rate=286729 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:40:27 2016
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(523,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(580,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(516,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(523,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (58508,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(58509,64096)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(516,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58655,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58656,64096)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(532,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (58787,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(58788,64096)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(547,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58882,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(58883,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58946,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58947,64096)
GPGPU-Sim uArch: cycles simulated: 123096  inst.: 62949127 (ipc=667.4) sim_rate=288757 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:40:28 2016
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(525,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59039,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59040,64096)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(577,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59153,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59154,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59187,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59188,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59215,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59216,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59254,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59255,64096)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(597,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59297,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59298,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59367,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59368,64096)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(593,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (59467,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(59468,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (59478,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(59479,64096)
GPGPU-Sim uArch: cycles simulated: 123596  inst.: 63297894 (ipc=667.7) sim_rate=289031 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:40:29 2016
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(570,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59656,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59657,64096)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(614,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59749,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59750,64096)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(527,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(599,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 124096  inst.: 63670900 (ipc=668.3) sim_rate=289413 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:40:30 2016
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(560,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (60170,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(60171,64096)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(590,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60259,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60260,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (60336,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(60337,64096)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(562,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60404,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60405,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60470,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60471,64096)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(542,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60537,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60538,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (60581,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(60582,64096)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(544,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60664,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60665,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60676,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60677,64096)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(560,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60848,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60849,64096)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(610,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (60910,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(60911,64096)
GPGPU-Sim uArch: cycles simulated: 125096  inst.: 64387465 (ipc=669.1) sim_rate=291345 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:40:31 2016
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(624,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61074,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61075,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61131,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61132,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61139,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61140,64096)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(584,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(627,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (61335,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(61336,64096)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(542,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 125596  inst.: 64755665 (ipc=669.7) sim_rate=291692 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:40:32 2016
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(605,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (61673,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(61674,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61677,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61678,64096)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(550,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61800,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61801,64096)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(561,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61864,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(61865,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61899,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61900,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61901,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61902,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61926,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61927,64096)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(561,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 126096  inst.: 65113611 (ipc=670.1) sim_rate=291989 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:40:33 2016
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(579,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62118,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(62119,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62163,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62164,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (62178,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(62179,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62208,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62209,64096)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(593,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (62274,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(62275,64096)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(636,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(596,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 126596  inst.: 65484844 (ipc=670.6) sim_rate=292343 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:40:34 2016
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(607,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62702,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(62703,64096)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(592,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62787,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(62788,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62828,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62829,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62831,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62832,64096)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(622,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62960,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62961,64096)
GPGPU-Sim uArch: cycles simulated: 127096  inst.: 65850754 (ipc=671.1) sim_rate=292670 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:40:35 2016
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(577,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63064,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(63065,64096)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(630,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63159,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(63160,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (63200,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(63201,64096)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(613,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63290,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(63291,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63321,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(63322,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63381,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(63382,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63400,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63401,64096)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(654,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 127596  inst.: 66204774 (ipc=671.4) sim_rate=292941 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:40:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63515,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(63516,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63530,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(63531,64096)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(644,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63596,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63597,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63626,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(63627,64096)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(599,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(645,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(629,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 128096  inst.: 66581495 (ipc=672.1) sim_rate=293310 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:40:37 2016
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(623,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64112,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(64113,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64186,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64187,64096)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(591,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(580,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64439,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64440,64096)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(640,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 128596  inst.: 66944218 (ipc=672.5) sim_rate=293614 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:40:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64557,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64558,64096)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(630,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64648,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64649,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64650,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(64651,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64716,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(64717,64096)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(584,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64744,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64745,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64835,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64836,64096)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(633,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64960,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64961,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64997,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(64998,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64998,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64999,64096)
GPGPU-Sim uArch: cycles simulated: 129096  inst.: 67303422 (ipc=672.8) sim_rate=293901 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:40:39 2016
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(635,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65055,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65056,64096)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(638,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65165,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(65166,64096)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(667,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65306,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(65307,64096)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(665,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (65400,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(65401,64096)
GPGPU-Sim uArch: cycles simulated: 129596  inst.: 67677456 (ipc=673.4) sim_rate=294249 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:40:40 2016
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(673,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(598,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (65671,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(65672,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (65719,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(65720,64096)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(621,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(595,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 130096  inst.: 68045848 (ipc=673.9) sim_rate=294570 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:40:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66028,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(66029,64096)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(640,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66070,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(66071,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66148,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(66149,64096)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(626,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66207,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(66208,64096)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(620,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66402,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66403,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66472,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66473,64096)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(677,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66498,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(66499,64096)
GPGPU-Sim uArch: cycles simulated: 130596  inst.: 68387755 (ipc=674.0) sim_rate=294774 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:40:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66515,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66516,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66536,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(66537,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66555,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66556,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66561,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(66562,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (66582,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(66583,64096)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(602,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(689,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66746,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66747,64096)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(632,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(674,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 131096  inst.: 68757700 (ipc=674.4) sim_rate=295097 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:40:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (67046,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(67047,64096)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(606,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (67134,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(67135,64096)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(649,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(612,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (67401,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(67402,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (67419,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(67420,64096)
GPGPU-Sim uArch: cycles simulated: 131596  inst.: 69128105 (ipc=674.9) sim_rate=295419 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:40:44 2016
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(648,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(686,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67744,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67745,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (67750,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(67751,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (67774,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(67775,64096)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(695,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (67820,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(67821,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (67894,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(67895,64096)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(623,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67939,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67940,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67957,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(67958,64096)
GPGPU-Sim uArch: cycles simulated: 132096  inst.: 69485196 (ipc=675.2) sim_rate=295681 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:40:45 2016
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(643,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (68141,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(68142,64096)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(669,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (68210,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(68211,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68223,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68224,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (68249,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(68250,64096)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(652,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(672,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (68483,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(68484,64096)
GPGPU-Sim uArch: cycles simulated: 132596  inst.: 69853816 (ipc=675.7) sim_rate=295990 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:40:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68585,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68586,64096)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(639,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(653,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(686,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (68898,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(68899,64096)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(634,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68996,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68997,64096)
GPGPU-Sim uArch: cycles simulated: 133096  inst.: 70217033 (ipc=676.0) sim_rate=296274 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:40:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (69048,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69048,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(69049,64096)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69049,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (69115,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(69116,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (69118,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(69119,64096)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(628,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(703,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (69258,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(69259,64096)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(714,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (69393,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(69394,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (69412,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(69413,64096)
GPGPU-Sim uArch: cycles simulated: 133596  inst.: 70580379 (ipc=676.4) sim_rate=296556 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:40:48 2016
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(633,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (69624,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(69625,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (69632,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(69633,64096)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(659,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (69737,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(69738,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69770,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69771,64096)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(717,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (69852,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(69853,64096)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(674,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 134096  inst.: 70944897 (ipc=676.8) sim_rate=296840 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:40:49 2016
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(643,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(640,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (70229,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(70230,64096)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(676,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70318,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70319,64096)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(685,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 134596  inst.: 71306702 (ipc=677.1) sim_rate=297111 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:40:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70541,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70542,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70589,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70590,64096)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(644,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70625,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70626,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (70644,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(70645,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (70717,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(70718,64096)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(683,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70743,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70744,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (70774,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(70775,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70852,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70853,64096)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(651,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70861,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70862,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (70903,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(70904,64096)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(710,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 135096  inst.: 71670901 (ipc=677.5) sim_rate=297389 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:40:51 2016
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(715,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (71209,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(71210,64096)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(729,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (71276,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(71277,64096)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(670,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 135596  inst.: 72039195 (ipc=677.9) sim_rate=297682 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:40:52 2016
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(735,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(717,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71710,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71711,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71720,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71721,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (71745,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(71746,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71746,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71747,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71764,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71765,64096)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(660,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71888,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71889,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (71909,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(71910,64096)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(721,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71940,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71941,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71977,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71978,64096)
GPGPU-Sim uArch: cycles simulated: 136096  inst.: 72394645 (ipc=678.1) sim_rate=297920 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:40:53 2016
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(741,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(670,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72248,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72249,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72264,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72265,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72288,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72289,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72321,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(72322,64096)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(737,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72379,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72380,64096)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(681,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 136596  inst.: 72751213 (ipc=678.4) sim_rate=296943 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:40:55 2016
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(676,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(706,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72766,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72767,64096)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(730,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72881,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72882,64096)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(671,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 137096  inst.: 73127818 (ipc=678.9) sim_rate=297267 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:40:56 2016
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(741,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73164,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73165,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (73170,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(73171,64096)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(680,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (73366,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(73367,64096)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(726,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73394,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73395,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73397,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73398,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73478,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(73479,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73483,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73484,64096)
GPGPU-Sim uArch: cycles simulated: 137596  inst.: 73487272 (ipc=679.1) sim_rate=297519 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:40:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73501,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73502,64096)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(746,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73597,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(73598,64096)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(676,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (73717,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(73718,64096)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(688,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73819,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73820,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (73874,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(73875,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73897,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(73898,64096)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(682,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 138096  inst.: 73856315 (ipc=679.5) sim_rate=297807 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:40:58 2016
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(756,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(696,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (74215,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(74216,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (74228,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(74229,64096)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(721,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(692,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (74461,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(74462,64096)
GPGPU-Sim uArch: cycles simulated: 138596  inst.: 74231501 (ipc=680.0) sim_rate=298118 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:40:59 2016
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(690,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (74691,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(74692,64096)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(687,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74722,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74723,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (74785,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(74786,64096)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(687,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (74896,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(74897,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74917,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74918,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (74964,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(74965,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (74969,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(74970,64096)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(692,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 139096  inst.: 74579536 (ipc=680.1) sim_rate=298318 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:41:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (75073,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(75074,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75111,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75112,64096)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(690,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (75210,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(75211,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (75213,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(75214,64096)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(739,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (75301,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(75302,64096)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(692,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (75480,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(75481,64096)
GPGPU-Sim uArch: cycles simulated: 139596  inst.: 74945900 (ipc=680.5) sim_rate=298589 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:41:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (75504,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(75505,64096)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(773,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(752,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (75756,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(75757,64096)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(724,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (75886,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(75887,64096)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(695,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 140096  inst.: 75313994 (ipc=680.8) sim_rate=298865 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:41:02 2016
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(783,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (76123,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(76124,64096)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(738,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76228,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76229,64096)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(715,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (76358,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(76359,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (76414,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(76415,64096)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(705,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (76494,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(76495,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (76565,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(76566,64096)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(750,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76632,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76633,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (76635,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(76636,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76692,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76693,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (76708,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(76709,64096)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(735,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (76816,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(76817,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (76838,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(76839,64096)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(744,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (76946,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(76947,64096)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(765,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 141096  inst.: 76037046 (ipc=681.4) sim_rate=300541 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:41:03 2016
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(708,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(722,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(749,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77401,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77402,64096)
GPGPU-Sim uArch: cycles simulated: 141596  inst.: 76401885 (ipc=681.7) sim_rate=300794 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:41:04 2016
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(721,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77589,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77590,64096)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(715,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77647,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77648,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (77652,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(77653,64096)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(780,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77784,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77785,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77903,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77904,64096)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(774,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (77929,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(77930,64096)
GPGPU-Sim uArch: cycles simulated: 142096  inst.: 76760938 (ipc=681.9) sim_rate=301023 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:41:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (78008,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(78009,64096)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(754,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78055,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78056,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (78147,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(78148,64096)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(775,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78265,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78266,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (78301,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(78302,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (78305,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(78306,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (78311,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(78312,64096)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(739,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(773,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 142596  inst.: 77124382 (ipc=682.2) sim_rate=301267 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:41:06 2016
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(806,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78631,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78632,64096)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(774,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(784,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78946,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78947,64096)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(765,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 143096  inst.: 77496058 (ipc=682.6) sim_rate=301541 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:41:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79041,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79042,64096)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(780,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79133,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(79134,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (79193,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(79194,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (79226,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(79227,64096)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(812,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (79249,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(79250,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (79292,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(79293,64096)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(776,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (79394,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(79395,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79417,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79418,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (79443,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(79444,64096)
GPGPU-Sim uArch: cycles simulated: 143596  inst.: 77850517 (ipc=682.8) sim_rate=301746 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:41:08 2016
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(739,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (79531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(79532,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79560,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79561,64096)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(760,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(815,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (79793,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(79794,64096)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(749,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79933,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79934,64096)
GPGPU-Sim uArch: cycles simulated: 144096  inst.: 78219022 (ipc=683.1) sim_rate=302003 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:41:09 2016
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(763,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80069,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80070,64096)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(805,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80258,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(80259,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (80289,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(80290,64096)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(797,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (80397,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(80398,64096)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(778,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (80487,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(80488,64096)
GPGPU-Sim uArch: cycles simulated: 144596  inst.: 78585813 (ipc=683.4) sim_rate=302253 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:41:10 2016
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(786,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (80569,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(80570,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (80642,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(80643,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (80643,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(80644,64096)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(749,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (80807,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(80808,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (80822,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(80823,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80843,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(80844,64096)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(778,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (80910,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(80911,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80964,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80965,64096)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(815,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (81042,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(81043,64096)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(812,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(816,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(837,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (81466,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(81467,64096)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(822,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 145596  inst.: 79311264 (ipc=683.9) sim_rate=303874 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:41:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (81569,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(81570,64096)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(781,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(814,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81787,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81788,64096)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(837,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (81995,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(81996,64096)
GPGPU-Sim uArch: cycles simulated: 146096  inst.: 79675982 (ipc=684.2) sim_rate=304106 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:41:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (82018,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(82019,64096)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(763,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (82085,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(82086,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (82094,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(82095,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (82157,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(82158,64096)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(764,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (82193,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(82194,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82219,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82220,64096)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(808,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (82428,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(82429,64096)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(796,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (82494,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(82495,64096)
GPGPU-Sim uArch: cycles simulated: 146596  inst.: 80037791 (ipc=684.5) sim_rate=304326 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:41:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82532,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(82533,64096)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(807,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (82576,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(82577,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82632,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(82633,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (82694,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(82695,64096)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(821,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (82795,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(82796,64096)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(828,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(768,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 147096  inst.: 80407890 (ipc=684.8) sim_rate=304575 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:41:14 2016
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(778,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(813,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (83240,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(83241,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83319,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(83320,64096)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(775,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83432,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(83433,64096)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(793,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 147596  inst.: 80774063 (ipc=685.1) sim_rate=304807 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:41:15 2016
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(793,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (83694,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(83695,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (83700,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(83701,64096)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(787,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (83790,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(83791,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (83826,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(83827,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (83834,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(83835,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (83873,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(83874,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83880,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(83881,64096)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(852,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (83915,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(83916,64096)
GPGPU-Sim uArch: cycles simulated: 148096  inst.: 81122456 (ipc=685.1) sim_rate=304971 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:41:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (84029,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(84030,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (84037,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(84038,64096)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(784,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (84114,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(84115,64096)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(824,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (84216,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(84217,64096)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(851,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(791,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84447,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84448,64096)
GPGPU-Sim uArch: cycles simulated: 148596  inst.: 81487330 (ipc=685.4) sim_rate=305195 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:41:17 2016
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(838,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(820,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (84721,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(84722,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (84757,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(84758,64096)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(867,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(874,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 149096  inst.: 81853182 (ipc=685.7) sim_rate=305422 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:41:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (85067,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(85068,64096)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(812,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (85172,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(85173,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (85197,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(85198,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (85203,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(85204,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (85229,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(85230,64096)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(841,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (85292,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(85293,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (85333,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(85334,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (85345,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(85346,64096)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(825,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (85412,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(85413,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (85493,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(85494,64096)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(797,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85514,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85515,64096)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(885,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(864,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (85859,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(85860,64096)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(843,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 150096  inst.: 82577323 (ipc=686.1) sim_rate=306978 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:41:19 2016
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(828,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(854,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (86220,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(86221,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (86247,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(86248,64096)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(805,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (86298,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(86299,64096)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(881,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 150596  inst.: 82938588 (ipc=686.3) sim_rate=307179 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:41:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86532,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(86533,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (86564,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(86565,64096)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(867,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (86590,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(86591,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (86628,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(86629,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (86652,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(86653,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (86703,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(86704,64096)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(836,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (86745,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(86746,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (86820,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(86821,64096)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(822,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (86858,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(86859,64096)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(843,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 151096  inst.: 83301452 (ipc=686.6) sim_rate=306255 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:41:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87074,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(87075,64096)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(864,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (87115,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(87116,64096)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(826,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (87354,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(87355,64096)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(841,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87425,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87426,64096)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(901,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (87495,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(87496,64096)
GPGPU-Sim uArch: cycles simulated: 151596  inst.: 83675349 (ipc=686.9) sim_rate=306503 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:41:23 2016
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(843,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(863,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (87791,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(87792,64096)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(824,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87942,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87943,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87955,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(87956,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (87998,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(87999,64096)
GPGPU-Sim uArch: cycles simulated: 152096  inst.: 84037864 (ipc=687.1) sim_rate=306707 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:41:24 2016
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(896,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (88024,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(88025,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (88100,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(88101,64096)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(834,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88157,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88158,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88289,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(88290,64096)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(835,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (88294,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(88295,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (88357,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(88358,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (88372,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(88373,64096)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(893,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 152596  inst.: 84399451 (ipc=687.3) sim_rate=306907 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:41:25 2016
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(889,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (88559,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(88560,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (88589,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(88590,64096)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(834,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(899,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(835,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 153096  inst.: 84771320 (ipc=687.7) sim_rate=307142 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:41:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (89036,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(89037,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (89047,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(89048,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (89057,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(89058,64096)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(837,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (89180,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(89181,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (89204,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(89205,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (89208,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(89209,64096)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(858,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (89281,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(89282,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (89343,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(89344,64096)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(840,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (89371,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(89372,64096)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(921,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 153596  inst.: 85130353 (ipc=687.8) sim_rate=307329 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:41:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (89573,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(89574,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (89612,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(89613,64096)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(906,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (89734,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(89735,64096)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(909,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (89782,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(89783,64096)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(844,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (89940,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(89941,64096)
GPGPU-Sim uArch: cycles simulated: 154096  inst.: 85495851 (ipc=688.1) sim_rate=307539 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:41:28 2016
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(901,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90103,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90104,64096)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(894,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(872,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(927,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (90412,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(90413,64096)
GPGPU-Sim uArch: cycles simulated: 154596  inst.: 85863510 (ipc=688.3) sim_rate=307754 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:41:29 2016
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(892,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90572,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90573,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90681,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90682,64096)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(894,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90732,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(90733,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90809,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90810,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90814,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(90815,64096)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(860,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (90852,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(90853,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (90947,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(90948,64096)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(929,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90956,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(90957,64096)
GPGPU-Sim uArch: cycles simulated: 155096  inst.: 86222973 (ipc=688.5) sim_rate=307939 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:41:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (91059,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(91060,64096)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(866,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(917,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (91255,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(91256,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (91280,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(91281,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (91336,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(91337,64096)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(892,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (91350,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(91351,64096)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (91460,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(91461,64096)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(896,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 155596  inst.: 86587328 (ipc=688.7) sim_rate=308139 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:41:31 2016
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(946,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(864,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (91780,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(91781,64096)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(910,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (91902,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(91903,64096)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(899,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 156096  inst.: 86959255 (ipc=689.0) sim_rate=308366 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:41:32 2016
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(872,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (92151,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(92152,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (92244,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(92245,64096)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(903,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (92279,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(92280,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (92411,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(92412,64096)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(926,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (92498,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(92499,64096)
GPGPU-Sim uArch: cycles simulated: 156596  inst.: 87311279 (ipc=689.1) sim_rate=308520 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:41:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (92531,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(92532,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (92540,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (92540,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(92541,64096)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(92541,64096)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(930,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (92608,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(92609,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (92638,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(92639,64096)
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(884,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(955,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (92879,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(92880,64096)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(941,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (92969,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(92970,64096)
GPGPU-Sim uArch: cycles simulated: 157096  inst.: 87674676 (ipc=689.3) sim_rate=308713 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:41:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (93043,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(93044,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (93050,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(93051,64096)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(879,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(888,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(916,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (93450,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(93451,64096)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(883,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 157596  inst.: 88046917 (ipc=689.6) sim_rate=308936 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:41:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (93570,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(93571,64096)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(883,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (93653,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(93654,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (93733,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(93734,64096)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(934,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93743,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93744,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (93767,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(93768,64096)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (93810,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(93811,64096)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(923,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (93915,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(93916,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93983,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(93984,64096)
GPGPU-Sim uArch: cycles simulated: 158096  inst.: 88406402 (ipc=689.7) sim_rate=309113 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:41:36 2016
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(886,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (94012,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(94013,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94056,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(94057,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94127,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (94127,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(94128,64096)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94128,64096)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(974,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(887,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(889,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (94411,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(94412,64096)
GPGPU-Sim uArch: cycles simulated: 158596  inst.: 88772831 (ipc=690.0) sim_rate=309313 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:41:37 2016
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(895,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(907,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (94738,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(94739,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (94766,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(94767,64096)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(901,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (94851,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(94852,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (94893,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(94894,64096)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(938,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 159096  inst.: 89141681 (ipc=690.2) sim_rate=309519 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:41:38 2016
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(915,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (95089,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(95090,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (95120,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(95121,64096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (95144,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(95145,64096)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(972,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (95293,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(95294,64096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95319,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95320,64096)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95330,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(95331,64096)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(975,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (95449,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(95450,64096)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(967,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 159596  inst.: 89498874 (ipc=690.4) sim_rate=309684 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:41:39 2016
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(963,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (95623,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(95624,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (95647,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(95648,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (95711,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(95712,64096)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(986,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(913,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95928,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(95929,64096)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(942,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 160096  inst.: 89874982 (ipc=690.7) sim_rate=309913 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:41:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (96091,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(96092,64096)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(974,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96204,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(96205,64096)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(914,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(910,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (96417,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(96418,64096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96435,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96436,64096)
GPGPU-Sim uArch: cycles simulated: 160596  inst.: 90243226 (ipc=690.9) sim_rate=310114 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:41:41 2016
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(951,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96554,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96555,64096)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(915,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96671,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(96672,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (96684,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(96685,64096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96715,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(96716,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (96754,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(96755,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96776,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96777,64096)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(927,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (96898,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(96899,64096)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(1002,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 161096  inst.: 90608752 (ipc=691.1) sim_rate=310303 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:41:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97038,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97039,64096)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(916,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97089,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(97090,64096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (97169,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(97170,64096)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(947,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(924,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (97421,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(97422,64096)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(983,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 161596  inst.: 90978223 (ipc=691.4) sim_rate=310505 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:41:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97534,64096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97535,64096)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(947,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(939,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97749,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(97750,64096)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(991,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97862,64096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(97863,64096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97931,64096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97932,64096)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97984,64096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(97985,64096)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(944,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 162096  inst.: 91324161 (ipc=691.4) sim_rate=310626 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:41:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98035,64096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98036,64096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (98061,64096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(98062,64096)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98066,64096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98067,64096)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(989,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (98151,64096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(98152,64096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (98170,64096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(98171,64096)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98210,64096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98211,64096)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(1014,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (98393,64096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(98394,64096)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(1015,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (98430,64096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(98431,64096)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98484,64096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(98485,64096)
GPGPU-Sim uArch: cycles simulated: 162596  inst.: 91682469 (ipc=691.5) sim_rate=310788 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:41:45 2016
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(978,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(996,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98739,64096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(98740,64096)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1003,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(979,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 163096  inst.: 92051588 (ipc=691.7) sim_rate=310985 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:41:46 2016
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(986,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (99142,64096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(99143,64096)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(937,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99257,64096), 5 CTAs running
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1022,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (99360,64096), 5 CTAs running
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(982,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 163596  inst.: 92410897 (ipc=691.9) sim_rate=311147 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:41:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (99550,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99556,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (99594,64096), 5 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(967,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99645,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99678,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99702,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99740,64096), 5 CTAs running
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(998,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99815,64096), 5 CTAs running
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1006,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (99902,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (99983,64096), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 164096  inst.: 92749507 (ipc=691.8) sim_rate=311239 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:41:48 2016
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(955,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(948,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (100172,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (100218,64096), 5 CTAs running
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(1001,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (100380,64096), 4 CTAs running
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(958,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 164596  inst.: 93103956 (ipc=691.9) sim_rate=311384 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:41:49 2016
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(955,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (100717,64096), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (100718,64096), 4 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1016,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100853,64096), 4 CTAs running
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1000,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (100952,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (100969,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (100973,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101027,64096), 4 CTAs running
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(977,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (101068,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (101103,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (101130,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (101135,64096), 4 CTAs running
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(964,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101269,64096), 4 CTAs running
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(990,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(995,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 165596  inst.: 93755415 (ipc=691.5) sim_rate=312518 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:41:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (101537,64096), 4 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(984,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (101698,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (101764,64096), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (101791,64096), 3 CTAs running
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(990,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (101857,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (101885,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (101906,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (101985,64096), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 166096  inst.: 94032049 (ipc=690.8) sim_rate=312398 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:41:51 2016
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(1010,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (102015,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (102114,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (102156,64096), 3 CTAs running
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(1005,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (102220,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (102256,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (102273,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (102283,64096), 3 CTAs running
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1019,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (102385,64096), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 166596  inst.: 94289882 (ipc=690.0) sim_rate=312218 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:41:52 2016
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(980,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (102676,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102704,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (102730,64096), 2 CTAs running
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(985,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (102807,64096), 2 CTAs running
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1019,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (103000,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (103129,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (103133,64096), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (103193,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (103207,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103228,64096), 2 CTAs running
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(986,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103425,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (103433,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103447,64096), 2 CTAs running
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(994,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 167596  inst.: 94716229 (ipc=687.4) sim_rate=312594 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:41:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (103545,64096), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103647,64096), 2 CTAs running
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1004,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (103874,64096), 2 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1007,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104003,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104026,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104123,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104130,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (104195,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (104245,64096), 1 CTAs running
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1017,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (104324,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (104386,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (104435,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (104438,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (104468,64096), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 168596  inst.: 95063647 (ipc=684.2) sim_rate=312709 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:41:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (104594,64096), 1 CTAs running
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1014,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (104698,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104787,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (104925,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104966,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1012,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (105204,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (105215,64096), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105231,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105334,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105394,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (105395,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (105415,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (105446,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (105550,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (105600,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105741,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (105744,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1022,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (106070,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (106072,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (106569,64096), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 3.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 106570
gpu_sim_insn = 71733783
gpu_ipc =     673.1143
gpu_tot_sim_cycle = 170666
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     558.4223
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 123116
gpu_stall_icnt2sh    = 189224
gpu_total_sim_rate=312471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 4646
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16764
L1D_cache:
	L1D_cache_core[0]: Access = 8853, Miss = 5567, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 35457
	L1D_cache_core[1]: Access = 8820, Miss = 5533, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 36249
	L1D_cache_core[2]: Access = 8820, Miss = 5535, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 37197
	L1D_cache_core[3]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 35133
	L1D_cache_core[4]: Access = 8964, Miss = 5607, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 36499
	L1D_cache_core[5]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 35704
	L1D_cache_core[6]: Access = 8820, Miss = 5533, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 36258
	L1D_cache_core[7]: Access = 8772, Miss = 5510, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 35035
	L1D_cache_core[8]: Access = 8709, Miss = 5497, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 35247
	L1D_cache_core[9]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 36441
	L1D_cache_core[10]: Access = 8868, Miss = 5565, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 36311
	L1D_cache_core[11]: Access = 8724, Miss = 5488, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 34516
	L1D_cache_core[12]: Access = 8772, Miss = 5510, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 36970
	L1D_cache_core[13]: Access = 8724, Miss = 5485, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 37368
	L1D_cache_core[14]: Access = 8724, Miss = 5487, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 37654
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82898
	L1D_total_cache_miss_rate = 0.6282
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 542039
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3137
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 465277
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1834708
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4646
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 692488
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3137
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3137
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 542039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771223	W0_Idle:101162	W0_Scoreboard:920459	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 1589 
maxdqlatency = 0 
maxmflatency = 2257 
averagemflatency = 382 
max_icnt2mem_latency = 1394 
max_icnt2sh_latency = 170665 
mrq_lat_table:40712 	5341 	5553 	8518 	15397 	24478 	36037 	10618 	592 	181 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27545 	75417 	27071 	1936 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21300 	16060 	24986 	50002 	16964 	2267 	578 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20658 	34271 	10469 	89 	0 	0 	0 	0 	1778 	3660 	6591 	12798 	24277 	10256 	7135 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	296 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     10421     12315     11920     12137     10741     10765     10966     11136     10861     11037     10525     10847     10831     10840     10158     10476 
dram[1]:     10425     12276     11924     12047     10790     10803     10972     11187     10622     11170     10525     10882     10911     11046     11270     10555 
dram[2]:     10537     12579     11239     12127     10819     10519     10970     10560     10618     10944     10559     10712     10966     10516     10222     10380 
dram[3]:     10565     12535     11334     11927     11038     10518     11069     10553     10896     10945     10559     10739     10997     10506     10223     10374 
dram[4]:     12275     12481     12171     11992     10666     10571     11090     10668     10414     11056     10853     10803     10793     10563     11068     10472 
dram[5]:     12230     11057     11979     11992     10725     10622     11112     10694     10438     11093     10849     10804     10788     10624     10477     10524 
average row accesses per activate:
dram[0]:  4.957237  5.122449  5.186207  5.063973  5.235880  5.491289  5.517241  5.673759  4.637681  5.122581  4.836013  4.931148  4.462908  5.046980  5.115646  5.115646 
dram[1]:  4.842444  5.258741  5.013333  5.277193  5.184210  5.588653  5.298013  5.614035  4.560000  5.132686  4.599389  4.883117  4.670807  5.030100  4.714734  5.081081 
dram[2]:  4.986755  4.899023  5.150685  5.509158  5.167213  5.628572  5.031446  5.925926  4.666667  5.073483  4.613497  5.030100  4.571429  4.947369  4.820513  5.133106 
dram[3]:  4.823718  4.931148  4.931148  5.469091  5.035144  5.360544  5.161290  5.673759  4.541310  4.871166  4.714734  5.030100  4.585366  4.947369  4.759494  4.980133 
dram[4]:  4.980133  4.729560  5.150685  5.081081  5.453287  5.003175  5.594406  5.755396  4.990566  5.018987  5.013333  5.013333  4.851613  5.063973  5.186207  4.670807 
dram[5]:  4.873786  4.921568  5.030100  5.081081  5.397260  5.397260  5.555555  5.228758  5.047619  5.063694  4.899023  4.729560  4.996678  4.774603  4.963696  4.656347 
average row locality = 147455/29243 = 5.042403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       712       702       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       708       700       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       708       702       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       706       702       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       701       700       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       704       704       672       672       672       672       672       672 
total reads: 65569
bank skew: 712/672 = 1.06
chip skew: 10934/10921 = 1.00
average mf latency per bank:
dram[0]:        348       342       330       317       335       329       357       345       366       343       365       349       354       346       352       349
dram[1]:        336       332       315       313       325       327       341       336       351       338       347       344       338       336       340       341
dram[2]:        347       352       327       335       338       340       351       357       366       365       359       362       352       359       356       358
dram[3]:        335       338       312       313       320       322       340       336       347       346       345       343       338       339       335       335
dram[4]:        335       346       316       323       324       332       340       351       345       357       344       351       341       352       345       345
dram[5]:        333       354       315       328       326       336       340       356       346       357       348       355       338       357       343       352
maximum mf latency per bank:
dram[0]:       1335      1506      1002       934      1222      1255      1912      2042      2178      2241      1842      1738      1747      1830      1594      1451
dram[1]:       1359      1341       809       791      1180      1239      1881      1793      1974      1692      1723      1815      1543      1726      1562      1851
dram[2]:       1312      1497       976      1046      1138      1206      1867      1711      2022      2136      1791      1796      1584      1775      1665      1689
dram[3]:       1361      1657       943       975      1136      1193      2094      1927      2051      2076      1924      1858      1623      1663      1569      1661
dram[4]:       1494      1585       926      1043      1191      1235      1847      1938      2257      2110      1902      1888      1805      1724      1727      1769
dram[5]:       1432      1513       881       976      1200      1278      1827      1923      2061      2132      1767      1683      1823      1776      1554      1674

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166460 n_act=4840 n_pre=4824 n_req=24585 n_rd=27302 n_write=21852 bw_util=0.4364
n_activity=174238 dram_eff=0.5642
bk0: 1670a 181502i bk1: 1668a 181149i bk2: 1664a 182461i bk3: 1664a 182281i bk4: 1760a 177177i bk5: 1760a 179220i bk6: 1792a 177632i bk7: 1792a 178203i bk8: 1776a 178803i bk9: 1772a 179286i bk10: 1664a 179555i bk11: 1664a 179550i bk12: 1664a 177484i bk13: 1664a 179052i bk14: 1664a 178793i bk15: 1664a 179490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166384 n_act=4885 n_pre=4869 n_req=24576 n_rd=27296 n_write=21844 bw_util=0.4363
n_activity=173883 dram_eff=0.5652
bk0: 1668a 179343i bk1: 1664a 180107i bk2: 1664a 181513i bk3: 1664a 182231i bk4: 1760a 176908i bk5: 1760a 177875i bk6: 1792a 176841i bk7: 1792a 176851i bk8: 1776a 176973i bk9: 1772a 178842i bk10: 1664a 178982i bk11: 1664a 178665i bk12: 1664a 179195i bk13: 1664a 180266i bk14: 1664a 178339i bk15: 1664a 179242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166422 n_act=4865 n_pre=4849 n_req=24578 n_rd=27296 n_write=21846 bw_util=0.4363
n_activity=173853 dram_eff=0.5653
bk0: 1668a 180364i bk1: 1664a 179487i bk2: 1664a 181906i bk3: 1664a 182444i bk4: 1760a 176748i bk5: 1760a 178852i bk6: 1792a 175484i bk7: 1792a 177145i bk8: 1776a 175934i bk9: 1772a 177681i bk10: 1664a 177906i bk11: 1664a 179506i bk12: 1664a 178132i bk13: 1664a 178416i bk14: 1664a 177029i bk15: 1664a 179215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cf8d80, atomic=0 1 entries : 0x7fa7a8fb8510 :  mf: uid=2707267, sid03:w19, part=3, addr=0x81cf8d80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (170665), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166274 n_act=4941 n_pre=4925 n_req=24575 n_rd=27294 n_write=21844 bw_util=0.4362
n_activity=174088 dram_eff=0.5645
bk0: 1666a 180801i bk1: 1664a 180502i bk2: 1664a 182040i bk3: 1664a 184117i bk4: 1760a 176627i bk5: 1760a 178005i bk6: 1792a 175552i bk7: 1792a 176382i bk8: 1776a 179030i bk9: 1772a 178149i bk10: 1664a 178883i bk11: 1664a 179727i bk12: 1664a 178188i bk13: 1664a 178169i bk14: 1664a 178168i bk15: 1664a 179161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.60521
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7fa7ad5e5800 :  mf: uid=2707268, sid03:w21, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_DRAM (170662), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166511 n_act=4829 n_pre=4813 n_req=24565 n_rd=27288 n_write=21837 bw_util=0.4361
n_activity=174519 dram_eff=0.563
bk0: 1664a 182568i bk1: 1664a 179338i bk2: 1664a 182779i bk3: 1664a 181050i bk4: 1760a 178978i bk5: 1760a 175851i bk6: 1792a 178665i bk7: 1792a 176275i bk8: 1772a 180374i bk9: 1772a 177466i bk10: 1664a 181277i bk11: 1664a 178722i bk12: 1664a 180639i bk13: 1664a 178545i bk14: 1664a 182369i bk15: 1664a 177987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.74686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f80, atomic=0 1 entries : 0x7fa7a8fb8240 :  mf: uid=2707266, sid03:w23, part=5, addr=0x81cf8f80, load , size=128, unknown  status = IN_PARTITION_DRAM (170659), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=225278 n_nop=166386 n_act=4884 n_pre=4868 n_req=24576 n_rd=27296 n_write=21844 bw_util=0.4363
n_activity=174349 dram_eff=0.5637
bk0: 1668a 180385i bk1: 1668a 179595i bk2: 1664a 183643i bk3: 1664a 180921i bk4: 1760a 178694i bk5: 1760a 178169i bk6: 1792a 178067i bk7: 1792a 174411i bk8: 1772a 180304i bk9: 1772a 177235i bk10: 1664a 181310i bk11: 1664a 178158i bk12: 1664a 182362i bk13: 1664a 178300i bk14: 1664a 180831i bk15: 1664a 176651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 17, Reservation_fails = 1371
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 355
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 12, Reservation_fails = 325
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 235
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 12, Reservation_fails = 593
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 205
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 7, Reservation_fails = 251
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 162
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 1, Reservation_fails = 218
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 222
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 431
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 511
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 4879
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2381
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 500
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1902
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.160

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7723
	minimum = 6
	maximum = 833
Network latency average = 13.7834
	minimum = 6
	maximum = 746
Slowest packet = 201315
Flit latency average = 11.4211
	minimum = 6
	maximum = 746
Slowest flit = 604325
Fragmentation average = 0.186434
	minimum = 0
	maximum = 500
Injected packet rate average = 0.0235589
	minimum = 0.021141 (at node 1)
	maximum = 0.0270808 (at node 15)
Accepted packet rate average = 0.0235589
	minimum = 0.021141 (at node 1)
	maximum = 0.0270808 (at node 15)
Injected flit rate average = 0.06961
	minimum = 0.0626161 (at node 1)
	maximum = 0.0794032 (at node 15)
Accepted flit rate average= 0.06961
	minimum = 0.0623158 (at node 1)
	maximum = 0.0794783 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9449 (2 samples)
	minimum = 6 (2 samples)
	maximum = 573.5 (2 samples)
Network latency average = 18.4193 (2 samples)
	minimum = 6 (2 samples)
	maximum = 517.5 (2 samples)
Flit latency average = 15.0336 (2 samples)
	minimum = 6 (2 samples)
	maximum = 517 (2 samples)
Fragmentation average = 0.145098 (2 samples)
	minimum = 0 (2 samples)
	maximum = 358.5 (2 samples)
Injected packet rate average = 0.068571 (2 samples)
	minimum = 0.0607843 (2 samples)
	maximum = 0.0776162 (2 samples)
Accepted packet rate average = 0.068571 (2 samples)
	minimum = 0.0607843 (2 samples)
	maximum = 0.0776162 (2 samples)
Injected flit rate average = 0.205171 (2 samples)
	minimum = 0.181871 (2 samples)
	maximum = 0.232397 (2 samples)
Accepted flit rate average = 0.205171 (2 samples)
	minimum = 0.181862 (2 samples)
	maximum = 0.231498 (2 samples)
Injected packet size average = 2.9921 (2 samples)
Accepted packet size average = 2.9921 (2 samples)
Hops average = 1 (2 samples)
