Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Aug  7 00:17:56 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/kernel_gramschmidt_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  449         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (255)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (255)
---------------------------------
 There are 255 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.369        0.000                      0                 5142        0.039        0.000                      0                 5142        3.468        0.000                       0                  3701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.369        0.000                      0                 5142        0.039        0.000                      0                 5142        3.468        0.000                       0                  3701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.431ns (36.772%)  route 4.180ns (63.227%))
  Logic Levels:           42  (CARRY8=39 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X31Y86         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=7, routed)           0.540     0.648    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[3]
    SLICE_X39Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.773 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     0.788    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_1[4]
    SLICE_X39Y79         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     0.905 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.931    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.946 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.972    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.987 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.013    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.028 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.054    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.069 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.095    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X39Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.211 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.535     1.746    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/A[0]
    SLICE_X42Y78         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.836 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.013     1.849    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X42Y78         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     2.041 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.067    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.082 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.108    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.123 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.149    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.164 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.190    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.205 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.231    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     2.334 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.379     2.712    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X43Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.898 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.924    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.939 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.965    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.980 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.006    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.021 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.047    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.062 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.088    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X43Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.204 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.633     3.837    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X38Y78         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.023 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.049    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.064 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.090    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.105 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.131    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.146 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.187 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.213    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.228 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.254    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.310 f  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.681     4.992    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/A[0]
    SLICE_X41Y75         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.117 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.013     5.130    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X41Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.322 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.348    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.363 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.389    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.404 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.430    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.445 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.471    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.486 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.512    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.527 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.553    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X41Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.629 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.487     6.116    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q[48]
    SLICE_X40Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.302 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.328    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.343 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.369    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.384 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.410    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.425 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.451    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.466 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.492    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.507 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.533    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X40Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.615 r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.641    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.020     8.020    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X40Y81         FDRE                                         r  bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X40Y81         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/dsqrt_64ns_64ns_64_12_no_dsp_1_U4/kernel_gramschmidt_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  1.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_181_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/add_ln89_reg_687_reg[30]/Q
                         net (fo=1, routed)           0.055     0.105    bd_0_i/hls_inst/inst/add_ln89_reg_687[30]
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3765, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_181_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y59         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_reg_181_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         8.000       6.936      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         4.000       3.468      SLICE_X44Y66  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_14_no_dsp_1_U3/kernel_gramschmidt_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl10/CLK



