Year,Capacity (bits),Chip Area (mm^2),Density (Mb/mm^2),Source,Reference
2009,8589934592,98.1,83.50662589,ISSCC,"Uksong Kang et al., ""8Gb 3D DDR3 DRAM using through-silicon-via technology,"" 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 130-131,131a."
2011,2147483648,64.34,31.83089835,ISSCC,"J. Kim et al., ""A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4Ã—128 I/Os using TSV-based stacking,"" 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 496-498."
2014,8589934592,35.241,232.4565137,ISSCC,"D. U. Lee et al., ""25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV,"" 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 432-433."
2016,68719476736,96,682.6666667,ISSCC,"J. C. Lee et al., ""18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface,"" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 318-319."
2016,9663676416,96,96,ISSCC,"K. Sohn et al., ""18.2 A 1.2V 20nm 307GB/s HBM DRAM with at-speed wafer-level I/O test scheme and adaptive refresh considering temperature distribution,"" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 316-317."
2018,17179869184,81.28,201.5748031,ISSCC,"S. Shim et al., ""A 16Gb 1.2V 3.2Gb/s/pin DDR4 SDRAM with improved power distribution and repair strategy,"" 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 212-214."