<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s'" level="0">
<item name = "Date">Tue Jul 30 11:18:50 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.431 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 58.338 ns, 58.338 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0_fu_215">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0, 18, 18, 50.004 ns, 50.004 ns, 1, 1, function</column>
<column name="call_ret6_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_fu_255">shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 332, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 5934, 18859, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">0, -, 792, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 4, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0_fu_215">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0, 0, 0, 5421, 18291, 0</column>
<column name="call_ret6_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_fu_255">shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s, 0, 0, 513, 568, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_849_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln323_fu_861_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln326_fu_799_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln328_fu_811_p2">+, 0, 0, 32, 32, 1</column>
<column name="and_ln289_11_fu_781_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_12_fu_787_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_775_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage0_iter21">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1270">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1339">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op174">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_16_fu_729_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_18_fu_749_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_19_fu_769_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_fu_719_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_793_p2">icmp, 0, 0, 20, 32, 7</column>
<column name="icmp_ln317_fu_843_p2">icmp, 0, 0, 20, 32, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="select_ln323_fu_867_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln328_fu_817_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_204">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_7_load">9, 2, 32, 64</column>
<column name="pX_7">9, 2, 32, 64</column>
<column name="pY_7">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_7">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_12_reg_1083">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_204">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_204">32, 0, 32, 0</column>
<column name="icmp_ln313_reg_1087">1, 0, 1, 0</column>
<column name="kernel_data_V_2_0_ret_reg_958">8, 0, 8, 0</column>
<column name="kernel_data_V_2_10">8, 0, 8, 0</column>
<column name="kernel_data_V_2_10_ret_reg_993">8, 0, 8, 0</column>
<column name="kernel_data_V_2_11">8, 0, 8, 0</column>
<column name="kernel_data_V_2_11_ret_reg_998">8, 0, 8, 0</column>
<column name="kernel_data_V_2_12_ret_reg_938">8, 0, 8, 0</column>
<column name="kernel_data_V_2_13_ret_reg_933">8, 0, 8, 0</column>
<column name="kernel_data_V_2_14_ret_reg_928">8, 0, 8, 0</column>
<column name="kernel_data_V_2_15_ret_reg_923">8, 0, 8, 0</column>
<column name="kernel_data_V_2_16">8, 0, 8, 0</column>
<column name="kernel_data_V_2_16_ret_reg_1003">8, 0, 8, 0</column>
<column name="kernel_data_V_2_17">8, 0, 8, 0</column>
<column name="kernel_data_V_2_17_ret_reg_1008">8, 0, 8, 0</column>
<column name="kernel_data_V_2_18">8, 0, 8, 0</column>
<column name="kernel_data_V_2_18_ret_reg_1013">8, 0, 8, 0</column>
<column name="kernel_data_V_2_19">8, 0, 8, 0</column>
<column name="kernel_data_V_2_19_ret_reg_1018">8, 0, 8, 0</column>
<column name="kernel_data_V_2_1_ret_reg_953">8, 0, 8, 0</column>
<column name="kernel_data_V_2_20">8, 0, 8, 0</column>
<column name="kernel_data_V_2_20_ret_reg_1023">8, 0, 8, 0</column>
<column name="kernel_data_V_2_21">8, 0, 8, 0</column>
<column name="kernel_data_V_2_21_ret_reg_1028">8, 0, 8, 0</column>
<column name="kernel_data_V_2_22">8, 0, 8, 0</column>
<column name="kernel_data_V_2_22_ret_reg_1033">8, 0, 8, 0</column>
<column name="kernel_data_V_2_23">8, 0, 8, 0</column>
<column name="kernel_data_V_2_23_ret_reg_1038">8, 0, 8, 0</column>
<column name="kernel_data_V_2_24_ret_reg_918">8, 0, 8, 0</column>
<column name="kernel_data_V_2_25_ret_reg_913">8, 0, 8, 0</column>
<column name="kernel_data_V_2_26_ret_reg_908">8, 0, 8, 0</column>
<column name="kernel_data_V_2_27_ret_reg_903">8, 0, 8, 0</column>
<column name="kernel_data_V_2_28">8, 0, 8, 0</column>
<column name="kernel_data_V_2_28_ret_reg_1043">8, 0, 8, 0</column>
<column name="kernel_data_V_2_29">8, 0, 8, 0</column>
<column name="kernel_data_V_2_29_ret_reg_1048">8, 0, 8, 0</column>
<column name="kernel_data_V_2_2_ret_reg_948">8, 0, 8, 0</column>
<column name="kernel_data_V_2_30">8, 0, 8, 0</column>
<column name="kernel_data_V_2_30_ret_reg_1053">8, 0, 8, 0</column>
<column name="kernel_data_V_2_31">8, 0, 8, 0</column>
<column name="kernel_data_V_2_31_ret_reg_1058">8, 0, 8, 0</column>
<column name="kernel_data_V_2_32">8, 0, 8, 0</column>
<column name="kernel_data_V_2_32_ret_reg_1063">8, 0, 8, 0</column>
<column name="kernel_data_V_2_33">8, 0, 8, 0</column>
<column name="kernel_data_V_2_33_ret_reg_1068">8, 0, 8, 0</column>
<column name="kernel_data_V_2_34">8, 0, 8, 0</column>
<column name="kernel_data_V_2_34_ret_reg_1073">8, 0, 8, 0</column>
<column name="kernel_data_V_2_35">8, 0, 8, 0</column>
<column name="kernel_data_V_2_35_ret_reg_1078">8, 0, 8, 0</column>
<column name="kernel_data_V_2_3_ret_reg_943">8, 0, 8, 0</column>
<column name="kernel_data_V_2_4">8, 0, 8, 0</column>
<column name="kernel_data_V_2_4_ret_reg_963">8, 0, 8, 0</column>
<column name="kernel_data_V_2_5">8, 0, 8, 0</column>
<column name="kernel_data_V_2_5_ret_reg_968">8, 0, 8, 0</column>
<column name="kernel_data_V_2_6">8, 0, 8, 0</column>
<column name="kernel_data_V_2_6_ret_reg_973">8, 0, 8, 0</column>
<column name="kernel_data_V_2_7">8, 0, 8, 0</column>
<column name="kernel_data_V_2_7_ret_reg_978">8, 0, 8, 0</column>
<column name="kernel_data_V_2_8">8, 0, 8, 0</column>
<column name="kernel_data_V_2_8_ret_reg_983">8, 0, 8, 0</column>
<column name="kernel_data_V_2_9">8, 0, 8, 0</column>
<column name="kernel_data_V_2_9_ret_reg_988">8, 0, 8, 0</column>
<column name="pX_7">32, 0, 32, 0</column>
<column name="pY_7">32, 0, 32, 0</column>
<column name="res_out_0_V_reg_1099">8, 0, 8, 0</column>
<column name="res_out_1_V_reg_1104">8, 0, 8, 0</column>
<column name="res_out_2_V_reg_1109">8, 0, 8, 0</column>
<column name="res_out_3_V_reg_1114">8, 0, 8, 0</column>
<column name="sX_7">32, 0, 32, 0</column>
<column name="sY_7">32, 0, 32, 0</column>
<column name="and_ln289_12_reg_1083">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config14&gt;, return value</column>
<column name="res_stream_V_data_0_V_din">out, 8, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 8, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 8, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 8, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="in_elem_data_0_V_read">in, 8, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 8, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 8, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 8, ap_none, in_elem_data_3_V_read, scalar</column>
</table>
</item>
</section>
</profile>
