<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="JTAG_Proj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BSC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BSC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="D_trigger.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="D_trigger_reset.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="D_trigger_set.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FSM_Decoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_reg_cell.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Insruction_reg_cell_reset.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Insruction_reg_cell_set.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="REG_TCK_Former_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TAP_CONTROLLER_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TAP_FSM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TAP_FSM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TAP_and_UUL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TAP_and_UUL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TAP_and_UUL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TAP_and_UUL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TAP_and_UUL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TAP_and_UUL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TAP_and_UUL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TAP_and_UUL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TAP_and_UUL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TAP_and_UUL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TAP_and_UUL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TAP_and_UUL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TAP_and_UUL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TAP_and_UUL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TAP_and_UUL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TAP_and_UUL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TAP_and_UUL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TAP_and_UUL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TAP_and_UUL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TAP_and_UUL.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TAP_and_UUL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TAP_and_UUL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TAP_and_UUL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TAP_and_UUL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TAP_and_UUL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TAP_and_UUL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TAP_and_UUL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TAP_and_UUL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TAP_and_UUL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TAP_and_UUL_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TAP_and_UUL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TAP_and_UUL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TAP_and_UUL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_BIST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_BIST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_BIST_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_JTAG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tap_and_uul.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tap_and_uul.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tap_and_uul.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1483367254" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1483367254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501572668" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1501572668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BIST_Comand_Decoder.v"/>
      <outfile xil_pn:name="BIST_Comparator.v"/>
      <outfile xil_pn:name="BIST_FSM.v"/>
      <outfile xil_pn:name="BIST_FSM_Decoder.v"/>
      <outfile xil_pn:name="BIST_Mode_DEMUX.v"/>
      <outfile xil_pn:name="BIST_Mode_MUX.v"/>
      <outfile xil_pn:name="BIST_block.v"/>
      <outfile xil_pn:name="BIST_bufer.v"/>
      <outfile xil_pn:name="BIST_counter.v"/>
      <outfile xil_pn:name="BIST_mem.v"/>
      <outfile xil_pn:name="BIST_out_bufer.v"/>
      <outfile xil_pn:name="BIST_reg.v"/>
      <outfile xil_pn:name="BIST_reg_cell_reset.v"/>
      <outfile xil_pn:name="BP_reg.v"/>
      <outfile xil_pn:name="BSC.v"/>
      <outfile xil_pn:name="BS_register.v"/>
      <outfile xil_pn:name="DEMUX_2.v"/>
      <outfile xil_pn:name="DR_MUX.v"/>
      <outfile xil_pn:name="D_trigger.v"/>
      <outfile xil_pn:name="D_trigger_reset.v"/>
      <outfile xil_pn:name="D_trigger_set.v"/>
      <outfile xil_pn:name="EN_BUF.v"/>
      <outfile xil_pn:name="FSM_Decoder.v"/>
      <outfile xil_pn:name="FUNCTION_Module.v"/>
      <outfile xil_pn:name="For_logic_clk.v"/>
      <outfile xil_pn:name="ID_reg.v"/>
      <outfile xil_pn:name="ID_reg_cell.v"/>
      <outfile xil_pn:name="I_Decoder.v"/>
      <outfile xil_pn:name="Insruction_reg_cell_reset.v"/>
      <outfile xil_pn:name="Instruction_reg.v"/>
      <outfile xil_pn:name="Instruction_reg_cell_set.v"/>
      <outfile xil_pn:name="Log_test_clk_generator.v"/>
      <outfile xil_pn:name="MUX_2.v"/>
      <outfile xil_pn:name="OUT_TRIG.v"/>
      <outfile xil_pn:name="REG_TCK_Former.v"/>
      <outfile xil_pn:name="Sel_MUX.v"/>
      <outfile xil_pn:name="TAP_CONTROLLER.v"/>
      <outfile xil_pn:name="TAP_FSM.v"/>
      <outfile xil_pn:name="TAP_and_UUL.v"/>
      <outfile xil_pn:name="TB_BIST.v"/>
      <outfile xil_pn:name="TB_JTAG.v"/>
      <outfile xil_pn:name="TB_LOGIC.v"/>
    </transform>
    <transform xil_pn:end_ts="1501572668" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1501572668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501572668" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1501572668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483367254" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1483367254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501572668" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1501572668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BIST_Comand_Decoder.v"/>
      <outfile xil_pn:name="BIST_Comparator.v"/>
      <outfile xil_pn:name="BIST_FSM.v"/>
      <outfile xil_pn:name="BIST_FSM_Decoder.v"/>
      <outfile xil_pn:name="BIST_Mode_DEMUX.v"/>
      <outfile xil_pn:name="BIST_Mode_MUX.v"/>
      <outfile xil_pn:name="BIST_block.v"/>
      <outfile xil_pn:name="BIST_bufer.v"/>
      <outfile xil_pn:name="BIST_counter.v"/>
      <outfile xil_pn:name="BIST_mem.v"/>
      <outfile xil_pn:name="BIST_out_bufer.v"/>
      <outfile xil_pn:name="BIST_reg.v"/>
      <outfile xil_pn:name="BIST_reg_cell_reset.v"/>
      <outfile xil_pn:name="BP_reg.v"/>
      <outfile xil_pn:name="BSC.v"/>
      <outfile xil_pn:name="BS_register.v"/>
      <outfile xil_pn:name="DEMUX_2.v"/>
      <outfile xil_pn:name="DR_MUX.v"/>
      <outfile xil_pn:name="D_trigger.v"/>
      <outfile xil_pn:name="D_trigger_reset.v"/>
      <outfile xil_pn:name="D_trigger_set.v"/>
      <outfile xil_pn:name="EN_BUF.v"/>
      <outfile xil_pn:name="FSM_Decoder.v"/>
      <outfile xil_pn:name="FUNCTION_Module.v"/>
      <outfile xil_pn:name="For_logic_clk.v"/>
      <outfile xil_pn:name="ID_reg.v"/>
      <outfile xil_pn:name="ID_reg_cell.v"/>
      <outfile xil_pn:name="I_Decoder.v"/>
      <outfile xil_pn:name="Insruction_reg_cell_reset.v"/>
      <outfile xil_pn:name="Instruction_reg.v"/>
      <outfile xil_pn:name="Instruction_reg_cell_set.v"/>
      <outfile xil_pn:name="Log_test_clk_generator.v"/>
      <outfile xil_pn:name="MUX_2.v"/>
      <outfile xil_pn:name="OUT_TRIG.v"/>
      <outfile xil_pn:name="REG_TCK_Former.v"/>
      <outfile xil_pn:name="Sel_MUX.v"/>
      <outfile xil_pn:name="TAP_CONTROLLER.v"/>
      <outfile xil_pn:name="TAP_FSM.v"/>
      <outfile xil_pn:name="TAP_and_UUL.v"/>
      <outfile xil_pn:name="TB_BIST.v"/>
      <outfile xil_pn:name="TB_JTAG.v"/>
      <outfile xil_pn:name="TB_LOGIC.v"/>
    </transform>
    <transform xil_pn:end_ts="1501572679" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1501572668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_BIST_beh.prj"/>
      <outfile xil_pn:name="TB_BIST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1501572679" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1501572679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_BIST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1599724170137620043" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7341212753141624891" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7567063365981679581" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573176" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5181469226415889649" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573222" xil_pn:in_ck="423239620864722428" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8632925142958143682" xil_pn:start_ts="1501573176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TAP_and_UUL.lso"/>
      <outfile xil_pn:name="TAP_and_UUL.ngc"/>
      <outfile xil_pn:name="TAP_and_UUL.ngr"/>
      <outfile xil_pn:name="TAP_and_UUL.prj"/>
      <outfile xil_pn:name="TAP_and_UUL.stx"/>
      <outfile xil_pn:name="TAP_and_UUL.syr"/>
      <outfile xil_pn:name="TAP_and_UUL.xst"/>
      <outfile xil_pn:name="TAP_and_UUL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1501573223" xil_pn:in_ck="3270522035783973" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5855417185842971058" xil_pn:start_ts="1501573222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501573235" xil_pn:in_ck="-926288224124067945" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3236363829022411886" xil_pn:start_ts="1501573223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TAP_and_UUL.bld"/>
      <outfile xil_pn:name="TAP_and_UUL.ngd"/>
      <outfile xil_pn:name="TAP_and_UUL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501573255" xil_pn:in_ck="-926288224124067944" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="570889668722473129" xil_pn:start_ts="1501573235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TAP_and_UUL.pcf"/>
      <outfile xil_pn:name="TAP_and_UUL_map.map"/>
      <outfile xil_pn:name="TAP_and_UUL_map.mrp"/>
      <outfile xil_pn:name="TAP_and_UUL_map.ncd"/>
      <outfile xil_pn:name="TAP_and_UUL_map.ngm"/>
      <outfile xil_pn:name="TAP_and_UUL_map.xrpt"/>
      <outfile xil_pn:name="TAP_and_UUL_summary.xml"/>
      <outfile xil_pn:name="TAP_and_UUL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501573305" xil_pn:in_ck="-1047449948188050767" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1501573255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TAP_and_UUL.ncd"/>
      <outfile xil_pn:name="TAP_and_UUL.pad"/>
      <outfile xil_pn:name="TAP_and_UUL.par"/>
      <outfile xil_pn:name="TAP_and_UUL.ptwx"/>
      <outfile xil_pn:name="TAP_and_UUL.unroutes"/>
      <outfile xil_pn:name="TAP_and_UUL.xpi"/>
      <outfile xil_pn:name="TAP_and_UUL_pad.csv"/>
      <outfile xil_pn:name="TAP_and_UUL_pad.txt"/>
      <outfile xil_pn:name="TAP_and_UUL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501573329" xil_pn:in_ck="7054961488788552847" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1501573305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TAP_and_UUL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tap_and_uul.bgn"/>
      <outfile xil_pn:name="tap_and_uul.bit"/>
      <outfile xil_pn:name="tap_and_uul.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1501573139" xil_pn:in_ck="-7585668674169396455" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1501573130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1501573305" xil_pn:in_ck="-926288224124068076" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1501573299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TAP_and_UUL.twr"/>
      <outfile xil_pn:name="TAP_and_UUL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
