# =======================================================================================
#
#      Filename:  perfmon_icelakeX_events.txt
#
#      Description:  Event list for Intel Sapphire Rapids
#
#      Version:   <VERSION>
#      Released:  <DATE>
#
#      Author:   Thomas Gruber (tr), thomas.roehl@googlemail.com
#      Project:  likwid
#
#      Copyright (C) 2015 RRZE, University Erlangen-Nuremberg
#
#      This program is free software: you can redistribute it and/or modify it under
#      the terms of the GNU General Public License as published by the Free Software
#      Foundation, either version 3 of the License, or (at your option) any later
#      version.
#
#      This program is distributed in the hope that it will be useful, but WITHOUT ANY
#      WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
#      PARTICULAR PURPOSE.  See the GNU General Public License for more details.
#
#      You should have received a copy of the GNU General Public License along with
#      this program.  If not, see <http://www.gnu.org/licenses/>.
#
# =======================================================================================

EVENT_TEMP_CORE          0x00   TMP0
UMASK_TEMP_CORE          0x00

EVENT_PWR_PKG_ENERGY          0x02   PWR0
UMASK_PWR_PKG_ENERGY          0x00

EVENT_PWR_PP0_ENERGY          0x01   PWR1
UMASK_PWR_PP0_ENERGY          0x00

EVENT_PWR_PP1_ENERGY          0x04   PWR2
UMASK_PWR_PP1_ENERGY          0x00

EVENT_PWR_DRAM_ENERGY          0x03   PWR3
UMASK_PWR_DRAM_ENERGY          0x00

EVENT_PWR_PLATFORM_ENERGY          0x05   PWR4
UMASK_PWR_PLATFORM_ENERGY          0x00

EVENT_VOLTAGE_CORE          0x00   VTG0
UMASK_VOLTAGE_CORE          0x00

EVENT_INSTR_RETIRED              0x00   FIXC0
UMASK_INSTR_RETIRED_ANY          0x01

EVENT_CPU_CLK_UNHALTED_CORE      0x00   FIXC1
UMASK_CPU_CLK_UNHALTED_CORE      0x02

EVENT_CPU_CLK_UNHALTED_REF       0x00   FIXC2
UMASK_CPU_CLK_UNHALTED_REF       0x03

EVENT_TOPDOWN_SLOTS                0x00   FIXC3
UMASK_TOPDOWN_SLOTS                0x04

EVENT_RETIRING                 0x00 TMA0
UMASK_RETIRING                 0x00

EVENT_BAD_SPECULATION          0x00 TMA1
UMASK_BAD_SPECULATION          0x00

EVENT_FRONTEND_BOUND           0x00 TMA2
UMASK_FRONTEND_BOUND           0x00

EVENT_BACKEND_BOUND            0x00 TMA3
UMASK_BACKEND_BOUND            0x00

EVENT_LD_BLOCKS                         0x03 PMC
UMASK_LD_BLOCKS_ADDRESS_ALIAS           0x04
UMASK_LD_BLOCKS_STORE_FORWARD           0x82
UMASK_LD_BLOCKS_NO_SR                   0x88

EVENT_ITLB_MISSES                       0x11 PMC
UMASK_ITLB_MISSES_WALK_COMPLETED_4K     0x02
UMASK_ITLB_MISSES_WALK_COMPLETED_2M_4M  0x04
#UMASK_ITLB_MISSES_WALK_COMPLETED_1G     0x08
UMASK_ITLB_MISSES_WALK_COMPLETED        0x0E
UMASK_ITLB_MISSES_WALK_PENDING          0x10
UMASK_ITLB_MISSES_STLB_HIT              0x20

EVENT_DTLB_LOAD_MISSES                      0x12 PMC
UMASK_DTLB_LOAD_MISSES_WALK_COMPLETED_4K    0x02
UMASK_DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M 0x04
UMASK_DTLB_LOAD_MISSES_WALK_COMPLETED_1G    0x08
UMASK_DTLB_LOAD_MISSES_WALK_COMPLETED       0x0E
DEFAULT_OPTIONS_DTLB_LOAD_MISSES_WALK_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_DTLB_LOAD_MISSES_WALK_ACTIVE          0x10
UMASK_DTLB_LOAD_MISSES_WALK_PENDING         0x10
UMASK_DTLB_LOAD_MISSES_STLB_HIT             0x20

EVENT_DTLB_STORE_MISSES                      0x13 PMC
UMASK_DTLB_STORE_MISSES_WALK_COMPLETED_4K    0x02
UMASK_DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M 0x04
UMASK_DTLB_STORE_MISSES_WALK_COMPLETED_1G    0x08
UMASK_DTLB_STORE_MISSES_WALK_COMPLETED       0x0E
DEFAULT_OPTIONS_DTLB_STORE_MISSES_WALK_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_DTLB_STORE_MISSES_WALK_ACTIVE          0x10
UMASK_DTLB_STORE_MISSES_WALK_PENDING         0x10
UMASK_DTLB_STORE_MISSES_STLB_HIT             0x20

EVENT_OFFCORE_REQUESTS_OUTSTANDING                          0x20 PMC
DEFAULT_OPTIONS_OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO EVENT_OPTION_THRESHOLD=0x1
UMASK_OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO   0x04
DEFAULT_OPTIONS_OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD EVENT_OPTION_THRESHOLD=0x1
UMASK_OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD      0x08
UMASK_OFFCORE_REQUESTS_OUTSTANDING_DATA_RD                  0x08

EVENT_OFFCORE_REQUESTS                  0x21 PMC
UMASK_OFFCORE_REQUESTS_DEMAND_DATA_RD   0x01
UMASK_OFFCORE_REQUESTS_DATA_RD          0x08
UMASK_OFFCORE_REQUESTS_ALL_REQUESTS     0x80

EVENT_L2_RQSTS                          0x24 PMC
UMASK_L2_RQSTS_DEMAND_DATA_RD_MISS      0x21
UMASK_L2_RQSTS_RFO_MISS                 0x22
UMASK_L2_RQSTS_CODE_RD_MISS             0x24
UMASK_L2_RQSTS_ALL_DEMAND_MISS          0x27
UMASK_L2_RQSTS_SWPF_MISS                0x28
UMASK_L2_RQSTS_DEMAND_DATA_RD_HIT       0xC1
UMASK_L2_RQSTS_RFO_HIT                  0xC2
UMASK_L2_RQSTS_CODE_RD_HIT              0xC4
UMASK_L2_RQSTS_SWPF_HIT                 0xC8
UMASK_L2_RQSTS_ALL_DEMAND_DATA_RD       0xE1
UMASK_L2_RQSTS_ALL_RFO                  0xE2
UMASK_L2_RQSTS_ALL_CODE_RD              0xE4
UMASK_L2_RQSTS_ALL_DEMAND_REFERENCES    0xE7
UMASK_L2_RQSTS_MISS                     0x3F
UMASK_L2_RQSTS_REFERENCES               0xFF

EVENT_L2_REQUEST                        0x24 PMC
UMASK_L2_REQUEST_MISS                   0x3F
UMASK_L2_REQUEST_ALL                    0xFF

EVENT_L2_LINES_IN                       0x25 PMC
UMASK_L2_LINES_IN_ALL                   0x1F

EVENT_L2_LINES_OUT                      0x26 PMC
UMASK_L2_LINES_OUT_SILENT               0x01
UMASK_L2_LINES_OUT_NON_SILENT           0x02
#UMASK_L2_LINES_OUT_USELESS_HWPF         0x04

EVENT_XQ_FULL_CYCLES                    0x2D PMC
DEFAULT_OPTIONS_XQ_FULL_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_XQ_FULL_CYCLES                    0x01

EVENT_LONGEST_LAT_CACHE                 0x2E PMC
UMASK_LONGEST_LAT_CACHE_MISS            0x41
#UMASK_LONGEST_LAT_CACHE_REFERENCE      0x4F


EVENT_CPU_CLOCK_UNHALTED                    0x3C   PMC
UMASK_CPU_CLOCK_UNHALTED_THREAD_P           0x00
UMASK_CPU_CLOCK_UNHALTED_REF_XCLK           0x01
UMASK_CPU_CLOCK_UNHALTED_ONE_THREAD_ACTIVE  0x02
UMASK_CPU_CLOCK_UNHALTED_REF_DISTRIBUTED    0x08
# Added by Thomas Gruber: Idea is to count also in halted state
DEFAULT_OPTIONS_CPU_CLOCK_UNHALTED_TOTAL_CYCLES EVENT_OPTION_THRESHOLD=0xA,EVENT_OPTION_INVERT=1
UMASK_CPU_CLOCK_UNHALTED_TOTAL_CYCLES       0x00

EVENT_SW_PREFETCH_ACCESS                0x40 PMC
UMASK_SW_PREFETCH_ACCESS_NTA            0x01
UMASK_SW_PREFETCH_ACCESS_T0             0x02
UMASK_SW_PREFETCH_ACCESS_T1_T2          0x04
UMASK_SW_PREFETCH_ACCESS_PREFETCHW      0x08

EVENT_MEM_LOAD_COMPLETED                0x43 PMC
UMASK_MEM_LOAD_COMPLETED_L1_MISS_ANY    0xFD

EVENT_MEM_STORE_RETIRED                 0x44 PMC
UMASK_MEM_STORE_RETIRED_L2_HIT          0x01

EVENT_MEMORY_ACTIVITY                   0x47 PMC
DEFAULT_OPTIONS_MEMORY_ACTIVITY_CYCLES_L1D_MISS EVENT_OPTION_THRESHOLD=0x2
UMASK_MEMORY_ACTIVITY_CYCLES_L1D_MISS   0x02
DEFAULT_OPTIONS_MEMORY_ACTIVITY_STALLS_L1D_MISS EVENT_OPTION_THRESHOLD=0x3
UMASK_MEMORY_ACTIVITY_STALLS_L1D_MISS   0x03
DEFAULT_OPTIONS_MEMORY_ACTIVITY_STALLS_L2_MISS EVENT_OPTION_THRESHOLD=0x5
UMASK_MEMORY_ACTIVITY_STALLS_L2_MISS    0x05
DEFAULT_OPTIONS_MEMORY_ACTIVITY_STALLS_L3_MISS EVENT_OPTION_THRESHOLD=0x9
UMASK_MEMORY_ACTIVITY_STALLS_L3_MISS    0x09

EVENT_L1D_PEND_MISS                     0x48 PMC
UMASK_L1D_PEND_MISS_PENDING             0x01
DEFAULT_OPTIONS_L1D_PEND_MISS_PENDING_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_L1D_PEND_MISS_PENDING_CYCLES      0x01
UMASK_L1D_PEND_MISS_FB_FULL             0x02
DEFAULT_OPTIONS_L1D_PEND_MISS_FB_FULL_PERIODS EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=0x1
UMASK_L1D_PEND_MISS_FB_FULL_PERIODS     0x02
UMASK_L1D_PEND_MISS_L2_STALLS           0x04

EVENT_LOAD_HIT_PREFETCH                 0x4C PMC
UMASK_LOAD_HIT_PREFETCH_SWPF            0x01

EVENT_L1D_REPLACEMENT                   0x51 PMC
UMASK_L1D_REPLACEMENT                   0x01

EVENT_TX_MEM                                                0x54 PMC
UMASK_TX_MEM_ABORT_CONFLICT                                 0x01
UMASK_TX_MEM_ABORT_CAPACITY_WRITE                           0x02
UMASK_TX_MEM_ABORT_CAPACITY_READ                            0x80

EVENT_DSB2MITE_SWITCHES                 0x61 PMC
UMASK_DSB2MITE_SWITCHES_PENALTY_CYCLES  0x02

EVENT_INST_DECODED_DECODERS             0x75 PMC
UMASK_INST_DECODED_DECODERS             0x01

EVENT_UOPS_DECODED_DEC0_UOPS            0x76 PMC
UMASK_UOPS_DECODED_DEC0_UOPS            0x01

EVENT_IDQ                               0x79 PMC
UMASK_IDQ_MITE_UOPS                     0x04
DEFAULT_OPTIONS_IDQ_MITE_CYCLES_ANY EVENT_OPTION_THRESHOLD=0x1
UMASK_IDQ_MITE_CYCLES_ANY               0x04
DEFAULT_OPTIONS_IDQ_MITE_CYCLES_OK EVENT_OPTION_THRESHOLD=0x6
UMASK_IDQ_MITE_CYCLES_OK                0x04
UMASK_IDQ_DSB_UOPS                      0x08
DEFAULT_OPTIONS_IDQ_DSB_CYCLES_ANY EVENT_OPTION_THRESHOLD=0x1
UMASK_IDQ_DSB_CYCLES_ANY                0x08
DEFAULT_OPTIONS_IDQ_DSB_CYCLES_OK EVENT_OPTION_THRESHOLD=0x6
UMASK_IDQ_DSB_CYCLES_OK                 0x08
UMASK_IDQ_MS_UOPS                       0x20
DEFAULT_OPTIONS_IDQ_MS_CYCLES_ANY EVENT_OPTION_THRESHOLD=0x1
UMASK_IDQ_MS_CYCLES_ANY                 0x20
DEFAULT_OPTIONS_IDQ_MS_CYCLES_ANY EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=0x1
UMASK_IDQ_MS_SWITCHES                   0x20

EVENT_ICACHE_DATA                       0x80 PMC
UMASK_ICACHE_DATA_STALLS                0x04

EVENT_ICACHE_TAG                        0x83 PMC
UMASK_ICACHE_TAG_STALLS                 0x04

EVENT_DECODE_LCP                        0x87 PMC
UMASK_DECODE_LCP                        0x01

EVENT_IDQ_UOPS_NOT_DELIVERED            0x9C PMC
UMASK_IDQ_UOPS_NOT_DELIVERED_CORE       0x01
DEFAULT_OPTIONS_IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE EVENT_OPTION_THRESHOLD=0x6
UMASK_IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE 0x01
DEFAULT_OPTIONS_IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=0x1
UMASK_IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK 0x01

EVENT_RESOURCE_STALLS                   0xA2 PMC
UMASK_RESOURCE_STALLS_SCOREBOARD        0x02
UMASK_RESOURCE_STALLS_SB                0x08

EVENT_CYCLE_ACTIVITY                    0xA3 PMC
DEFAULT_OPTIONS_CYCLE_ACTIVITY_CYCLES_L1D_MISS EVENT_OPTION_THRESHOLD=0x8
UMASK_CYCLE_ACTIVITY_CYCLES_L1D_MISS    0x08
DEFAULT_OPTIONS_CYCLE_ACTIVITY_CYCLES_L2_MISS EVENT_OPTION_THRESHOLD=0x1
UMASK_CYCLE_ACTIVITY_CYCLES_L2_MISS     0x01
DEFAULT_OPTIONS_CYCLE_ACTIVITY_CYCLES_L3_MISS EVENT_OPTION_THRESHOLD=0x2
UMASK_CYCLE_ACTIVITY_CYCLES_L3_MISS     0x02
DEFAULT_OPTIONS_CYCLE_ACTIVITY_CYCLES_MEM_ANY EVENT_OPTION_THRESHOLD=0x10
UMASK_CYCLE_ACTIVITY_CYCLES_MEM_ANY     0x10
DEFAULT_OPTIONS_CYCLE_ACTIVITY_CYCLES_NO_EXECUTE EVENT_OPTION_THRESHOLD=0x04
UMASK_CYCLE_ACTIVITY_CYCLES_NO_EXECUTE  0x04
DEFAULT_OPTIONS_CYCLE_ACTIVITY_STALLS_TOTAL EVENT_OPTION_THRESHOLD=0x4
UMASK_CYCLE_ACTIVITY_STALLS_TOTAL       0x04
DEFAULT_OPTIONS_CYCLE_ACTIVITY_STALLS_L1D_MISS EVENT_OPTION_THRESHOLD=0xC
UMASK_CYCLE_ACTIVITY_STALLS_L1D_MISS    0x0C
DEFAULT_OPTIONS_CYCLE_ACTIVITY_STALLS_L2_MISS EVENT_OPTION_THRESHOLD=0x5
UMASK_CYCLE_ACTIVITY_STALLS_L2_MISS     0x05
DEFAULT_OPTIONS_CYCLE_ACTIVITY_STALLS_L3_MISS EVENT_OPTION_THRESHOLD=0x6
UMASK_CYCLE_ACTIVITY_STALLS_L3_MISS     0x06
#DEFAULT_OPTIONS_CYCLE_ACTIVITY_STALLS_MEM_ANY EVENT_OPTION_THRESHOLD=0x14
#UMASK_CYCLE_ACTIVITY_STALLS_MEM_ANY     0x14

EVENT_TOPDOWN                           0xA4 PMC
UMASK_TOPDOWN_SLOTS_P                   0x01
UMASK_TOPDOWN_BACKEND_BOUND_SLOTS       0x02
UMASK_TOPDOWN_BAD_SPEC_SLOTS            0x04
UMASK_TOPDOWN_BR_MISPREDICT_SLOTS       0x08
UMASK_TOPDOWN_MEMORY_BOUND_SLOTS        0x10

EVENT_RS_EMPTY_CYCLES                   0xA5 PMC
UMASK_RS_EMPTY_CYCLES                   0x07

EVENT_EXE_ACTIVITY                      0xA6 PMC
UMASK_EXE_ACTIVITY_1_PORTS_UTIL         0x02
UMASK_EXE_ACTIVITY_2_PORTS_UTIL         0x04
UMASK_EXE_ACTIVITY_3_PORTS_UTIL         0x08
UMASK_EXE_ACTIVITY_4_PORTS_UTIL         0x10
DEFAULT_OPTIONS_EXE_ACTIVITY_BOUND_ON_LOADS EVENT_OPTION_THRESHOLD=0x5
UMASK_EXE_ACTIVITY_BOUND_ON_LOADS       0x21
DEFAULT_OPTIONS_EXE_ACTIVITY_BOUND_ON_STORES EVENT_OPTION_THRESHOLD=0x2
UMASK_EXE_ACTIVITY_BOUND_ON_STORES      0x40

EVENT_LSD                               0xA8 PMC
UMASK_LSD_UOPS                          0x01
DEFAULT_OPTIONS_LSD_CYCLES_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_LSD_CYCLES_ACTIVE                 0x01
DEFAULT_OPTIONS_LSD_CYCLES_OK EVENT_OPTION_THRESHOLD=0x6
UMASK_LSD_CYCLES_OK                     0x01

EVENT_INT_MISC                          0xAD PMC
UMASK_INT_MISC_RECOVERY_CYCLES          0x01
UMASK_INT_MISC_UOP_DROPPING             0x10
UMASK_INT_MISC_MBA_STALLS               0x20
# Needs separate MSR 0x3F7 (content 0x7) and must be counted alone
#UMASK_INT_MISC_UNKNOWN_BRANCH_CYCLES    0x40
UMASK_INT_MISC_CLEAR_RESTEER_CYCLES     0x80

EVENT_UOPS_ISSUED_ANY                   0xAE PMC
UMASK_UOPS_ISSUED_ANY                   0x01

EVENT_ARITH                             0xB0 PMC
DEFAULT_OPTIONS_ARITH_FP_DIVIDER_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_FP_DIVIDER_ACTIVE           0x01
DEFAULT_OPTIONS_ARITH_FPDIV_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_FPDIV_ACTIVE                0x01
DEFAULT_OPTIONS_ARITH_INT_DIVIDER_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_INT_DIVIDER_ACTIVE          0x08
DEFAULT_OPTIONS_ARITH_IDIV_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_IDIV_ACTIVE                 0x08
DEFAULT_OPTIONS_ARITH_DIVIDER_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_DIVIDER_ACTIVE              0x09
DEFAULT_OPTIONS_ARITH_DIV_ACTIVE EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_DIV_ACTIVE                  0x09
# Added by Thomas Gruber to count instructions
DEFAULT_OPTIONS_ARITH_FPDIV_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=0x1
UMASK_ARITH_FPDIV_COUNT                 0x01
DEFAULT_OPTIONS_ARITH_IDIV_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=0x1
UMASK_ARITH_IDIV_COUNT                  0x08
DEFAULT_OPTIONS_ARITH_DIV_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=0x1
UMASK_ARITH_DIV_COUNT                   0x09

EVENT_UOPS_EXECUTED                         0xB1   PMC
UMASK_UOPS_EXECUTED_THREAD                  0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_STALL_CYCLES            0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_STALLS EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_STALLS                  0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_CYCLES_GE_1 EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_EXECUTED_CYCLES_GE_1             0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_CYCLES_GE_2 EVENT_OPTION_THRESHOLD=0x2
UMASK_UOPS_EXECUTED_CYCLES_GE_2             0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_CYCLES_GE_3 EVENT_OPTION_THRESHOLD=0x3
UMASK_UOPS_EXECUTED_CYCLES_GE_3             0x01
DEFAULT_OPTIONS_UOPS_EXECUTED_CYCLES_GE_4 EVENT_OPTION_THRESHOLD=0x4
UMASK_UOPS_EXECUTED_CYCLES_GE_4             0x01
UMASK_UOPS_EXECUTED_CORE                    0x02
#DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
#UMASK_UOPS_EXECUTED_CORE_STALL_CYCLES      0x02
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_CYCLES_GE_1 EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_EXECUTED_CORE_CYCLES_GE_1        0x02
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_CYCLES_GE_2 EVENT_OPTION_THRESHOLD=0x2
UMASK_UOPS_EXECUTED_CORE_CYCLES_GE_2        0x02
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_CYCLES_GE_3 EVENT_OPTION_THRESHOLD=0x3
UMASK_UOPS_EXECUTED_CORE_CYCLES_GE_3        0x02
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_CYCLES_GE_4 EVENT_OPTION_THRESHOLD=0x4
UMASK_UOPS_EXECUTED_CORE_CYCLES_GE_4        0x02
UMASK_UOPS_EXECUTED_X87                     0x10

EVENT_UOPS_DISPATCHED                   0xB2 PMC
UMASK_UOPS_DISPATCHED_PORT_PORT_0       0x01
UMASK_UOPS_DISPATCHED_PORT_PORT_1       0x02
UMASK_UOPS_DISPATCHED_PORT_PORT_2_3_10  0x04
UMASK_UOPS_DISPATCHED_PORT_PORT_4_9     0x10
UMASK_UOPS_DISPATCHED_PORT_PORT_5_11    0x20
UMASK_UOPS_DISPATCHED_PORT_PORT_6       0x40
UMASK_UOPS_DISPATCHED_PORT_PORT_7_8     0x80

EVENT_FP_ARITH_DISPATCHED               0xB3 PMC
UMASK_FP_ARITH_DISPATCHED_PORT_0        0x01
UMASK_FP_ARITH_DISPATCHED_PORT_1        0x02
UMASK_FP_ARITH_DISPATCHED_PORT_5        0x04

EVENT_EXE_AMX_BUSY                      0xB7 PMC
UMASK_EXE_AMX_BUSY                      0x02

EVENT_INST_RETIRED                      0xC0 PMC
UMASK_INST_RETIRED_ANY                  0x00
UMASK_INST_RETIRED_ANY_P                0x00
UMASK_INST_RETIRED_NOP                  0x02
UMASK_INST_RETIRED_REP_ITERATION        0x08
UMASK_INST_RETIRED_MACRO_FUSED          0x10

EVENT_ASSISTS                           0xC1 PMC
UMASK_ASSISTS_FP                        0x02
UMASK_ASSISTS_PAGE_FAULT                0x08
UMASK_ASSISTS_SSE_AVX_MIX               0x10
UMASK_ASSISTS_ANY                       0x1F

EVENT_UOPS_RETIRED                      0xC2 PMC
UMASK_UOPS_RETIRED_HEAVY                0x01
UMASK_UOPS_RETIRED_SLOTS                0x02
DEFAULT_OPTIONS_UOPS_RETIRED_STALL_CYCLES EVENT_OPTION_INVERT=0x1,EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_RETIRED_STALL_CYCLES         0x02
DEFAULT_OPTIONS_UOPS_RETIRED_STALLS EVENT_OPTION_INVERT=0x1,EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_RETIRED_STALLS               0x02
DEFAULT_OPTIONS_UOPS_RETIRED_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_RETIRED_CYCLES               0x02
# Has to be measured as only event. There is currently no logic for that in LIKWID
#UMASK_UOPS_RETIRED_MS                   0x04

EVENT_MACHINE_CLEARS                    0xC3 PMC
DEFAULT_OPTIONS_MACHINE_CLEARS_COUNT EVENT_OPTION_EDGE=0x1,EVENT_OPTION_THRESHOLD=0x1
UMASK_MACHINE_CLEARS_COUNT              0x01
UMASK_MACHINE_CLEARS_MEMORY_ORDERING    0x02
UMASK_MACHINE_CLEARS_SMC                0x04

EVENT_BR_INST_RETIRED                   0xC4 PMC
UMASK_BR_INST_RETIRED_ALL_BRANCHES      0x00
UMASK_BR_INST_RETIRED_COND_TAKEN        0x01
UMASK_BR_INST_RETIRED_NEAR_CALL         0x02
UMASK_BR_INST_RETIRED_NEAR_RETURN       0x08
UMASK_BR_INST_RETIRED_COND_NTAKEN       0x10
UMASK_BR_INST_RETIRED_COND              0x11
UMASK_BR_INST_RETIRED_NEAR_TAKEN        0x20
UMASK_BR_INST_RETIRED_FAR_BRANCH        0x40
UMASK_BR_INST_RETIRED_INDIRECT          0x80

EVENT_BR_MISP_RETIRED                   0xC5 PMC
UMASK_BR_MISP_RETIRED_ALL_BRANCHES      0x00
UMASK_BR_MISP_RETIRED_COND_TAKEN        0x01
UMASK_BR_MISP_RETIRED_INDIRECT_CALL     0x02
UMASK_BR_MISP_RETIRED_RET               0x08
UMASK_BR_MISP_RETIRED_COND_NTAKEN       0x10
UMASK_BR_MISP_RETIRED_COND              0x11
UMASK_BR_MISP_RETIRED_NEAR_TAKEN        0x20
UMASK_BR_MISP_RETIRED_INDIRECT          0x80


# Requires register 0x3F7 (assuming match0) and all must be taken as alone measurement
#EVENT_FRONTEND_RETIRED                  0xC6 PMC
#DEFAULT_OPTIONS_FRONTEND_RETIRED_DSB_MISS  EVENT_OPTION_MATCH0=0x11
#UMASK_FRONTEND_RETIRED_DSB_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_ITLB_MISS  EVENT_OPTION_MATCH0=0x14
#UMASK_FRONTEND_RETIRED_ITLB_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_L1I_MISS  EVENT_OPTION_MATCH0=0x12
#UMASK_FRONTEND_RETIRED_L1I_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_L2_MISS  EVENT_OPTION_MATCH0=0x13
#UMASK_FRONTEND_RETIRED_L2_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_STLB_MISS  EVENT_OPTION_MATCH0=0x15
#UMASK_FRONTEND_RETIRED_STLB_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_UNKNOWN_BRANCH  EVENT_OPTION_MATCH0=0x17
#UMASK_FRONTEND_RETIRED_UNKNOWN_BRANCH         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_MS_FLOWS  EVENT_OPTION_MATCH0=0x8
#UMASK_FRONTEND_RETIRED_MS_FLOWS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_ANY_DSB_MISS  EVENT_OPTION_MATCH0=0x1
#UMASK_FRONTEND_RETIRED_ANY_DSB_MISS         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_1  EVENT_OPTION_MATCH0=0x600106
#UMASK_FRONTEND_RETIRED_LATENCY_GE_1         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_2  EVENT_OPTION_MATCH0=0x600206
#UMASK_FRONTEND_RETIRED_LATENCY_GE_2         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1  EVENT_OPTION_MATCH0=0x100206
#UMASK_FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_4  EVENT_OPTION_MATCH0=0x600406
#UMASK_FRONTEND_RETIRED_LATENCY_GE_4         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_16  EVENT_OPTION_MATCH0=0x601006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_8         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_8  EVENT_OPTION_MATCH0=0x600806
#UMASK_FRONTEND_RETIRED_LATENCY_GE_16         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_32  EVENT_OPTION_MATCH0=0x602006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_32         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_64  EVENT_OPTION_MATCH0=0x604006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_64         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_128  EVENT_OPTION_MATCH0=0x608006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_128         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_256  EVENT_OPTION_MATCH0=0x610006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_256         0x01
#DEFAULT_OPTIONS_FRONTEND_RETIRED_LATENCY_GE_512  EVENT_OPTION_MATCH0=0x620006
#UMASK_FRONTEND_RETIRED_LATENCY_GE_512         0x01

EVENT_FP_ARITH_INST_RETIRED                     0xC7 PMC
#DESC_FP_ARITH_INST_RETIRED_SCALAR_DOUBLE "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_SCALAR_DOUBLE       0x01
#DESC_FP_ARITH_INST_RETIRED_SCALAR_SINGLE "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_SCALAR_SINGLE       0x02
#DESC_FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE  0x04
#DESC_FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE  0x08
#DESC_FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE  0x10
#DESC_FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE  "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE  0x20
#DESC_FP_ARITH_INST_RETIRED_512B_PACKED_DOUBLE "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_512B_PACKED_DOUBLE  0x40
#DESC_FP_ARITH_INST_RETIRED_512B_PACKED_SINGLE "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events."
UMASK_FP_ARITH_INST_RETIRED_512B_PACKED_SINGLE  0x80


EVENT_FP_ARITH_INST_RETIRED2                        0xCF PMC
UMASK_FP_ARITH_INST_RETIRED2_SCALAR_HALF            0x01
UMASK_FP_ARITH_INST_RETIRED2_COMPLEX_SCALAR_HALF    0x02
#DESC_FP_ARITH_INST_RETIRED2_SCALAR "Number of all Scalar Half-Precision FP arithmetic instructions(1) retired - regular and complex."
UMASK_FP_ARITH_INST_RETIRED2_SCALAR                 0x03
UMASK_FP_ARITH_INST_RETIRED2_128B_PACKED_HALF       0x04
UMASK_FP_ARITH_INST_RETIRED2_256B_PACKED_HALF       0x08
UMASK_FP_ARITH_INST_RETIRED2_512B_PACKED_HALF       0x10
#DESC_FP_ARITH_INST_RETIRED2_VECTOR "Number of all Vector (also called packed) Half-Precision FP arithmetic instructions(1) retired."
UMASK_FP_ARITH_INST_RETIRED2_VECTOR                 0x1C

EVENT_RTM_RETIRED                       0xC9 PMC
UMASK_RTM_RETIRED_START                 0x01
UMASK_RTM_RETIRED_COMMIT                0x02
UMASK_RTM_RETIRED_ABORTED               0x04
UMASK_RTM_RETIRED_ABORTED_MEM           0x08
UMASK_RTM_RETIRED_ABORTED_UNFRIENDLY    0x20
UMASK_RTM_RETIRED_ABORTED_MEMTYPE       0x40
UMASK_RTM_RETIRED_ABORTED_EVENTS        0x80

EVENT_MISC_RETIRED                      0xCC PMC
UMASK_MISC_RETIRED_LBR_INSERTS          0x20

# Register 0x3F6 and partly "TakenAlone"
# MEM_TRANS_RETIRED 0xCD

EVENT_AMX_OPS_RETIRED                   0xCE PMC
UMASK_AMX_OPS_RETIRED_INT8              0x01
UMASK_AMX_OPS_RETIRED_BF16              0x02

EVENT_MEM_INST_RETIRED                  0xD0 PMC
UMASK_MEM_INST_RETIRED_STLB_MISS_LOADS  0x11
UMASK_MEM_INST_RETIRED_STLB_MISS_STORES 0x12
UMASK_MEM_INST_RETIRED_LOCK_LOADS       0x21
UMASK_MEM_INST_RETIRED_SPLIT_LOADS      0x41
UMASK_MEM_INST_RETIRED_SPLIT_STORES     0x42
UMASK_MEM_INST_RETIRED_ALL_LOADS        0x81
UMASK_MEM_INST_RETIRED_ALL_STORES       0x82
UMASK_MEM_INST_RETIRED_ALL              0x83

EVENT_MEM_LOAD_RETIRED                  0xD1 PMC
UMASK_MEM_LOAD_RETIRED_L1_HIT           0x01
UMASK_MEM_LOAD_RETIRED_L2_HIT           0x02
UMASK_MEM_LOAD_RETIRED_L3_HIT           0x04
UMASK_MEM_LOAD_RETIRED_L1_MISS          0x08
UMASK_MEM_LOAD_RETIRED_L2_MISS          0x10
UMASK_MEM_LOAD_RETIRED_L3_MISS          0x20
UMASK_MEM_LOAD_RETIRED_FB_HIT           0x40
UMASK_MEM_LOAD_RETIRED_LOCAL_PMM        0x80

EVENT_MEM_LOAD_L3_HIT_RETIRED               0xD2 PMC
UMASK_MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS     0x01
UMASK_MEM_LOAD_L3_HIT_RETIRED_XSNP_NO_FWD   0x02
UMASK_MEM_LOAD_L3_HIT_RETIRED_XSNP_FWD      0x04
UMASK_MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE     0x08

EVENT_MEM_LOAD_L3_MISS_RETIRED              0xD3 PMC
UMASK_MEM_LOAD_L3_MISS_RETIRED_LOCAL_DRAM   0x01
UMASK_MEM_LOAD_L3_MISS_RETIRED_REMOTE_DRAM  0x02
UMASK_MEM_LOAD_L3_MISS_RETIRED_REMOTE_HITM  0x04
UMASK_MEM_LOAD_L3_MISS_RETIRED_REMOTE_FWD   0x08
UMASK_MEM_LOAD_L3_MISS_RETIRED_REMOTE_PMM   0x10

EVENT_MEM_LOAD_MISC_RETIRED     0xD4 PMC
UMASK_MEM_LOAD_MISC_RETIRED_UC  0x04

EVENT_MISC2_RETIRED_LFENCE      0xE0 PMC
UMASK_MISC2_RETIRED_LFENCE      0x20

EVENT_MEM_UOP_RETIRED_ANY       0xE5 PMC
UMASK_MEM_UOP_RETIRED_ANY       0x03

EVENT_INT_VEC_RETIRED           0xE7 PMC
#DESC_INT_VEC_RETIRED_ADD_128 "Number of retired integer ADD/SUB (regular or horizontal), SAD 128-bit vector instructions."
UMASK_INT_VEC_RETIRED_ADD_128   0x03
#DESC_INT_VEC_RETIRED_ADD_256 "Number of retired integer ADD/SUB (regular or horizontal), SAD 256-bit vector instructions."
UMASK_INT_VEC_RETIRED_ADD_256   0x0C
UMASK_INT_VEC_RETIRED_VNNI_128  0x10
UMASK_INT_VEC_RETIRED_VNNI_256  0x20
UMASK_INT_VEC_RETIRED_SHUFFLES  0x40
UMASK_INT_VEC_RETIRED_MUL_256   0x80
UMASK_INT_VEC_RETIRED_128BIT    0x13
UMASK_INT_VEC_RETIRED_256BIT    0xAC

EVENT_CPU_CLK_UNHALTED              0xEC PMC
UMASK_CPU_CLK_UNHALTED_DISTRIBUTED  0x02
UMASK_CPU_CLK_UNHALTED_C01          0x10
UMASK_CPU_CLK_UNHALTED_C02          0x20
UMASK_CPU_CLK_UNHALTED_PAUSE        0x40
DEFAULT_OPTIONS_CPU_CLK_UNHALTED_PAUSE_INST EVENT_OPTION_EDGE=0x1,EVENT_OPTION_THRESHOLD=0x1
UMASK_CPU_CLK_UNHALTED_PAUSE_INST   0x40
UMASK_CPU_CLK_UNHALTED_C0_WAIT      0x70


EVENT_OFFCORE_RESPONSE_0                            0x2A PMC
OPTIONS_OFFCORE_RESPONSE_0_OPTIONS                  EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_MATCH1_MASK
UMASK_OFFCORE_RESPONSE_0_OPTIONS                    0x01 0xFF 0xFF

EVENT_OFFCORE_RESPONSE_1                            0x2B PMC
OPTIONS_OFFCORE_RESPONSE_1_OPTIONS                  EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_MATCH1_MASK
UMASK_OFFCORE_RESPONSE_1_OPTIONS                    0x01 0xFF 0xFF



# Uncore events based on version 1.15 of sapphirerapids_uncore_experimental.json
#######################################################
#              UBOX == UBOX                           #
#######################################################
EVENT_EVENT_MSG                         0x42 UBOX
UMASK_EVENT_MSG_VLW_RCVD                0x01
UMASK_EVENT_MSG_MSI_RCVD                0x02
UMASK_EVENT_MSG_IPI_RCVD                0x04
UMASK_EVENT_MSG_DOORBELL_RCVD           0x08
UMASK_EVENT_MSG_INT_PRIO                0x10

EVENT_PHOLD_CYCLES_ASSERT_TO_ACK        0x45 UBOX
UMASK_PHOLD_CYCLES_ASSERT_TO_ACK        0x01

EVENT_RACU_REQUESTS                     0x48 UBOX
UMASK_RACU_REQUESTS                     0x00

EVENT_RACU_DRNG                         0x4C UBOX
UMASK_RACU_DRNG_RDRAND                  0x01
UMASK_RACU_DRNG_RDSEED                  0x02
UMASK_RACU_DRNG_PFTCH_BUF_EMPTY         0x04

#######################################################
#              IRP == IRP                             #
#######################################################
EVENT_IRP_CLOCKTICKS                   0x01 IRP
UMASK_IRP_CLOCKTICKS                   0x00

EVENT_MISC1                             0x1F IRP
UMASK_MISC1_SLOW_I                      0x01
UMASK_MISC1_SLOW_S                      0x02
UMASK_MISC1_SLOW_E                      0x04
UMASK_MISC1_SLOW_M                      0x08
UMASK_MISC1_SEC_RCVD_INVLD              0x20
UMASK_MISC1_SEC_RCVD_VLD                0x40

EVENT_IRP_ALL                           0x20 IRP
UMASK_IRP_ALL_OUTBOUND_INSERTS          0x02
UMASK_IRP_ALL_EVICTS                    0x04

#######################################################
#              IIO == IIO                             #
#######################################################
EVENT_IIO_CLOCKTICKS                    0x01 IIO
UMASK_IIO_CLOCKTICKS                    0x00

EVENT_IIO_IOMMU0                        0x40 IIO0C0|IIO1C0|IIO2C0|IIO3C0|IIO4C0|IIO5C0|IIO6C0|IIO7C0|IIO8C0|IIO9C0|IIO10C0|IIO11C0|IIO12C0
UMASK_IIO_IOMMU0_MISSES                 0x20

EVENT_IIO_PWT_OCCUPANCY                 0x42 IIO
UMASK_IIO_PWT_OCCUPANCY                 0xFF

EVENT_IIO_DATA_REQ_OF_CPU                   0x83 IIO
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART0 EVENT_OPTION_MATCH0=0x00070010
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART0  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART1 EVENT_OPTION_MATCH0=0x00070020
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART1  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART2 EVENT_OPTION_MATCH0=0x00070040
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART2  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART3 EVENT_OPTION_MATCH0=0x00070080
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART3  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART4 EVENT_OPTION_MATCH0=0x00070100
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART4  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART5 EVENT_OPTION_MATCH0=0x00070200
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART5  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART6 EVENT_OPTION_MATCH0=0x00070400
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART6  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART7 EVENT_OPTION_MATCH0=0x00070800
UMASK_IIO_DATA_REQ_OF_CPU_PEER_WRITE_PART7  0x02

EVENT_IIO_DATA_REQ_BY_CPU                   0xC2 IIO
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART0 EVENT_OPTION_MATCH0=0x00070010
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART0  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART1 EVENT_OPTION_MATCH0=0x00070020
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART1  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART2 EVENT_OPTION_MATCH0=0x00070040
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART2  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART3 EVENT_OPTION_MATCH0=0x00070080
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART3  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART4 EVENT_OPTION_MATCH0=0x00070100
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART4  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART5 EVENT_OPTION_MATCH0=0x00070200
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART5  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART6 EVENT_OPTION_MATCH0=0x00070400
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART6  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART7 EVENT_OPTION_MATCH0=0x00070800
UMASK_IIO_DATA_REQ_BY_CPU_PEER_WRITE_PART7  0x02
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART0 EVENT_OPTION_MATCH0=0x00070010
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART0   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART1 EVENT_OPTION_MATCH0=0x00070020
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART1   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART2 EVENT_OPTION_MATCH0=0x00070040
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART2   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART3 EVENT_OPTION_MATCH0=0x00070080
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART3   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART4 EVENT_OPTION_MATCH0=0x00070100
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART4   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART5 EVENT_OPTION_MATCH0=0x00070200
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART5   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART6 EVENT_OPTION_MATCH0=0x00070400
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART6   0x08
DEFAULT_OPTIONS_IIO_DATA_REQ_BY_CPU_PEER_READ_PART7 EVENT_OPTION_MATCH0=0x00070800
UMASK_IIO_DATA_REQ_BY_CPU_PEER_READ_PART7   0x08

#######################################################
#              CBOX == CHA                            #
#######################################################
EVENT_CBOX_CLOCKTICKS                   0x01 CBOX
UMASK_CBOX_CLOCKTICKS                   0x00

EVENT_CHA_REQUESTS                      0x50 CBOX
UMASK_CHA_REQUESTS_READS_LOCAL          0x01
UMASK_CHA_REQUESTS_READS_REMOTE         0x02
UMASK_CHA_REQUESTS_READS                0x03
UMASK_CHA_REQUESTS_WRITES_LOCAL         0x04
UMASK_CHA_REQUESTS_WRITES_REMOTE        0x08
UMASK_CHA_REQUESTS_WRITES               0x0C
UMASK_CHA_REQUESTS_INVITOE              0x30

EVENT_DIR_UPDATE                        0x54 CBOX
UMASK_DIR_UPDATE_HA                     0x01
UMASK_DIR_UPDATE_TOR                    0x02

OPTIONS_TOR_INSERTS                                     EVENT_OPTION_MATCH0_MASK
EVENT_TOR_INSERTS                                       0x35 CBOX
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_CRD                 EVENT_OPTION_MATCH0=0xC80FFE
UMASK_TOR_INSERTS_IA_MISS_CRD                           0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD                 EVENT_OPTION_MATCH0=0xC817FE
UMASK_TOR_INSERTS_IA_MISS_DRD                           0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_LOCAL           EVENT_OPTION_MATCH0=0xC816FE
UMASK_TOR_INSERTS_IA_MISS_DRD_LOCAL                     0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_REMOTE          EVENT_OPTION_MATCH0=0xC8177E
UMASK_TOR_INSERTS_IA_MISS_DRD_REMOTE                    0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_PREF            EVENT_OPTION_MATCH0=0xC897FE
UMASK_TOR_INSERTS_IA_MISS_DRD_PREF                      0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_PREF_LOCAL      EVENT_OPTION_MATCH0=0xC896FE
UMASK_TOR_INSERTS_IA_MISS_DRD_PREF_LOCAL                0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_PREF_REMOTE     EVENT_OPTION_MATCH0=0xC8977E
UMASK_TOR_INSERTS_IA_MISS_DRD_PREF_REMOTE               0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_PMM             EVENT_OPTION_MATCH0=0xC8178A
UMASK_TOR_INSERTS_IA_MISS_DRD_PMM                       0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_DRD_DDR             EVENT_OPTION_MATCH0=0xC81786
UMASK_TOR_INSERTS_IA_MISS_DRD_DDR                       0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_LLCPREFDATA              EVENT_OPTION_MATCH0=0xCCD7FF
UMASK_TOR_INSERTS_IA_LLCPREFDATA                        0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_HIT_LLCPREFDATA          EVENT_OPTION_MATCH0=0xCCD7FD
UMASK_TOR_INSERTS_IA_HIT_LLCPREFDATA                    0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_MISS_LLCPREFDATA         EVENT_OPTION_MATCH0=0xCCD7FE
UMASK_TOR_INSERTS_IA_MISS_LLCPREFDATA                   0x01
DEFAULT_OPTIONS_TOR_INSERTS_IA_ITOM                     EVENT_OPTION_MATCH0=0xCC47FF
UMASK_TOR_INSERTS_IA_ITOM                               0x01

DEFAULT_OPTIONS_TOR_INSERTS_IO_ITOM                     EVENT_OPTION_MATCH0=0xCC43FF
UMASK_TOR_INSERTS_IO_ITOM                               0x04
DEFAULT_OPTIONS_TOR_INSERTS_IO_PCIRDCUR                 EVENT_OPTION_MATCH0=0xC8F3FF
UMASK_TOR_INSERTS_IO_PCIRDCUR                           0x04
DEFAULT_OPTIONS_TOR_INSERTS_IO_ITOMCACHENEAR            EVENT_OPTION_MATCH0=0xCD43FF
UMASK_TOR_INSERTS_IO_ITOMCACHENEAR                      0x04

EVENT_TOR_OCCUPANCY                                     0x35 CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0|CBOX24C0|CBOX25C0|CBOX26C0|CBOX27C0|CBOX28C0|CBOX29C0|CBOX30C0|CBOX31C0|CBOX32C0|CBOX33C0|CBOX34C0|CBOX35C0|CBOX36C0|CBOX37C0|CBOX38C0|CBOX39C0|CBOX40C0|CBOX41C0|CBOX42C0|CBOX43C0|CBOX44C0|CBOX45C0|CBOX46C0|CBOX47C0|CBOX48C0|CBOX49C0|CBOX50C0|CBOX51C0|CBOX52C0|CBOX53C0|CBOX54C0|CBOX55C0
OPTIONS_TOR_OCCUPANCY                                   EVENT_OPTION_MATCH0_MASK
DEFAULT_OPTIONS_TOR_OCCUPANCY_IA_MISS_DRD               EVENT_OPTION_MATCH0=0xC817FE
UMASK_TOR_OCCUPANCY_IA_MISS_DRD                         0x01
DEFAULT_OPTIONS_TOR_OCCUPANCY_IA_MISS_DRD_LOCAL         EVENT_OPTION_MATCH0=0xC816FE
UMASK_TOR_OCCUPANCY_IA_MISS_DRD_LOCAL                   0x01
DEFAULT_OPTIONS_TOR_OCCUPANCY_IA_MISS_DRD_REMOTE        EVENT_OPTION_MATCH0=0xC8177E
UMASK_TOR_OCCUPANCY_IA_MISS_DRD_REMOTE                  0x01
DEFAULT_OPTIONS_TOR_OCCUPANCY_IA_MISS_DRD_PMM           EVENT_OPTION_MATCH0=0xC8178A
UMASK_TOR_OCCUPANCY_IA_MISS_DRD_PMM                     0x01
DEFAULT_OPTIONS_TOR_OCCUPANCY_IA_MISS_DRD_DDR           EVENT_OPTION_MATCH0=0xC81786
UMASK_TOR_OCCUPANCY_IA_MISS_DRD_DDR                     0x01


#######################################################
#         MBOX == iMC & HBM == HBM                    #
#######################################################

EVENT_MBOX_CLOCKTICKS                   0x01 MBOX|HBM
UMASK_MBOX_CLOCKTICKS_DCLK              0x00
UMASK_MBOX_CLOCKTICKS_HCLK              0x01

EVENT_CAS_COUNT                         0x05 MBOX|HBM
UMASK_CAS_COUNT_RD_REG                  0xC1
UMASK_CAS_COUNT_RD_UNDERFILL            0xC4
UMASK_CAS_COUNT_RD_PRE_REG              0xC2
UMASK_CAS_COUNT_RD_UNDERFILL            0xCC
UMASK_CAS_COUNT_RD_PRE_UNDERFILL        0xC8
UMASK_CAS_COUNT_WR_PRE                  0xE0
UMASK_CAS_COUNT_RD                      0xCF
UMASK_CAS_COUNT_WR                      0xF0
UMASK_CAS_COUNT_ALL                     0xFF

EVENT_RDB_INSERTS                       0x17 MBOX
UMASK_RDB_INSERTS                       0x03

EVENT_RDB_NOT_EMPTY                     0x18 MBOX
UMASK_RDB_NOT_EMPTY                     0x03

# Use the umask to filter
EVENT_RDB_FULL                          0x19 MBOX
OPTIONS_RDB_FULL                        EVENT_OPTION_GENERIC_UMASK_MASK
#DESC_RDB_FULL "Counts the number of cycles where the read buffer has greater than UMASK elements.  This includes reads to both DDR and PMEM.  NOTE: Umask must be set to the maximum number of elements in the queue (24 entries for SPR)."
UMASK_RDB_FULL                          0x00

EVENT_RDB_OCCUPANCY                     0x1A MBOX
UMASK_RDB_OCCUPANCY                     0x00

EVENT_POWER_SELF_REFRESH                0x43 MBOX
UMASK_POWER_SELF_REFRESH                0x00

EVENT_DRAM_PRE_ALL                      0x44 MBOX
UMASK_DRAM_PRE_ALL                      0x03

EVENT_POWER_CKE_CYCLES                  0x47 MBOX
UMASK_POWER_CKE_CYCLES_LOW_0            0x01
UMASK_POWER_CKE_CYCLES_LOW_1            0x02
UMASK_POWER_CKE_CYCLES_LOW_2            0x04
UMASK_POWER_CKE_CYCLES_LOW_3            0x08

EVENT_POWER_CHANNEL_PPD                 0x85 MBOX
UMASK_POWER_CHANNEL_PPD                 0x00

EVENT_POWER_CRIT_THROTTLE_CYCLES        0x86 MBOX
UMASK_POWER_CRIT_THROTTLE_CYCLES_SLOT0  0x01
UMASK_POWER_CRIT_THROTTLE_CYCLES_SLOT1  0x02

EVENT_PCLS                              0xA0 MBOX
UMASK_PCLS_RD                           0x05
UMASK_PCLS_WR                           0x0A
UMASK_PCLS_TOTAL                        0x0F

EVENT_SB_CYCLES_NE                      0xD0 MBOX
UMASK_SB_CYCLES_NE                      0x00

EVENT_SB_CYCLES_FULL                    0xD1 MBOX
UMASK_SB_CYCLES_FULL                    0x00

EVENT_SB_ACCESSES                       0xD2 MBOX
UMASK_SB_ACCESSES_RD_ACCEPTS            0x01
UMASK_SB_ACCESSES_WR_ACCEPTS            0x04
UMASK_SB_ACCESSES_ACCEPTS               0x05
UMASK_SB_ACCESSES_RD_REJECTS            0x02
UMASK_SB_ACCESSES_WR_REJECTS            0x08
UMASK_SB_ACCESSES_REJECTS               0x0A
UMASK_SB_ACCESSES_NM_RD_CMPS            0x10
UMASK_SB_ACCESSES_NM_WR_CMPS            0x20
UMASK_SB_ACCESSES_FM_RD_CMPS            0x40
UMASK_SB_ACCESSES_FM_WR_CMPS            0x80

EVENT_SB_REJECT                         0xD4 MBOX
UMASK_SB_REJECT_NM_SET_CNFLT            0x01
UMASK_SB_REJECT_FM_ADDR_CNFLT           0x02
UMASK_SB_REJECT_PATROL_SET_CNFLT        0x04
UMASK_SB_REJECT_CANARY                  0x08
UMASK_SB_REJECT_DDR_EARLY_CMP           0x20

EVENT_SB_OCCUPANCY                      0xD5 MBOX
UMASK_SB_OCCUPANCY_RDS                  0x01
UMASK_SB_OCCUPANCY_BLOCK_RDS            0x20
UMASK_SB_OCCUPANCY_BLOCK_WRS            0x40

EVENT_SB_INSERTS                        0xD6 MBOX
UMASK_SB_INSERTS_RDS                    0x01
UMASK_SB_INSERTS_WRS                    0x02
UMASK_SB_INSERTS_BLOCK_RDS              0x10
UMASK_SB_INSERTS_BLOCK_WRS              0x20

EVENT_SB_CANARY                         0xD9 MBOX
UMASK_SB_CANARY_ALLOC                   0x01
UMASK_SB_CANARY_DEALLOC                 0x02
UMASK_SB_CANARY_VLD                     0x04

EVENT_SB_PREF_INSERTS_ALL               0xDA MBOX
UMASK_SB_PREF_INSERTS_ALL               0x01

EVENT_SB_PREF_OCCUPANCY_ALL             0xDB MBOX
UMASK_SB_PREF_OCCUPANCY_ALL             0x01

EVENT_SB_TAGGED                         0xDD MBOX
UMASK_SB_TAGGED_NEW                     0x01
UMASK_SB_TAGGED_RD_HIT                  0x02
UMASK_SB_TAGGED_RD_MISS                 0x04
UMASK_SB_TAGGED_DDR4_CMP                0x08
UMASK_SB_TAGGED_OCC                     0x80


#######################################################
#              iMC & HBM (fixed counters)             #
#######################################################

EVENT_MBOX_CLOCKTICKS_DCLK                   0x00 MBOX0FIX|MBOX1FIX|MBOX2FIX|MBOX3FIX|MBOX4FIX|MBOX5FIX|MBOX6FIX|MBOX7FIX
UMASK_MBOX_CLOCKTICKS_DCLK                   0x00

#######################################################
#                   MDF == MDF                        #
#######################################################

EVENT_MDF_CLOCKTICKS                   0x01 MDF
UMASK_MDF_CLOCKTICKS                   0x00


#######################################################
#                   M2M == M2M                        #
#######################################################

EVENT_M2M_CLOCKTICKS                    0x01 M2M
UMASK_M2M_CLOCKTICKS                    0x00

EVENT_RXC_AD_INSERTS                    0x02 M2M
UMASK_RXC_AD_INSERTS                    0x01

EVENT_RXC_AD_OCCUPANCY                  0x03 M2M
UMASK_RXC_AD_OCCUPANCY                  0x00

EVENT_DIRECT2CORE_NOT_TAKEN_DIRSTATE    0x17 M2M
UMASK_DIRECT2CORE_NOT_TAKEN_DIRSTATE    0x07

EVENT_DIRECT2CORE_NOT_TAKEN_NOTFORKED   0x4A M2M
UMASK_DIRECT2CORE_NOT_TAKEN_NOTFORKED   0x00

EVENT_DIRECT2CORE_TXN_OVERRIDE          0x18 M2M
UMASK_DIRECT2CORE_TXN_OVERRIDE          0x03

EVENT_DIRECT2UPI_TAKEN                  0x19 M2M
UMASK_DIRECT2UPI_TAKEN                  0x07

EVENT_DIRECT2UPI_NOT_TAKEN_DIRSTATE     0x1A M2M
UMASK_DIRECT2UPI_NOT_TAKEN_DIRSTATE     0x07

EVENT_DIRECT2UPI_NOT_TAKEN_CREDITS      0x1B M2M
UMASK_DIRECT2UPI_NOT_TAKEN_CREDITS      0x07

EVENT_DIRECT2UPI_TXN_OVERRIDE           0x1C M2M
UMASK_DIRECT2UPI_TXN_OVERRIDE           0x03

EVENT_DIRECTORY_HIT                     0x1D M2M
UMASK_DIRECTORY_HIT_DIRTY_I             0x01
UMASK_DIRECTORY_HIT_DIRTY_S             0x02
UMASK_DIRECTORY_HIT_DIRTY_P             0x04
UMASK_DIRECTORY_HIT_DIRTY_A             0x08
UMASK_DIRECTORY_HIT_CLEAN_I             0x10
UMASK_DIRECTORY_HIT_CLEAN_S             0x20
UMASK_DIRECTORY_HIT_CLEAN_P             0x40
UMASK_DIRECTORY_HIT_CLEAN_A             0x80

EVENT_DIRECTORY_MISS                    0x1E M2M
UMASK_DIRECTORY_MISS_DIRTY_I            0x01
UMASK_DIRECTORY_MISS_DIRTY_S            0x02
UMASK_DIRECTORY_MISS_DIRTY_P            0x04
UMASK_DIRECTORY_MISS_DIRTY_A            0x08
UMASK_DIRECTORY_MISS_CLEAN_I            0x10
UMASK_DIRECTORY_MISS_CLEAN_S            0x20
UMASK_DIRECTORY_MISS_CLEAN_P            0x40
UMASK_DIRECTORY_MISS_CLEAN_A            0x80

EVENT_DIRECTORY_UPDATE                  0x21 M2M
OPTIONS_DIRECTORY_UPDATE                EVENT_OPTION_MATCH0_MASK
DEFAULT_OPTIONS_DIRECTORY_UPDATE_A2I    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_A2I              0x20
DEFAULT_OPTIONS_DIRECTORY_UPDATE_A2S    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_A2S              0x40
DEFAULT_OPTIONS_DIRECTORY_UPDATE_I2A    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_I2A              0x04
DEFAULT_OPTIONS_DIRECTORY_UPDATE_I2S    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_I2S              0x02
DEFAULT_OPTIONS_DIRECTORY_UPDATE_S2A    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_S2A              0x10
DEFAULT_OPTIONS_DIRECTORY_UPDATE_S2I    EVENT_OPTION_MATCH0=0x03
UMASK_DIRECTORY_UPDATE_S2I              0x08

EVENT_IMC_READS                         0x24 M2M
OPTIONS_IMC_READS                       EVENT_OPTION_MATCH0_MASK
DEFAULT_OPTIONS_IMC_READS_CH0_TO_NM1LM  EVENT_OPTION_MATCH0=0x01
UMASK_IMC_READS_CH0_TO_NM1LM            0x08
DEFAULT_OPTIONS_IMC_READS_CH0_TO_NMCACHE  EVENT_OPTION_MATCH0=0x01
UMASK_IMC_READS_CH0_TO_NMCACHE          0x10
DEFAULT_OPTIONS_IMC_READS_CH1_TO_NM1LM  EVENT_OPTION_MATCH0=0x02
UMASK_IMC_READS_CH1_TO_NM1LM            0x08
DEFAULT_OPTIONS_IMC_READS_CH1_TO_NMCACHE  EVENT_OPTION_MATCH0=0x02
UMASK_IMC_READS_CH1_TO_NMCACHE          0x10
DEFAULT_OPTIONS_IMC_READS_TO_NM1LM      EVENT_OPTION_MATCH0=0x03
UMASK_IMC_READS_TO_NM1LM                0x08
DEFAULT_OPTIONS_IMC_READS_TO_NMCACHE    EVENT_OPTION_MATCH0=0x03
UMASK_IMC_READS_TO_NMCACHE              0x10
DEFAULT_OPTIONS_IMC_READS_ALL           EVENT_OPTION_MATCH0=0x03
UMASK_IMC_READS_ALL                     0x04
DEFAULT_OPTIONS_IMC_READS_NORMAL        EVENT_OPTION_MATCH0=0x03
UMASK_IMC_READS_NORMAL                  0x01

EVENT_IMC_WRITES                        0x25 M2M
OPTIONS_IMC_WRITES                      EVENT_OPTION_MATCH0_MASK
DEFAULT_OPTIONS_IMC_WRITES_NI           EVENT_OPTION_MATCH0=0x1A
UMASK_IMC_WRITES_NI                     0x00
DEFAULT_OPTIONS_IMC_WRITES_CH0_NI       EVENT_OPTION_MATCH0=0x0A
UMASK_IMC_WRITES_CH0_NI                 0x00
DEFAULT_OPTIONS_IMC_WRITES_CH1_NI       EVENT_OPTION_MATCH0=0x12
UMASK_IMC_WRITES_CH1_NI                 0x00
DEFAULT_OPTIONS_IMC_WRITES_ALL          EVENT_OPTION_MATCH0=0x18
UMASK_IMC_WRITES_ALL                    0x10
DEFAULT_OPTIONS_IMC_WRITES_FULL         EVENT_OPTION_MATCH0=0x18
UMASK_IMC_WRITES_FULL                   0x01
DEFAULT_OPTIONS_IMC_WRITES_PARTIAL      EVENT_OPTION_MATCH0=0x18
UMASK_IMC_WRITES_PARTIAL                0x02

EVENT_TGR_AD_CREDITS                    0x2E M2M
UMASK_TGR_AD_CREDITS                    0x00

EVENT_TGR_BL_CREDITS                    0x2F M2M
UMASK_TGR_BL_CREDITS                    0x00

EVENT_TRACKER_INSERTS                   0x32 M2M
OPTIONS_TRACKER_INSERTS                 EVENT_OPTION_MATCH0_MASK
DEFAULT_OPTIONS_TRACKER_INSERTS_CH0     EVENT_OPTION_MATCH0=0x01
UMASK_TRACKER_INSERTS_CH0               0x04
DEFAULT_OPTIONS_TRACKER_INSERTS_CH1     EVENT_OPTION_MATCH0=0x02
UMASK_TRACKER_INSERTS_CH1               0x04
# Added by T. Gruber
DEFAULT_OPTIONS_TRACKER_INSERTS_ANY     EVENT_OPTION_MATCH0=0x03
UMASK_TRACKER_INSERTS_ANY               0x04

EVENT_TRACKER_OCCUPANCY                 0x33 M2M
UMASK_TRACKER_OCCUPANCY_CH0             0x01
UMASK_TRACKER_OCCUPANCY_CH1             0x02
# Added by T. Gruber
UMASK_TRACKER_OCCUPANCY_ANY             0x03

EVENT_WR_TRACKER_NE                     0x34 M2M
UMASK_WR_TRACKER_NE_CH0                 0x01
UMASK_WR_TRACKER_NE_CH1                 0x02
# Added by T. Gruber
UMASK_WR_TRACKER_NE_ANY                 0x03
UMASK_WR_TRACKER_NE_MIRR                0x04
UMASK_WR_TRACKER_NE_MIRR_NONTGR         0x08
UMASK_WR_TRACKER_NE_MIRR_PWR            0x10

EVENT_WPQ_NO_REG_CRD                    0x37 M2M
UMASK_WPQ_NO_REG_CRD_CHN0               0x01
UMASK_WPQ_NO_REG_CRD_CHN1               0x02
# Added by T. Gruber
UMASK_WPQ_NO_REG_CRD_ANY                0x03
# Added by T. Gruber
UMASK_WPQ_NO_REG_CRD_CH0                0x01
# Added by T. Gruber
UMASK_WPQ_NO_REG_CRD_CH1                0x02

EVENT_WPQ_NO_SPEC_CRD                   0x38 M2M
UMASK_WPQ_NO_SPEC_CRD_CHN0              0x01
UMASK_WPQ_NO_SPEC_CRD_CHN1              0x02
# Added by T. Gruber
UMASK_WPQ_NO_SPEC_CRD_ANY               0x03
# Added by T. Gruber
UMASK_WPQ_NO_SPEC_CRD_CH0               0x01
# Added by T. Gruber
UMASK_WPQ_NO_SPEC_CRD_CH1               0x02

EVENT_WR_TRACKER_INSERTS                0x40 M2M
UMASK_WR_TRACKER_INSERTS_CH0            0x01
UMASK_WR_TRACKER_INSERTS_CH1            0x02
# Added by T. Gruber
UMASK_WR_TRACKER_INSERTS_ANY            0x03

EVENT_WPQ_FLUSH                         0x42 M2M
UMASK_WPQ_FLUSH_CH0                     0x01
UMASK_WPQ_FLUSH_CH1                     0x02
# Added by T. Gruber
UMASK_WPQ_FLUSH_ANY                     0x03

EVENT_WR_TRACKER_POSTED_OCCUPANCY       0x47 M2M
UMASK_WR_TRACKER_POSTED_OCCUPANCY_CH0   0x01
UMASK_WR_TRACKER_POSTED_OCCUPANCY_CH1   0x02
# Added by T. Gruber
UMASK_WR_TRACKER_POSTED_OCCUPANCY_ANY   0x03

EVENT_WR_TRACKER_POSTED_INSERTS         0x48 M2M
UMASK_WR_TRACKER_POSTED_INSERTS_CH0     0x01
UMASK_WR_TRACKER_POSTED_INSERTS_CH1     0x02
# Added by T. Gruber
UMASK_WR_TRACKER_POSTED_INSERTS_ANY     0x03

EVENT_TAG_MISS                          0x4B M2M
UMASK_TAG_MISS                          0x03

EVENT_WR_TRACKER_NONPOSTED_OCCUPANCY       0x4C M2M
UMASK_WR_TRACKER_NONPOSTED_OCCUPANCY_CH0   0x01
UMASK_WR_TRACKER_NONPOSTED_OCCUPANCY_CH1   0x02
# Added by T. Gruber
UMASK_WR_TRACKER_NONPOSTED_OCCUPANCY_ANY   0x03

EVENT_WR_TRACKER_NONPOSTED_INSERTS         0x4D M2M
UMASK_WR_TRACKER_NONPOSTED_INSERTS_CH0     0x01
UMASK_WR_TRACKER_NONPOSTED_INSERTS_CH1     0x02
# Added by T. Gruber
UMASK_WR_TRACKER_NONPOSTED_INSERTS_ANY     0x03

EVENT_PREFCAM_OCCUPANCY                 0x54 M2M
UMASK_PREFCAM_OCCUPANCY_CH0             0x01
UMASK_PREFCAM_OCCUPANCY_CH1             0x02
# Added by T. Gruber
UMASK_PREFCAM_OCCUPANCY_ANY             0x03

EVENT_PREFCAM_INSERTS                   0x56 M2M
UMASK_PREFCAM_INSERTS_CH0_XPT           0x01
UMASK_PREFCAM_INSERTS_CH0_UPI           0x02
UMASK_PREFCAM_INSERTS_CH1_XPT           0x04
UMASK_PREFCAM_INSERTS_CH1_UPI           0x08
# Added by T. Gruber
UMASK_PREFCAM_INSERTS_CH0               0x03
# Added by T. Gruber
UMASK_PREFCAM_INSERTS_CH1               0x0C
# Added by T. Gruber
UMASK_PREFCAM_INSERTS_ANY_XPT           0x05
# Added by T. Gruber
UMASK_PREFCAM_INSERTS_ANY_UPI           0x0A
# Added by T. Gruber
UMASK_PREFCAM_INSERTS_ALL               0x0F

EVENT_PREFCAM_DEMAND_DROPS                   0x58 M2M
UMASK_PREFCAM_DEMAND_DROPS_CH0_XPT           0x01
UMASK_PREFCAM_DEMAND_DROPS_CH0_UPI           0x02
UMASK_PREFCAM_DEMAND_DROPS_CH1_XPT           0x04
UMASK_PREFCAM_DEMAND_DROPS_CH1_UPI           0x08
# Added by T. Gruber
UMASK_PREFCAM_DEMAND_DROPS_CH0               0x03
# Added by T. Gruber
UMASK_PREFCAM_DEMAND_DROPS_CH1               0x0C
# Added by T. Gruber
UMASK_PREFCAM_DEMAND_DROPS_ANY_XPT           0x05
# Added by T. Gruber
UMASK_PREFCAM_DEMAND_DROPS_ANY_UPI           0x0A
# Added by T. Gruber
UMASK_PREFCAM_DEMAND_DROPS_ALL               0x0F

EVENT_PREFCAM_CIS_DROPS                 0x5C M2M
UMASK_PREFCAM_CIS_DROPS                 0x00

EVENT_PREFCAM_RXC_DEALLOCS              0x62 M2M
UMASK_PREFCAM_RXC_DEALLOCS_SQUASHED     0x01
UMASK_PREFCAM_RXC_DEALLOCS_1LM_POSTED   0x02
UMASK_PREFCAM_RXC_DEALLOCS_CIS          0x08

EVENT_PREFCAM_RESP_MISS                 0x5F M2M
UMASK_PREFCAM_RESP_MISS_CH0             0x01
UMASK_PREFCAM_RESP_MISS_CH1             0x02
# Added by T. Gruber
UMASK_PREFCAM_RESP_MISS_ANY             0x03

#######################################################
#             free-running iMC                        #
#             (not supported)                         #
#######################################################
#EVENT_IMC_DEV_CLOCKTICKS                0xFF MDEV0C0|MDEV1C0|MDEV2C0|MDEV3C0
#UMASK_IMC_DEV_CLOCKTICKS                0x10

#EVENT_IMC_DEV_RPQ_CLOCKTICKS            0xFF MDEV0C1|MDEV1C1|MDEV2C1|MDEV3C1
#UMASK_IMC_DEV_RPQ_CLOCKTICKS            0x20

#EVENT_IMC_DEV_RPQ_CLOCKTICKS            0xFF MDEV0C2|MDEV1C2|MDEV2C2|MDEV3C2
#UMASK_IMC_DEV_RPQ_CLOCKTICKS            0x21


#######################################################
#                   UPI == UPI LL                     #
#######################################################

EVENT_UPI_CLOCKTICKS                    0x01 UPI
UMASK_UPI_CLOCKTICKS                    0x00

EVENT_TXL_FLITS                         0x02 UPI
UMASK_TXL_FLITS_SLOT0                   0x01
UMASK_TXL_FLITS_SLOT1                   0x02
UMASK_TXL_FLITS_SLOT2                   0x04
UMASK_TXL_FLITS_DATA                    0x08
UMASK_TXL_FLITS_LLCRD                   0x10
UMASK_TXL_FLITS_NULL                    0x20
UMASK_TXL_FLITS_LLCTRL                  0x40
UMASK_TXL_FLITS_PROTHDR                 0x80
UMASK_TXL_FLITS_IDLE                    0x47
# Added by T. Gruber
UMASK_TXL_FLITS_DATA_SLOT0              0x09
# Added by T. Gruber
UMASK_TXL_FLITS_DATA_SLOT1              0x0A
# Added by T. Gruber
UMASK_TXL_FLITS_DATA_SLOT2              0x0C


EVENT_RXL_FLITS                         0x03 UPI
UMASK_RXL_FLITS_SLOT0                   0x01
UMASK_RXL_FLITS_SLOT1                   0x02
UMASK_RXL_FLITS_SLOT2                   0x04
UMASK_RXL_FLITS_DATA                    0x08
UMASK_RXL_FLITS_LLCRD                   0x10
UMASK_RXL_FLITS_NULL                    0x20
UMASK_RXL_FLITS_LLCTRL                  0x40
UMASK_RXL_FLITS_PROTHDR                 0x80
UMASK_RXL_FLITS_IDLE                    0x47
# Added by T. Gruber
UMASK_RXL_FLITS_DATA_SLOT0              0x09
# Added by T. Gruber
UMASK_RXL_FLITS_DATA_SLOT1              0x0A
# Added by T. Gruber
UMASK_RXL_FLITS_DATA_SLOT2              0x0C

EVENT_TXL_BASIC_HDR_MATCH               0x04 UPI
OPTIONS_TXL_BASIC_HDR_MATCH             EVENT_OPTION_MATCH0_MASK
UMASK_TXL_BASIC_HDR_MATCH_NCB           0x0E
DEFAULT_OPTIONS_TXL_BASIC_HDR_MATCH_NCB_OPC EVENT_OPTION_MATCH0=0x01
UMASK_TXL_BASIC_HDR_MATCH_NCB_OPC       0x0E
UMASK_TXL_BASIC_HDR_MATCH_NCS           0x0F
DEFAULT_OPTIONS_TXL_BASIC_HDR_MATCH_NCS_OPC EVENT_OPTION_MATCH0=0x01
UMASK_TXL_BASIC_HDR_MATCH_NCS_OPC       0x0F

EVENT_RXL_BASIC_HDR_MATCH               0x05 UPI
OPTIONS_RXL_BASIC_HDR_MATCH             EVENT_OPTION_MATCH0_MASK
UMASK_RXL_BASIC_HDR_MATCH_NCB           0x0E
DEFAULT_OPTIONS_RXL_BASIC_HDR_MATCH_NCB_OPC EVENT_OPTION_MATCH0=0x01
UMASK_RXL_BASIC_HDR_MATCH_NCB_OPC       0x0E
UMASK_RXL_BASIC_HDR_MATCH_NCS           0x0F
DEFAULT_OPTIONS_RXL_BASIC_HDR_MATCH_NCS_OPC EVENT_OPTION_MATCH0=0x01
UMASK_RXL_BASIC_HDR_MATCH_NCS_OPC       0x0F

EVENT_RXL_CRC_LLR_REQ_TRANSMIT          0x08 UPI
UMASK_RXL_CRC_LLR_REQ_TRANSMIT          0x00

EVENT_RxL_CRC_ERRORS                    0x0B UPI
UMASK_RxL_CRC_ERRORS                    0x00

EVENT_DIRECT_ATTEMPTS                   0x12 UPI
UMASK_DIRECT_ATTEMPTS_D2C               0x01
UMASK_DIRECT_ATTEMPTS_D2K               0x02

EVENT_M3_BYP_BLOCKED                    0x14 UPI
UMASK_M3_BYP_BLOCKED_FLOWQ_AD_VNA_LE2   0x01
UMASK_M3_BYP_BLOCKED_FLOWQ_BL_VNA_EQ0   0x02
UMASK_M3_BYP_BLOCKED_FLOWQ_AK_VNA_LE3   0x04
UMASK_M3_BYP_BLOCKED_BGF_CRD            0x08
UMASK_M3_BYP_BLOCKED_GV_BLOCK           0x10

EVENT_M3_RXQ_BLOCKED                    0x15 UPI
UMASK_M3_RXQ_BLOCKED_FLOWQ_AD_VNA_LE2   0x01
UMASK_M3_RXQ_BLOCKED_FLOWQ_AD_VNA_BTW_2_THRESH 0x02
UMASK_M3_RXQ_BLOCKED_FLOWQ_BL_VNA_EQ0   0x04
UMASK_M3_RXQ_BLOCKED_FLOWQ_BL_VNA_BTW_0_THRESH  0x08
UMASK_M3_RXQ_BLOCKED_FLOWQ_AK_VNA_LE3   0x10
UMASK_M3_RXQ_BLOCKED_BGF_CRD            0x20
UMASK_M3_RXQ_BLOCKED_GV_BLOCK           0x40

EVENT_M3_CRD_RETURN_BLOCKED             0x16 UPI
UMASK_M3_CRD_RETURN_BLOCKED             0x00

EVENT_FLOWQ_NO_VNA_CRD                  0x18 UPI
UMASK_FLOWQ_NO_VNA_CRD_AD_VNA_EQ0       0x01
UMASK_FLOWQ_NO_VNA_CRD_AD_VNA_EQ1       0x02
UMASK_FLOWQ_NO_VNA_CRD_AD_VNA_EQ2       0x04
UMASK_FLOWQ_NO_VNA_CRD_BL_VNA_EQ0       0x08
UMASK_FLOWQ_NO_VNA_CRD_AK_VNA_EQ0       0x10
UMASK_FLOWQ_NO_VNA_CRD_AK_VNA_EQ1       0x20
UMASK_FLOWQ_NO_VNA_CRD_AK_VNA_EQ2       0x40
UMASK_FLOWQ_NO_VNA_CRD_AK_VNA_EQ3       0x80

EVENT_PHY_INIT_CYCLES                   0x20 UPI
UMASK_PHY_INIT_CYCLES                   0x00

EVENT_POWER_L1_REQ                      0x22 UPI
UMASK_POWER_L1_REQ                      0x00

EVENT_POWER_L1_NACK                     0x23 UPI
UMASK_POWER_L1_NACK                     0x00

EVENT_RXL0_POWER_CYCLES                 0x24 UPI
UMASK_RXL0_POWER_CYCLES                 0x00

EVENT_RXL0P_POWER_CYCLES                0x25 UPI
UMASK_RXL0P_POWER_CYCLES                0x00

EVENT_TXL0_POWER_CYCLES                 0x26 UPI
UMASK_TXL0_POWER_CYCLES                 0x00

EVENT_TXL0P_POWER_CYCLES                0x27 UPI
UMASK_TXL0P_POWER_CYCLES                0x00

EVENT_TXL0P_POWER_CYCLES_LL_ENTER       0x28 UPI
UMASK_TXL0P_POWER_CYCLES_LL_ENTER       0x00

EVENT_TXL0P_POWER_CYCLES_M3_EXIT        0x29 UPI
UMASK_TXL0P_POWER_CYCLES_M3_EXIT        0x00

EVENT_TXL0P_CLK_ACTIVE                  0x2A UPI
UMASK_TXL0P_CLK_ACTIVE_CFG_CTL          0x01
UMASK_TXL0P_CLK_ACTIVE_RXQ              0x02
UMASK_TXL0P_CLK_ACTIVE_RXQ_BYPASS       0x04
UMASK_TXL0P_CLK_ACTIVE_RXQ_CRED         0x08
UMASK_TXL0P_CLK_ACTIVE_TXQ              0x10
UMASK_TXL0P_CLK_ACTIVE_RETRY            0x20
UMASK_TXL0P_CLK_ACTIVE_DFX              0x40
UMASK_TXL0P_CLK_ACTIVE_SPARE            0x80

EVENT_RXL_INSERTS                       0x30 UPI
UMASK_RXL_INSERTS_SLOT0                 0x01
UMASK_RXL_INSERTS_SLOT1                 0x02
UMASK_RXL_INSERTS_SLOT2                 0x04
# Added by T. Gruber
UMASK_RXL_INSERTS_ANY                   0x07

EVENT_RXL_BYPASSED                      0x31 UPI
UMASK_RXL_BYPASSED_SLOT0                0x01
UMASK_RXL_BYPASSED_SLOT1                0x02
UMASK_RXL_BYPASSED_SLOT2                0x04
# Added by T. Gruber
UMASK_RXL_BYPASSED_ANY                  0x07

EVENT_RXL_OCCUPANCY                     0x32 UPI
UMASK_RXL_OCCUPANCY_SLOT0               0x01
UMASK_RXL_OCCUPANCY_SLOT1               0x02
UMASK_RXL_OCCUPANCY_SLOT2               0x04
# Added by T. Gruber
UMASK_RXL_OCCUPANCY_ANY                 0x07

EVENT_RXL_SLOT_BYPASS                   0x33 UPI
UMASK_RXL_SLOT_BYPASS_S0_RXQ1           0x01
UMASK_RXL_SLOT_BYPASS_S0_RXQ2           0x02
UMASK_RXL_SLOT_BYPASS_S1_RXQ0           0x04
UMASK_RXL_SLOT_BYPASS_S1_RXQ2           0x08
UMASK_RXL_SLOT_BYPASS_S2_RXQ0           0x10
UMASK_RXL_SLOT_BYPASS_S2_RXQ1           0x20
# Added by T. Gruber
UMASK_RXL_SLOT_BYPASS_S0_ANY            0x03
# Added by T. Gruber
UMASK_RXL_SLOT_BYPASS_S1_ANY            0x0C
# Added by T. Gruber
UMASK_RXL_SLOT_BYPASS_S2_ANY            0x30

EVENT_RXL_CREDITS_CONSUMED_VN0          0x39 UPI
UMASK_RXL_CREDITS_CONSUMED_VN0          0x00

EVENT_RXL_CREDITS_CONSUMED_VN1          0x3A UPI
UMASK_RXL_CREDITS_CONSUMED_VN1          0x00

EVENT_TXL_INSERTS                       0x40 UPI
UMASK_TXL_INSERTS                       0x00

EVENT_TXL_BYPASSED                      0x41 UPI
UMASK_TXL_BYPASSED                      0x00

EVENT_TXL_OCCUPANCY                     0x42 UPI
UMASK_TXL_OCCUPANCY                     0x00

EVENT_VNA_CREDIT_RETURN_OCCUPANCY       0x44 UPI
UMASK_VNA_CREDIT_RETURN_OCCUPANCY       0x00

EVENT_VNA_CREDIT_RETURN_BLOCKED_VN01    0x45 UPI
UMASK_VNA_CREDIT_RETURN_BLOCKED_VN01    0x00

EVENT_REQ_SLOT2_FROM_M3                 0x46 UPI
UMASK_REQ_SLOT2_FROM_M3_VNA             0x01
UMASK_REQ_SLOT2_FROM_M3_VN0             0x02
UMASK_REQ_SLOT2_FROM_M3_VN1             0x04
UMASK_REQ_SLOT2_FROM_M3_ACK             0x08

#######################################################
#                RBOX == M3UPI                        #
#######################################################

EVENT_RBOX_CLOCKTICKS                   0x01 RBOX
UMASK_RBOX_CLOCKTICKS                   0x00

EVENT_UPI_PREFETCH_SPAWN                0x29 RBOX
UMASK_UPI_PREFETCH_SPAWN                0x00

EVENT_D2U_SENT                          0x2A RBOX
UMASK_D2U_SENT                          0x00

EVENT_D2C_SENT                          0x2B RBOX
UMASK_D2C_SENT                          0x00

EVENT_CMS_CLOCKTICKS                    0xC1 RBOX
UMASK_CMS_CLOCKTICKS                    0x00















#######################################################
#                   PCU                               #
#######################################################

EVENT_PCU_CLOCKTICKS                    0x01 PCU
UMASK_PCU_CLOCKTICKS                    0x00


