==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 40.003 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 62.09 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(float (*) [32], float (*) [28][20])' (conv.cc:7:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(float (*) [14][20], float (*) [10][50])' (conv.cc:38:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(float*, float*)' (dense.cc:5:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [32])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'convolution_layer1(float (*) [32], float (*) [28][20])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'max_pool1_layer(float (*) [28][20], float (*) [14][20])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'convolution_layer2(float (*) [14][20], float (*) [10][50])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'max_pool2_layer(float (*) [10][50], float (*) [5][50])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'flatten_layer(float (*) [5][50], float*)' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(float*, float*)' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'VITIS_LOOP_11_3'(utils.cc:11:22) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cc:11:22)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_7_1'(dense.cc:7:21) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense.cc:7:21)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.176 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.268 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.267 seconds; current allocated memory: 1.113 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_2' (utils.cc:7) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_4' (utils.cc:12) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (conv.cc:15) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (pool.cc:11) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (conv.cc:42) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_9' (conv.cc:53) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_3' (pool.cc:36) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (flatten.cc:8) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_4' (flatten.cc:17) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (dense.cc:7) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (dense.cc:13) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_3' (conv.cc:15) in function 'cnn' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_11_3' (pool.cc:11) in function 'cnn' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_3' (pool.cc:36) in function 'cnn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_4' (conv.cc:17) in function 'cnn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_5' (conv.cc:18) in function 'cnn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_13_4' (pool.cc:13) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_14_5' (pool.cc:14) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_4' (pool.cc:38) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_5' (pool.cc:39) in function 'cnn' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.4' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.157 seconds; current allocated memory: 1.130 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (utils.cc:6:21) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_3' (utils.cc:11:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (conv.cc:14:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (conv.cc:13:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (pool.cc:10:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (pool.cc:9:25) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (conv.cc:41:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (conv.cc:40:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_8' (conv.cc:52:34) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_7' (conv.cc:51:30) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_6' (conv.cc:50:26) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_5' (conv.cc:49:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (conv.cc:48:18) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (pool.cc:35:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (pool.cc:34:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_3' (flatten.cc:16:34) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (flatten.cc:15:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (dense.cc:11:22) in function 'cnn'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.764 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_3_VITIS_LOOP_12_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_11_3_VITIS_LOOP_12_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'): Unable to schedule 'load' operation ('padded_image_load_16', conv.cc:14->cnn.cc:21) on array 'padded_image' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'padded_image'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 113, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.701 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' (loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln53', conv.cc:53->cnn.cc:34) of variable 'add64_i', conv.cc:54->cnn.cc:34 on local variable 'empty' and 'load' operation ('p_load', conv.cc:54->cnn.cc:34) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' (loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln53', conv.cc:53->cnn.cc:34) of variable 'add64_i', conv.cc:54->cnn.cc:34 on local variable 'empty' and 'load' operation ('p_load', conv.cc:54->cnn.cc:34) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.447 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.442 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:18->cnn.cc:44) of variable 'sum', activation.cc:19->dense.cc:18->cnn.cc:44 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:18->cnn.cc:44) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:18->cnn.cc:44) of variable 'sum', activation.cc:19->dense.cc:18->cnn.cc:44 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:18->cnn.cc:44) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 18, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' pipeline 'VITIS_LOOP_11_3_VITIS_LOOP_12_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.908 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_Aem' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' is 14996 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_Rbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_rcU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_Aem' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 5.034 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' pipeline 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 2.832 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' pipeline 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.603 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_11_2_VITIS_LOOP_13_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3_dense_weights_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3_dense_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_25_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'prediction' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv2_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_padded_image_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_features1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_pool_features1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_features2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_pool_features2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.276 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 5.43 seconds; current allocated memory: 1.398 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60 seconds. CPU system time: 37 seconds. Elapsed time: 174.623 seconds; current allocated memory: 330.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
ERROR: [HLS 207-1263] expected ';' after top level declarator (./../Headers/definitions.h:54:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.814 seconds; current allocated memory: 0.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
ERROR: [HLS 207-3339] no matching function for call to 'convolution_layer1' (cnn.cc:75:3)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') for 2nd argument (./conv.h:7:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'max_pool_layer2' (cnn.cc:101:3)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.709 seconds; current allocated memory: 1.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
ERROR: [HLS 207-3339] no matching function for call to 'convolution_layer1' (cnn.cc:75:3)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') for 2nd argument (./conv.h:7:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.003 seconds; current allocated memory: 1.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.095 seconds; current allocated memory: 1.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.794 seconds; current allocated memory: 1.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
ERROR: [HLS 207-3340] no matching constructor for initialization of 'hls::write_lock<raw>' (aka 'write_lock<float [28][28]>') (conv.cc:10:23)
INFO: [HLS 207-4378] candidate constructor (the implicit copy constructor) not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'const hls::write_lock<float [28][28]>' for 1st argument (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:158:7)
INFO: [HLS 207-4378] candidate constructor not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'stream_of_blocks<float [28][28]> &' for 1st argument (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:163:66)
ERROR: [HLS 207-3777] use of undeclared identifier 'features_lock'; did you mean 'feature_lock'? (conv.cc:28:21)
INFO: [HLS 207-4436] 'feature_lock' declared here (conv.cc:10:23)
ERROR: [HLS 207-3777] use of undeclared identifier 'ReLU'; did you mean 'ReLU1'? (conv.cc:28:46)
INFO: [HLS 207-4436] 'ReLU1' declared here (./activation.h:6:7)
ERROR: [HLS 207-3777] use of undeclared identifier 'ReLU'; did you mean 'ReLU1'? (conv.cc:58:46)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 20.001 seconds; current allocated memory: 1.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'in_locks'; did you mean 'in_lock'? (pool.cc:22:39)
INFO: [HLS 207-4436] 'in_lock' declared here (pool.cc:9:24)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 55.636 seconds; current allocated memory: 1.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 65.189 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-274] In 'VITIS_LOOP_55_1', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (cnn.cc:55:19)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 76.458 seconds; current allocated memory: 3.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 65.122 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'clone_for_rows' is marked as complete unroll implied by the pipeline pragma (cnn.cc:23:25)
INFO: [HLS 214-291] Loop 'clone_for_cols' is marked as complete unroll implied by the pipeline pragma (cnn.cc:24:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_2' is marked as complete unroll implied by the pipeline pragma (flatten.cc:16:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (flatten.cc:17:38)
INFO: [HLS 214-291] Loop 'loop_over_col' is marked as complete unroll implied by the pipeline pragma (pool.cc:48:17)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:50:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:51:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (conv.cc:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_3' is marked as complete unroll implied by the pipeline pragma (conv.cc:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:49:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:38)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:18:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:39)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:18:12)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:20:30)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:21:34)
INFO: [HLS 214-186] Unrolling loop 'clone_for_rows' (cnn.cc:23:25) in function 'cnn' completely with a factor of 28 (cnn.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_cols' (cnn.cc:24:26) in function 'cnn' completely with a factor of 28 (cnn.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (cnn.cc:55:19) in function 'forward' completely with a factor of 10 (cnn.cc:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_3' (flatten.cc:17:38) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_map' (pool.cc:44:24) in function 'max_pool2_layer' completely with a factor of 5 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_col' (pool.cc:48:17) in function 'max_pool2_layer' completely with a factor of 5 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:50:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:51:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (conv.cc:47:19) in function 'convolution_layer2' completely with a factor of 10 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_3' (conv.cc:48:26) in function 'convolution_layer2' completely with a factor of 10 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_4' (conv.cc:49:30) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_5' (conv.cc:50:34) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_6' (conv.cc:51:38) in function 'convolution_layer2' completely with a factor of 2 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:18:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:19:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'filter_loop' (conv.cc:14:22) in function 'convolution_layer1' completely with a factor of 2 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (conv.cc:18:12) in function 'convolution_layer1' completely with a factor of 28 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:20:30) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:21:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:7:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>, float*)' (dense.cc:5:0)
INFO: [HLS 214-248] Applying array_partition to 'padded_image': Complete partitioning on dimension 1. (cnn.cc:42:29)
INFO: [HLS 214-248] Applying array_partition to 'features1': Complete partitioning on dimension 1. (cnn.cc:43:34)
INFO: [HLS 214-248] Applying array_partition to 'pool_features1': Complete partitioning on dimension 1. (cnn.cc:44:34)
INFO: [HLS 214-248] Applying array_partition to 'features2': Complete partitioning on dimension 1. (cnn.cc:45:34)
INFO: [HLS 214-248] Applying array_partition to 'pool_features2': Complete partitioning on dimension 1. (cnn.cc:46:34)
INFO: [HLS 214-248] Applying array_partition to 'img_stream': Complete partitioning on dimension 1. (cnn.cc:19:29)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 333 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:25:24)
INFO: [HLS 214-115] Multiple burst reads of length 451 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:25:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 34 seconds. CPU system time: 2 seconds. Elapsed time: 385.932 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 14.298 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.855 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (flatten.cc:3) in function 'flatten_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-1628] Stream-of-block variable 'padded_image.9' cannot be used in non dataflow region
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96 seconds. CPU system time: 5 seconds. Elapsed time: 514.355 seconds; current allocated memory: 157.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.907 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-3339] no matching function for call to 'dense_layer' (cnn.cc:83:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<flat> [10]' to 'hls::stream_of_blocks<flat>' (aka 'stream_of_blocks<float [1250]>') for 1st argument (./dense.h:6:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.947 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.364 seconds; current allocated memory: 0.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 11.898 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.512 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 37.321 seconds; current allocated memory: 0.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.676 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.974 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.443 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.198 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.37 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.334 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.125 seconds; current allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.414 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.77 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.087 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.257 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.605 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.478 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.852 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.932 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.636 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 14.364 seconds; current allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 14.528 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.373 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.262 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,1280000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.965 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.948 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.608 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.624 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.412 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 6.019 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.49 seconds; current allocated memory: 0.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.677 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.714 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.62 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 15.259 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.37 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 25.849 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.068 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.749 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 26.437 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.676 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 13.791 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.446 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 13.616 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.686 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.425 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.439 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.476 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.316 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.81 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.775 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 8.293 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.782 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.477 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.871 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 13.672 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 17.721 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.745 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 40.383 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 39.77 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.236 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.558 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 40.493 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.431 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.593 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 40.647 seconds; current allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.773 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.721 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.031 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 19.925 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 23.098 seconds; current allocated memory: 0.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.777 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.516 seconds; current allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 20.656 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 18.061 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 12.555 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.496 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.543 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.515 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.852 seconds; current allocated memory: 0.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.361 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.371 seconds; current allocated memory: 0.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.468 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.431 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 28.341 seconds; current allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.525 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.887 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 11.619 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 12.475 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 27.917 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 17.058 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (cnn.cc:24:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.19 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 61.633 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (conv.cc:54:19) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (conv.cc:55:24) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' completely with a factor of 20 (conv.cc:43:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' has been removed because the loop is unrolled completely (conv.cc:43:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:22:11) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' has been removed because the loop is unrolled completely (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(hls::stream_of_blocks<float [32][32], 2>&, hls::stream_of_blocks<float [28][28][20], 2>&)' (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(hls::stream_of_blocks<float [14][14][20], 2>&, hls::stream_of_blocks<float [10][10][50], 2>&)' (conv.cc:43:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>&, float*)' (dense.cc:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:26:25) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 219.414 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 56 seconds. CPU system time: 0 seconds. Elapsed time: 57.094 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 6.855 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-1628] Stream-of-block variable 'img_stream' cannot be used in non dataflow region
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 190 seconds. CPU system time: 5 seconds. Elapsed time: 463.498 seconds; current allocated memory: 141.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:23:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 62.056 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (conv.cc:54:19) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (conv.cc:55:24) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' completely with a factor of 20 (conv.cc:43:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' has been removed because the loop is unrolled completely (conv.cc:43:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:22:11) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' has been removed because the loop is unrolled completely (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(hls::stream_of_blocks<float [32][32], 2>&, hls::stream_of_blocks<float [28][28][20], 2>&)' (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(hls::stream_of_blocks<float [14][14][20], 2>&, hls::stream_of_blocks<float [10][10][50], 2>&)' (conv.cc:43:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>&, float*)' (dense.cc:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:26:25) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:26:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 218.219 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.914 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.545 seconds; current allocated memory: 1.198 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-979] Variable 'img_stream' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'img_stream' has write operations in process function 'Block_entry3_proc' (cnn.cc:6:23).
INFO: [HLS 200-992] Variable 'img_stream' has read and write operations in process function 'Loop_clone_for_rows_proc' (cnn.cc:20).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 187 seconds. CPU system time: 4 seconds. Elapsed time: 459.906 seconds; current allocated memory: 142.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-34] redefinition of parameter 'image' (./cnn.h:14:62)
INFO: [HLS 207-70] previous declaration is here (./cnn.h:14:49)
ERROR: [HLS 207-34] redefinition of parameter 'image' (cnn.cc:53:62)
INFO: [HLS 207-70] previous declaration is here (cnn.cc:53:49)
ERROR: [HLS 207-3801] unknown type name 'img_stream' (cnn.cc:55:36)
WARNING: [HLS 207-5075] parentheses were disambiguated as a function declaration (cnn.cc:55:35)
INFO: [HLS 207-4085] add a pair of parentheses to declare a variable (cnn.cc:55:36)
ERROR: [HLS 207-3337] type 'hls::stream_of_blocks<raw>' (aka 'stream_of_blocks<float [28][28]>') does not provide a subscript operator (cnn.cc:59:20)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.806 seconds; current allocated memory: 1.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 60.867 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (conv.cc:54:19) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (conv.cc:55:24) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' completely with a factor of 20 (conv.cc:43:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' has been removed because the loop is unrolled completely (conv.cc:43:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:22:11) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' has been removed because the loop is unrolled completely (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(hls::stream_of_blocks<float [32][32], 2>&, hls::stream_of_blocks<float [28][28][20], 2>&)' (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(hls::stream_of_blocks<float [14][14][20], 2>&, hls::stream_of_blocks<float [10][10][50], 2>&)' (conv.cc:43:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>&, float*)' (dense.cc:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:56:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:56:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 217.169 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.807 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.605 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'forward' (cnn.cc:34:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'normalization_and_padding'
	 'convolution_layer1'
	 'max_pool1_layer'
	 'convolution_layer2'
	 'max_pool2_layer'
	 'flatten_layer'
	 'dense_layer'.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn' (cnn.cc:6:1), detected/extracted 3 process function(s): 
	 'entry_proc2'
	 'write_to_stream'
	 'forward'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 176 seconds. CPU system time: 0 seconds. Elapsed time: 176.619 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:56:26) in function 'write_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (utils.cc:8:21) in function 'normalization_and_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (conv.cc:51:19) in function 'convolution_layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (conv.cc:17:12) in function 'convolution_layer1'.
WARNING: [HLS 200-960] Cannot flatten loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 108 seconds. CPU system time: 1 seconds. Elapsed time: 109.108 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 10.106 seconds; current allocated memory: 2.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 2.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 2.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 2.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalization_and_padding8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2730', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.16 seconds; current allocated memory: 2.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop51' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2706', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.64 seconds; current allocated memory: 2.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop52' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2682', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.487 seconds; current allocated memory: 2.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop53' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2658', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 9.462 seconds; current allocated memory: 2.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop54' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2634', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.735 seconds; current allocated memory: 2.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop55' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2610', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.714 seconds; current allocated memory: 2.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.681 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop56' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2586', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.911 seconds; current allocated memory: 2.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.696 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop57' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2562', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.794 seconds; current allocated memory: 2.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop58' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2538', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 9.969 seconds; current allocated memory: 2.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1_Pipeline_row_loop_col_loop59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer1_Pipeline_row_loop_col_loop59' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('image_load_2514', conv.cc:25) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.803 seconds; current allocated memory: 2.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.575 seconds; current allocated memory: 2.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.326 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_20_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.926 seconds; current allocated memory: 2.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows20' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_34_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.509 seconds; current allocated memory: 2.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.404 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows21' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_48_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.939 seconds; current allocated memory: 2.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.573 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows22' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_62_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.563 seconds; current allocated memory: 2.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.625 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows23' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_75_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.728 seconds; current allocated memory: 2.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.571 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows24' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_63_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.994 seconds; current allocated memory: 2.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows25' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_50_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.461 seconds; current allocated memory: 2.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.455 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows26' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_37_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.109 seconds; current allocated memory: 2.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows27' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_24_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.542 seconds; current allocated memory: 2.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.133 seconds; current allocated memory: 2.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows28' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_11_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.684 seconds; current allocated memory: 2.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_3', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_5', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_7', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_259', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_385', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_449', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_481', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_497', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 365 seconds. CPU system time: 0 seconds. Elapsed time: 365.906 seconds; current allocated memory: 2.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 33.281 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_501', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_503', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_505', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_507', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_759', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_885', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_949', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_981', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_997', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 366 seconds. CPU system time: 0 seconds. Elapsed time: 367.869 seconds; current allocated memory: 2.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 33.313 seconds; current allocated memory: 2.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1001', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1003', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1005', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1007', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1259', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1385', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1449', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1481', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1497', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 366 seconds. CPU system time: 0 seconds. Elapsed time: 367.236 seconds; current allocated memory: 2.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 32.828 seconds; current allocated memory: 2.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1501', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1503', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1505', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1507', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1759', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1885', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1949', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1981', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1997', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 365 seconds. CPU system time: 1 seconds. Elapsed time: 366.819 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 33.142 seconds; current allocated memory: 2.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2001', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2003', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2005', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2007', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2259', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2385', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2449', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2481', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2496', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 368 seconds. CPU system time: 1 seconds. Elapsed time: 369.364 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34 seconds. CPU system time: 0 seconds. Elapsed time: 34.19 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1997', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1999', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2001', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2003', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2255', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2381', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2445', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2477', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_2493', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 370 seconds. CPU system time: 1 seconds. Elapsed time: 371.504 seconds; current allocated memory: 2.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34 seconds. CPU system time: 0 seconds. Elapsed time: 33.826 seconds; current allocated memory: 2.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1498', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1500', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1502', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1504', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1756', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1882', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1946', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1978', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1994', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 365 seconds. CPU system time: 1 seconds. Elapsed time: 366.827 seconds; current allocated memory: 2.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 33.258 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_999', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1001', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1003', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1005', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1257', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1383', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1447', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1479', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1495', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 376 seconds. CPU system time: 1 seconds. Elapsed time: 377.479 seconds; current allocated memory: 2.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34 seconds. CPU system time: 1 seconds. Elapsed time: 34.809 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_500', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_502', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_504', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_506', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_758', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_884', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_948', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_980', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_996', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 378 seconds. CPU system time: 0 seconds. Elapsed time: 381.853 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34 seconds. CPU system time: 1 seconds. Elapsed time: 35.587 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_1', conv.cc:59) on array 'image_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_3', conv.cc:59) on array 'image_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_5', conv.cc:59) on array 'image_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_7', conv.cc:59) on array 'image_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_259', conv.cc:59) on array 'image_r' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_385', conv.cc:59) on array 'image_r' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_449', conv.cc:59) on array 'image_r' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_481', conv.cc:59) on array 'image_r' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'image_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' (loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('image_load_497', conv.cc:59) on array 'image_r' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'image_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 386 seconds. CPU system time: 1 seconds. Elapsed time: 411.916 seconds; current allocated memory: 2.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 33.492 seconds; current allocated memory: 2.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7414 seconds. CPU system time: 3 seconds. Elapsed time: 7435.53 seconds; current allocated memory: 2.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 483 seconds. CPU system time: 7 seconds. Elapsed time: 489.927 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 6 seconds. Elapsed time: 13.279 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.655 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 2.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 2.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 2.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 2.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 2.994 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 2.994 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 2.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 2.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 2.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_2' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_2' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.841 seconds; current allocated memory: 2.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_233' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_2_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_2_load', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_233' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_2_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_2_load', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_234' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_4_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_4_load', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_234' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_4_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_4_load', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_235' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_6_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_6_load', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_235' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_6_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_6_load', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_236' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_6', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_236' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_6', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 2.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_237' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_5', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_237' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_5', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 2.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_238' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_4', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_238' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_4', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 2.999 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_239' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_3', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_239' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_3', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 2.999 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_240' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_2', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_240' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_2', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 2.999 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.291 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_241' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_1', dense.cc:13) on local variable 'dot'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_12_241' (loop 'VITIS_LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('dot_write_ln12', dense.cc:12) of variable 'dot', dense.cc:13 on local variable 'dot' and 'load' operation ('dot_load_1', dense.cc:13) on local variable 'dot'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 3.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:17) of variable 'sum', activation.cc:19->dense.cc:17 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:17) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:17) of variable 'sum', activation.cc:19->dense.cc:17 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:17) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 18, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 3.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 3.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_dense_layer_U0 (from entry_proc_U0 to dense_layer_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 3.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.543 seconds; current allocated memory: 3.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.489 seconds; current allocated memory: 3.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.332 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.131 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/img_stream_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.019 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalization_and_padding8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalization_and_padding8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.41 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop51' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop51/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop51/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop51' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.091 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop52' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop52/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop52/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop52' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.251 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop53' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop53/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop53/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop53' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.439 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop54' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop54/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop54/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop54' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.103 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop55' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop55/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop55/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop55' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 4.106 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop56' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop56/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop56/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop56' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.977 seconds; current allocated memory: 3.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop57' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop57/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop57/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop57' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 3.979 seconds; current allocated memory: 3.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop58' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop58/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop58/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop58' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.124 seconds; current allocated memory: 3.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1_Pipeline_row_loop_col_loop59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer1_Pipeline_row_loop_col_loop59' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop59/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer1_Pipeline_row_loop_col_loop59/features_write' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer1_Pipeline_row_loop_col_loop59' is 14262 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1_Pipeline_row_loop_col_loop59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.183 seconds; current allocated memory: 3.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1'.
INFO: [RTMG 210-279] Implementing memory 'cnn_convolution_layer1_conv1_weights_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_convolution_layer1_conv1_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.26 seconds; current allocated memory: 3.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 12 seconds. Elapsed time: 15.684 seconds; current allocated memory: 3.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows20' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows20/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows20/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 16.983 seconds; current allocated memory: 3.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows21' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows21/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows21/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 14 seconds. Elapsed time: 17.07 seconds; current allocated memory: 3.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows22' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows22/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows22/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 16.955 seconds; current allocated memory: 3.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows23' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows23/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows23/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 17.264 seconds; current allocated memory: 3.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows24' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows24/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows24/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 14 seconds. Elapsed time: 17.151 seconds; current allocated memory: 3.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows25' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows25/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows25/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 17.193 seconds; current allocated memory: 3.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows26' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows26/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows26/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 17.274 seconds; current allocated memory: 3.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows27' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows27/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows27/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 13 seconds. Elapsed time: 17.113 seconds; current allocated memory: 3.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows28' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows28/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows28/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 14 seconds. Elapsed time: 17.148 seconds; current allocated memory: 3.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 13 seconds. Elapsed time: 16.965 seconds; current allocated memory: 3.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 12.001 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 34 seconds. Elapsed time: 53.808 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 34 seconds. Elapsed time: 53.407 seconds; current allocated memory: 3.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 34 seconds. Elapsed time: 53.085 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 32 seconds. Elapsed time: 104.216 seconds; current allocated memory: 3.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 33 seconds. Elapsed time: 54.653 seconds; current allocated memory: 3.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 33 seconds. Elapsed time: 52.693 seconds; current allocated memory: 3.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 33 seconds. Elapsed time: 52.735 seconds; current allocated memory: 3.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 33 seconds. Elapsed time: 53.261 seconds; current allocated memory: 4.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350/image_r_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350/features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 35 seconds. Elapsed time: 54.773 seconds; current allocated memory: 4.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution_layer2' is 16032 from HDL expression: ((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2'.
INFO: [RTMG 210-279] Implementing memory 'cnn_convolution_layer2_conv2_weights_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_convolution_layer2_conv2_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 64 seconds. CPU system time: 37 seconds. Elapsed time: 103.65 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 54 seconds. CPU system time: 224 seconds. Elapsed time: 286.011 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.944 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.866 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.865 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.836 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.88 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.852 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.394 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.133 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.104 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.77 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.008 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_9ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.583 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_10ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.614 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_10ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.528 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2_dense_weights_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_233' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_233/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_233'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_233_dense_weights_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.443 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_234' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_234/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_234'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_234_dense_weights_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_235' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_235/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_235'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_235_dense_weights_1_3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.357 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_236' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_236/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_236'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_236_dense_weights_1_4_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_237' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_237/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_237'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_237_dense_weights_1_5_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.381 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_238' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_238/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_238'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_238_dense_weights_1_6_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_239' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_239/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_239'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_239_dense_weights_1_7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_240' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_240/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_240'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_240_dense_weights_1_8_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.351 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_241' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_241/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_241'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_241_dense_weights_1_9_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.242 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.052 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_25_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_layer_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.862 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_padded_image_RAM_1WNR_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_padded_image_RAM_1WNR_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_features1_RAM_1WNR_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_features1_RAM_1WNR_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_pool_features1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_pool_features1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_features2_RAM_1WNR_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_features2_RAM_1WNR_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO cnn_forward_pool_features2_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_pool_features2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prediction_c_U(cnn_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convolution_layer1_U0_U(cnn_start_for_convolution_layer1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pool1_layer_U0_U(cnn_start_for_max_pool1_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convolution_layer2_U0_U(cnn_start_for_convolution_layer2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pool2_layer_U0_U(cnn_start_for_max_pool2_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flatten_layer_U0_U(cnn_start_for_flatten_layer_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.678 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'prediction' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-741] Implementing PIPO cnn_img_stream_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'cnn_img_stream_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prediction_c_U(cnn_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_forward_U0_U(cnn_start_for_forward_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.239 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 67 seconds. CPU system time: 9 seconds. Elapsed time: 88.332 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 54 seconds. CPU system time: 6 seconds. Elapsed time: 62.03 seconds; current allocated memory: 4.318 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-789] **** Estimated Fmax: 129.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13073 seconds. CPU system time: 832 seconds. Elapsed time: 14321.2 seconds; current allocated memory: 3.242 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 9.502 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 11.821 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 11.497 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 7.617 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 204.084 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 193.132 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 112.373 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 219.262 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 132.524 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 45.914 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 46.109 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 15.984 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 16.516 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 7.934 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 143.338 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 15.831 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 134.921 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.965 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:45)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:18)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:29)
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file conv.cc
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
ERROR: [HLS 207-3325] use of overloaded operator '>' is ambiguous (with operand types 'ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>' and 'float') (pool.cc:22:29)
INFO: [HLS 207-4372] candidate function (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1662:71)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:9695)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:10064)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:9829)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:9920)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:10693)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:10959)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:10487)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:10753)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:10590)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:10856)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:11002)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 16, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:11043)
INFO: [HLS 207-4370] built-in candidate operator>(float, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, float) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(float, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(double, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long double, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__float128, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(int, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(long long, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(__int128, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned int, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned long long, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, long double) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, __float128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, __int128) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, unsigned int) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, unsigned long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, unsigned long long) (pool.cc:22:29)
INFO: [HLS 207-4370] built-in candidate operator>(unsigned __int128, unsigned __int128) (pool.cc:22:29)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 138.897 seconds; current allocated memory: 9.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:45)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:18)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:29)
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file conv.cc
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 152.184 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_16' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_15' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_14' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_13' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_12' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_16' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 39 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_15' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_14' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_13' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 46 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_12' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28) in function 'exp_reduce::exp<33, 17>' completely with a factor of 19 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (conv.cc:52:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:46:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:26:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:19:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<33, 17>(ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'dense_layer(hls::stream_of_blocks<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [1250], 2>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (dense.cc:5:0)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'img_stream' with compact=bit mode in 32-bits (cnn.cc:20:29)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'padded_image' with compact=bit mode in 32-bits (cnn.cc:34:32)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features1' with compact=bit mode in 32-bits (cnn.cc:35:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features1' with compact=bit mode in 32-bits (cnn.cc:36:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features2' with compact=bit mode in 32-bits (cnn.cc:37:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features2' with compact=bit mode in 32-bits (cnn.cc:38:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'flat_array' with compact=bit mode in 32-bits (cnn.cc:39:33)
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 32-bits (cnn.cc:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:56:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:56:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 52.869 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 1.119 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights' in dimension 3 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop4' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop4' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop5' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop5' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop6' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop6' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop7' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop7' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop8' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop8' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop9' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop9' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop10' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop10' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop11' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop11' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop12' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop12' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_55_3' (conv.cc:52:27)) will infer a separate dataflow process. Consider placing this store in==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:34:45)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:18)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:58:29)
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file conv.cc
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 151.742 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_16' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_15' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_14' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_13' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_12' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_16' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 39 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_15' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_14' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_13' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 46 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_12' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28) in function 'exp_reduce::exp<33, 17>' completely with a factor of 19 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (conv.cc:52:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:46:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:26:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:19:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<33, 17>(ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'dense_layer(hls::stream_of_blocks<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [1250], 2>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (dense.cc:5:0)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'img_stream' with compact=bit mode in 32-bits (cnn.cc:20:29)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'padded_image' with compact=bit mode in 32-bits (cnn.cc:34:32)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features1' with compact=bit mode in 32-bits (cnn.cc:35:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features1' with compact=bit mode in 32-bits (cnn.cc:36:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features2' with compact=bit mode in 32-bits (cnn.cc:37:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features2' with compact=bit mode in 32-bits (cnn.cc:38:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'flat_array' with compact=bit mode in 32-bits (cnn.cc:39:33)
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 32-bits (cnn.cc:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:56:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:56:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 51.325 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.120 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights' in dimension 3 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop4' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop4' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop5' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop5' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop6' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop6' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop7' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop7' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop8' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop8' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop9' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop9' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop10' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop10' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop11' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop11' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop12' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_col_loop12' (conv.cc:26:43)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'features' in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_55_3' (conv.cc:52:27)) will infer a separate dataflow process. Consider placing this store i==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'feature_lock' (conv.cc:12:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 61.138 seconds; current allocated memory: 5.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:31:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:42)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:33:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:18)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (conv.cc:57:33)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file conv.cc
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 152.712 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_16' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_15' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_14' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_13' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_12' is marked as complete unroll implied by the pipeline pragma (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_16' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:541:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 39 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_15' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:537:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_14' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:531:32) in function 'exp_reduce::exp<33, 17>' completely with a factor of 7 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_13' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:302:36) in function 'exp_reduce::exp<33, 17>' completely with a factor of 46 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_12' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:294:28) in function 'exp_reduce::exp<33, 17>' completely with a factor of 19 (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (conv.cc:52:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:46:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:26:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:19:0)
INFO: [HLS 214-178] Inlining function 'ReLU(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv1op(hls::read_lock<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [32][32]>&, hls::write_lock<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [28][28][20]>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&, int&, int&)' (conv.cc:5:0)
INFO: [HLS 214-178] Inlining function 'ReLU(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv2op(hls::read_lock<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [14][14][20]>&, hls::write_lock<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10][10][50]>&, int&, int&, int&)' (conv.cc:67:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<33, 17>(ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'dense_layer(hls::stream_of_blocks<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [1250], 2>&, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (dense.cc:5:0)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'img_stream' with compact=bit mode in 32-bits (cnn.cc:20:29)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'padded_image' with compact=bit mode in 32-bits (cnn.cc:34:32)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features1' with compact=bit mode in 32-bits (cnn.cc:35:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features1' with compact=bit mode in 32-bits (cnn.cc:36:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'features2' with compact=bit mode in 32-bits (cnn.cc:37:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'pool_features2' with compact=bit mode in 32-bits (cnn.cc:38:34)
INFO: [HLS 214-241] Aggregating stream-of-blocks variable 'flat_array' with compact=bit mode in 32-bits (cnn.cc:39:33)
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 32-bits (cnn.cc:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:56:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:56:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 48.441 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.119 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights' in dimension 3 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop col_loop (conv.cc:30)  of function 'convolution_layer1'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (conv.cc:55)  of function 'convolution_layer2'.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop4' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop5' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop6' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop7' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop8' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop9' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop10' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop11' (conv.cc:26:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'dot_prod' in a dataflow region ( 'dataflow_in_loop_col_loop12' (conv.cc:31:2)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop12154' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc200'
	 'Block_entry_proc_proc'
	 'conv1op.10174'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop11155' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc201'
	 'Block_entry_proc_proc98'
	 'conv1op.11175'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop10156' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc202'
	 'Block_entry_proc_proc100'
	 'conv1op.12176'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop9157' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry_proc_proc102'
	 'conv1op.13177'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop8158' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc194'
	 'Block_entry_proc_proc104'
	 'conv1op.14178'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop7159' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc195'
	 'Block_entry_proc_proc106'
	 'conv1op.15179'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop6160' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc196'
	 'Block_entry_proc_proc108'
	 'conv1op.16180'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop5161' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc197'
	 'Block_entry_proc_proc110'
	 'conv1op.17181'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop4162' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc198'
	 'Block_entry_proc_proc112'
	 'conv1op.18182'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_col_loop163' (conv.cc:6:2), detected/extracted 3 process function(s): 
	 'entry_proc199'
	 'Block_entry_proc_proc114'
	 'conv1op183'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_321144' (conv.cc:56:2), detected/extracted 1 process function(s): 
	 'conv2op.1164'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_320145' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.2165'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_319146' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.3166'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_318147' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.4167'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_317148' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.5168'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_316149' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.6169'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_315150' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.7170'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_314151' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.8171'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_313152' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op.9172'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_3153' (conv.cc:52:2), detected/extracted 1 process function(s): 
	 'conv2op173'.
INFO: [XFORM 203-712] Applying dataflow to function 'forward' (cnn.cc:41:1), detected/extracted 8 process function(s): 
	 'entry_proc203'
	 'normalization_and_padding'
	 'convolution_layer1'
	 'max_pool1_layer'
	 'convolution_layer2'
	 'max_pool2_layer'
	 'flatten_layer'
	 'dense_layer'.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn' (cnn.cc:6:1), detected/extracted 3 process function(s): 
	 'entry_proc204'
	 'write_to_stream'
	 'forward'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'VITIS_LOOP_52_1' in function 'convolution_layer2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'filter_loop' in function 'convolution_layer1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<33, 17>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<33, 17>' (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:43:1)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.839 seconds; current allocated memory: 1.162 GB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc114' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop163' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc112' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop4162' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc110' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop5161' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc108' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop6160' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc106' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop7159' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc104' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop8158' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc102' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop9157' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc100' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop10156' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc98' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop11155' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Block_entry_proc_proc' (conv.cc:31:30) in function 'dataflow_in_loop_col_loop12154' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:56:26) in function 'write_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (utils.cc:8:21) in function 'normalization_and_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_over_rows' (pool.cc:47:18) in function 'max_pool2_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op173'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op173'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.9172'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.9172'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.8171'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.8171'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.7170'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.7170'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.6169'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.6169'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.5168'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.5168'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.4167'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.4167'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.3166'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.3166'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.2165'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.2165'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (conv.cc:69:20) in function 'conv2op.1164'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (conv.cc:68:19) in function 'conv2op.1164'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op183'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.18182'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.17181'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.16180'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.15179'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.14178'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.13177'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.12176'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.11175'.
INFO: [XFORM 203-541] Flattening a loop nest 'kr_loop' (conv.cc:6:14) in function 'conv1op.10174'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.10174 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop12154 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop12154 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc31 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc31 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.11175 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop11155 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop11155 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc32 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc32 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.12176 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop10156 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop10156 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc33 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc33 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.13177 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop9157 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop9157 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc34 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc34 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.14178 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop8158 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop8158 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc35 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc35 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.15179 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop7159 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop7159 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc36 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc36 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.16180 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop6160 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop6160 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc37 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.17181 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop5161 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop5161 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc38 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc38 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op.18182 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop4162 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop4162 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc39 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc39 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conv1op183 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_col_loop163 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_col_loop163 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc40 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc40 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_321144 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_321144 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_320145 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_320145 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc22 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc22 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_319146 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_319146 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc23 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc23 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_318147 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_318147 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc24 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_317148 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_317148 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc25 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_316149 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_316149 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc26 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc26 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_315150 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_315150 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc27 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc27 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_314151 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_314151 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc28 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_313152 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_313152 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc29 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc29 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_55_3153 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_55_3153 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_parent_loop_proc30 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.421 seconds; current allocated memory: 2.573 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1op.10174_Pipeline_kr_loop_kc_loop' to 'conv1op_10174_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.10174' to 'conv1op_10174'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.11175_Pipeline_kr_loop_kc_loop' to 'conv1op_11175_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.11175' to 'conv1op_11175'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.12176_Pipeline_kr_loop_kc_loop' to 'conv1op_12176_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.12176' to 'conv1op_12176'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.13177_Pipeline_kr_loop_kc_loop' to 'conv1op_13177_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.13177' to 'conv1op_13177'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.14178_Pipeline_kr_loop_kc_loop' to 'conv1op_14178_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.14178' to 'conv1op_14178'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.15179_Pipeline_kr_loop_kc_loop' to 'conv1op_15179_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.15179' to 'conv1op_15179'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.16180_Pipeline_kr_loop_kc_loop' to 'conv1op_16180_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.16180' to 'conv1op_16180'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.17181_Pipeline_kr_loop_kc_loop' to 'conv1op_17181_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.17181' to 'conv1op_17181'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.18182_Pipeline_kr_loop_kc_loop' to 'conv1op_18182_Pipeline_kr_loop_kc_loop'.
WARNING: [SYN 201-103] Legalizing function name 'conv1op.18182' to 'conv1op_18182'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.1164' to 'conv2op_1164'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.2165' to 'conv2op_2165'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.3166' to 'conv2op_3166'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.4167' to 'conv2op_4167'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.5168' to 'conv2op_5168'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.6169' to 'conv2op_6169'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.7170' to 'conv2op_7170'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.8171' to 'conv2op_8171'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' to 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2op.9172' to 'conv2op_9172'.
WARNING: [SYN 201-103] Legalizing function name 'exp<33, 17>' to 'exp_33_17_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.769 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalization_and_padding8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_10174_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 2.584 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_10174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.296 seconds; current allocated memory: 2.584 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop12154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 2.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 2.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 2.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_11175_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 2.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 2.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_11175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 2.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop11155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 2.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 2.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_12176_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 2.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 2.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_12176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.318 seconds; current allocated memory: 2.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 2.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop10156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 2.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 2.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 2.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 2.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 2.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_13177_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.321 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_13177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop9157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_14178_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_14178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop8158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.206 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_15179_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_15179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 2.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop7159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_16180_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 2.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 2.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_16180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 2.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.226 seconds; current allocated memory: 2.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop6160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 2.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_17181_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 2.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_17181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.351 seconds; current allocated memory: 2.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop5161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 2.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 2.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 2.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 2.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 2.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 2.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.192 seconds; current allocated memory: 2.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_18182_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 2.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 2.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op_18182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 2.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 2.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop4162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 2.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 2.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.275 seconds; current allocated memory: 2.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op183_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kr_loop_kc_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'kr_loop_kc_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 2.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1op183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 2.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 2.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_col_loop163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 2.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.251 seconds; current allocated memory: 2.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 2.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 2.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_85', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_16_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_18_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_20_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.089 seconds; current allocated memory: 2.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.851 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_141', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_30_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_32_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows102' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_34_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.765 seconds; current allocated memory: 2.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.979 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_197', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_44_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_46_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows103' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_48_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.607 seconds; current allocated memory: 2.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 2.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_253', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_58_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_60_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows104' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_62_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.883 seconds; current allocated memory: 2.621 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 2.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_308', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_71_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_73_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows105' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_75_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.474 seconds; current allocated memory: 2.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 2.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_271', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_59_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_61_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows106' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_63_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.244 seconds; current allocated memory: 2.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.832 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_218', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_46_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_48_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows107' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_50_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.667 seconds; current allocated memory: 2.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.844 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_165', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_33_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_35_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows108' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_37_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.287 seconds; current allocated memory: 2.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 2.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_112', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_20_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_22_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows109' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_24_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.526 seconds; current allocated memory: 2.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer_Pipeline_loop_over_rows110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:18) on array 'in_features' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('max', pool.cc:22) on array 'in_features' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'load' operation ('in_features_load_59', pool.cc:22) on array 'in_features' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_7_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_9_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'out_features'.
WARNING: [HLS 200-885] The II Violation in module 'max_pool1_layer_Pipeline_loop_over_rows110' (loop 'loop_over_rows'): Unable to schedule 'store' operation ('out_features_addr_11_write_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'out_features'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'loop_over_rows'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.396 seconds; current allocated memory: 2.643 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.249 seconds; current allocated memory: 2.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 2.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_1164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 2.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 2.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_321144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 2.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 2.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 2.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_2165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 2.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 2.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_320145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 2.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 2.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 2.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 2.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 2.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 2.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_3166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 2.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_319146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 2.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 2.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.257 seconds; current allocated memory: 2.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 2.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 2.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_4167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 2.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_318147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 2.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 2.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 2.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 2.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_5168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 2.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 2.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_317148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_72) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.304 seconds; current allocated memory: 2.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 2.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 2.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_6169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 2.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_316149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 2.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 2.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.269 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_7170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_315150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 2.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 2.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 2.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 2.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 2.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_8171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 2.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 2.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_314151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.323 seconds; current allocated memory: 2.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 2.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 2.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 2.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 2.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.664 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op_9172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 2.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_313152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 2.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 2.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 2.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln73_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 2.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 2.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2op173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'gep'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 2.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_3153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 2.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 2.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.644 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 2.670 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 2.671 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 2.672 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 2.672 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 2.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 2.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.319 seconds; current allocated memory: 2.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 2.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 2.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 2.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 2.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 2.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln59_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_features'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_over_rows_loop_over_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_over_rows_loop_over_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.751 seconds; current allocated memory: 2.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 2.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 2.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 2.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 2.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 2.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 2.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 2.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 2.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.542 seconds; current allocated memory: 2.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 2.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 2.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 2.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 2.683 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 2.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 2.683 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.294 seconds; current allocated memory: 2.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 2.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 2.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 2.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 2.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 2.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 2.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 2.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_12_2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 2.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.364 seconds; current allocated memory: 2.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_33_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<33, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'exp<33, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 2.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 2.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 64, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 2.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 2.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 2.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 2.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_dense_layer_U0 (from entry_proc203_U0 to dense_layer_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 2.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.494 seconds; current allocated memory: 2.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.726 seconds; current allocated memory: 2.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc204'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.792 seconds; current allocated memory: 2.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/m_axi_INPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols/img_stream_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 2.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.562 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalization_and_padding8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_48s_50ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalization_and_padding8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 2.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc200'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.105 seconds; current allocated memory: 2.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_10174_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_10174_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_10174_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_10174_Pipeline_kr_loop_kc_loop'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv1op_10174_Pipeline_kr_loop_kc_loop_conv1_weights_8_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 2.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_10174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_10174/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_10174'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv1op_10174_conv1_biases61_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop12154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop12154'.
INFO: [RTMG 210-285] Implementing FIFO 'r_c_U(cnn_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_i_c_U(cnn_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_10174_U0_U(cnn_start_for_conv1op_10174_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.369 seconds; current allocated memory: 2.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 2.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.573 seconds; current allocated memory: 2.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc201'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 2.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_11175_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_11175_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_11175_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_11175_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_11175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_11175/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_11175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.284 seconds; current allocated memory: 2.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop11155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop11155'.
INFO: [RTMG 210-285] Implementing FIFO 'r_19_c_U(cnn_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_15_i_c_U(cnn_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_11175_U0_U(cnn_start_for_conv1op_11175_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.276 seconds; current allocated memory: 2.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc202'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_12176_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_12176_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_12176_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_12176_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 2.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_12176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_12176/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_12176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.189 seconds; current allocated memory: 2.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop10156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop10156'.
INFO: [RTMG 210-285] Implementing FIFO 'r_21_c_U(cnn_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_17_i_c_U(cnn_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_12176_U0_U(cnn_start_for_conv1op_12176_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.852 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 2.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 2.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_13177_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_13177_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_13177_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_13177_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 2.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_13177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_13177/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_13177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.158 seconds; current allocated memory: 2.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop9157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop9157'.
INFO: [RTMG 210-285] Implementing FIFO 'r_23_c_U(cnn_fifo_w5_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_19_i_c_U(cnn_fifo_w5_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_13177_U0_U(cnn_start_for_conv1op_13177_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.351 seconds; current allocated memory: 2.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.616 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 2.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_14178_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_14178_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_14178_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_14178_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 2.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_14178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_14178/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_14178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.176 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop8158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop8158'.
INFO: [RTMG 210-285] Implementing FIFO 'r_25_c_U(cnn_fifo_w5_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_21_i_c_U(cnn_fifo_w5_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_14178_U0_U(cnn_start_for_conv1op_14178_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.817 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_15179_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_15179_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_15179_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_15179_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_15179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_15179/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_15179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.161 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop7159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop7159'.
INFO: [RTMG 210-285] Implementing FIFO 'r_27_c_U(cnn_fifo_w5_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_23_i_c_U(cnn_fifo_w5_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_15179_U0_U(cnn_start_for_conv1op_15179_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.475 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.548 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_16180_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_16180_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_16180_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_16180_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_16180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_16180/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_16180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.163 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop6160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop6160'.
INFO: [RTMG 210-285] Implementing FIFO 'r_29_c_U(cnn_fifo_w5_d3_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_25_i_c_U(cnn_fifo_w5_d3_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_16180_U0_U(cnn_start_for_conv1op_16180_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.832 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_17181_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_17181_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_17181_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_17181_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_17181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_17181/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_17181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.223 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop5161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop5161'.
INFO: [RTMG 210-285] Implementing FIFO 'r_31_c_U(cnn_fifo_w5_d3_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_27_i_c_U(cnn_fifo_w5_d3_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_17181_U0_U(cnn_start_for_conv1op_17181_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.229 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.565 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_18182_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op_18182_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_18182_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_18182_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op_18182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op_18182/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op_18182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.156 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop4162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x6' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop4162'.
INFO: [RTMG 210-285] Implementing FIFO 'r_33_c_U(cnn_fifo_w5_d3_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_29_i_c_U(cnn_fifo_w5_d3_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op_18182_U0_U(cnn_start_for_conv1op_18182_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.879 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op183_Pipeline_kr_loop_kc_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1op183_Pipeline_kr_loop_kc_loop' pipeline 'kr_loop_kc_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op183_Pipeline_kr_loop_kc_loop/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op183_Pipeline_kr_loop_kc_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.584 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1op183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1op183/features_write' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1op183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.242 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_col_loop163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_col_loop163'.
INFO: [RTMG 210-285] Implementing FIFO 'r_35_c_U(cnn_fifo_w5_d3_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_31_i_c_U(cnn_fifo_w5_d3_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_c_U(cnn_fifo_w5_d3_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1op183_U0_U(cnn_start_for_conv1op183_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.355 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.925 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.451 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows102' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows102/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows102/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.153 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows103' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows103/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows103/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.204 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows104' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows104/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows104/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 8.252 seconds; current allocated memory: 2.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows105' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows105/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows105/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 5 seconds. Elapsed time: 8.162 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows106' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows106/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows106/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.131 seconds; current allocated memory: 2.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows107' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows107/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows107/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 8.194 seconds; current allocated memory: 2.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows108' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows108/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows108/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.162 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows109' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows109/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows109/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 5 seconds. Elapsed time: 8.261 seconds; current allocated memory: 2.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer_Pipeline_loop_over_rows110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool1_layer_Pipeline_loop_over_rows110' pipeline 'loop_over_rows' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows110/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool1_layer_Pipeline_loop_over_rows110/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer_Pipeline_loop_over_rows110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.236 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool1_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 7.727 seconds; current allocated memory: 2.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights88_ROM_AUTO_1R' to 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv2op_1164_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.339 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_1164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_1164/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_1164'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv2op_1164_conv2_biases79_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 1.803 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_321144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_321144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 2.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights89_ROM_AUTO_1R' to 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_2165_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.945 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_2165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_2165/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_2165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.769 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_320145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_320145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 2.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.637 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights90_ROM_AUTO_1R' to 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_3166_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_3166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_3166/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_3166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.749 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_319146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_319146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.674 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights91_ROM_AUTO_1R' to 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_4167_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 2.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_4167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_4167/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_4167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.749 seconds; current allocated memory: 2.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_318147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_318147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.892 seconds; current allocated memory: 2.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 2.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights92_ROM_AUTO_1R' to 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_5168_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 2.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_5168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_5168/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_5168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 1.787 seconds; current allocated memory: 2.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_317148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_317148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 2.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.673 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights93_ROM_AUTO_1R' to 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wg8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_6169_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_6169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_6169/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_6169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.815 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_316149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_316149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.661 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 2.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights94_ROM_AUTO_1R' to 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_whbi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_7170_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 2.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_7170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_7170/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_7170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.758 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_315150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_315150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.918 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights95_ROM_AUTO_1R' to 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wibs' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_8171_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_8171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_8171/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_8171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 1.869 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_314151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_314151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.678 seconds; current allocated memory: 2.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights96_ROM_AUTO_1R' to 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_wjbC' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_9172_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op_9172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op_9172/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op_9172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.761 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_313152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_313152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.709 seconds; current allocated memory: 2.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weights_ROM_AUTO_1R' to 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_conv2_weikbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3/image_r_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op173_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2op173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2op173/gep_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2op173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_3153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_3153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.917 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.101 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.098 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.903 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.906 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.916 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.302 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.161 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.093 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101' pipeline 'loop_over_rows_loop_over_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101/in_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101/out_features_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer_Pipeline_loop_over_rows_loop_over_col101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.947 seconds; current allocated memory: 3.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.693 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.468 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.335 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_9ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_10ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.393 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114' pipeline 'VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114/pool_features_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114/flat_array_write' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_6ns_10ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer_Pipeline_VITIS_LOOP_16_2_VITIS_LOOP_17_3114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.118 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2_dense_weights_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2115' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2115/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2115'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2115_dense_weights_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.146 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2116' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2116/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2116'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2116_dense_weights_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2117' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2117/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2117'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2117_dense_weights_3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2118' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2118/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2118'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2118_dense_weights_4_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2119' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2119/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2119'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2119_dense_weights_5_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.135 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2120' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2120/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2120'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2120_dense_weights_6_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2121' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2121/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2121'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2121_dense_weights_7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.307 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2122' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2122/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2122'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2122_dense_weights_8_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_12_2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_12_2123' pipeline 'VITIS_LOOP_12_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_12_2123/flat_array_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_12_2123'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_Pipeline_VITIS_LOOP_12_2123_dense_weights_9_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.356 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_33_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_33_17_s' pipeline 'exp<33, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_47ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_33_17_s'.
INFO: [RTMG 210-279] Implementing memory 'cnn_exp_33_17_s_f_x_msb_3_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_exp_33_17_s_f_x_msb_2_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_exp_33_17_s_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.189 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.864 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_49ns_32s_32_53_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_Pipeline_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_25_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_layer_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_Pipeline_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.427 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_layer_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward/m_axi_OUTPUT_r_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-741] Implementing PIPO cnn_forward_padded_image_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_padded_image_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_features1_RAM_1WNR_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_features1_RAM_1WNR_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_pool_features1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_pool_features1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cnn_forward_features2_RAM_1WNR_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_features2_RAM_1WNR_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO cnn_forward_pool_features2_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_pool_features2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prediction_c_U(cnn_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convolution_layer1_U0_U(cnn_start_for_convolution_layer1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pool1_layer_U0_U(cnn_start_for_max_pool1_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convolution_layer2_U0_U(cnn_start_for_convolution_layer2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pool2_layer_U0_U(cnn_start_for_max_pool2_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flatten_layer_U0_U(cnn_start_for_flatten_layer_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.346 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'prediction' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-741] Implementing PIPO cnn_img_stream_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'cnn_img_stream_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prediction_c_U(cnn_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_forward_U0_U(cnn_start_for_forward_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.048 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13 seconds. CPU system time: 12 seconds. Elapsed time: 35.201 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18 seconds. CPU system time: 6 seconds. Elapsed time: 30.831 seconds; current allocated memory: 3.110 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 300 seconds. CPU system time: 194 seconds. Elapsed time: 731.556 seconds; current allocated memory: 2.037 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.553 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 8.406 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 62.261 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 44.861 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 98.409 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 62.045 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.543 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 31.405 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 101.226 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 92.71 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.825 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 93.492 seconds; current allocated memory: 0.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 97.535 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 92.823 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 12.138 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 8.005 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 112.835 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.59 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 98.076 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 93.231 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 178.021 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 5.372 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 4.397 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.372 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.191 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 141.998 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 4.658 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 187.464 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 95.173 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 184.32 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 95.319 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 5.027 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 103.55 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 93.439 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 9.212 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 77.403 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 135.029 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 98.835 seconds; current allocated memory: 0.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 140.621 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 142.84 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 140.027 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 138.812 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 108.155 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 11.138 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 142.5 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 201.708 seconds; current allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 189.388 seconds; current allocated memory: 0.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 183.808 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 185.447 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 138.347 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 258.045 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 226.524 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 142.574 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 146.734 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 137.231 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 135.26 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 135.102 seconds; current allocated memory: 0.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 139.316 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 44.535 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 102.572 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 219.58 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 140.178 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 138.719 seconds; current allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 135.776 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 8.047 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 153.091 seconds; current allocated memory: 0.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.781 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 56.474 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 5.497 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 8 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 15.831 seconds; current allocated memory: 0.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 8.133 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 16.367 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 11.814 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 15.757 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 17.068 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 28.243 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 18.098 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 23.314 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 15.961 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 16.27 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 16.951 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 16.626 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 23.711 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 241.914 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 236.636 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 236.93 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 249.156 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 248.733 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 268.904 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 57.62 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 29.19 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 25.786 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 19.576 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 39.749 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 74.533 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 65.063 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 64.593 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 15 seconds. CPU system time: 3 seconds. Elapsed time: 58.587 seconds; current allocated memory: 0.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 19.903 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 19.813 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.591 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 23.907 seconds; current allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 23.895 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 29.109 seconds; current allocated memory: 0.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 7.354 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 28.86 seconds; current allocated memory: 0.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 214.342 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 128.101 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 201.625 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 217.444 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 126.79 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 52.68 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 211.633 seconds; current allocated memory: 0.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 52.808 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,0xFFFFFFFF -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 220.714 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (activation.cc:27:15)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.874 seconds; current allocated memory: 0.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:76:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (conv.cc:31:58)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 66.115 seconds; current allocated memory: 6.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
