Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: apb_spi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "apb_spi.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "apb_spi"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : apb_spi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vboxsvr\ra\ambaspi\spi_shr.v" into library work
Parsing module <spi_shr>.
Analyzing Verilog file "\\vboxsvr\ra\ambaspi\config.v" into library work
Parsing module <cfg>.
Analyzing Verilog file "\\vboxsvr\ra\ambaspi\spi_if.v" into library work
Parsing module <spi_if>.
Analyzing Verilog file "\\vboxsvr\ra\ambaspi\apb_spi.v" into library work
Parsing module <apb_spi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <apb_spi>.

Elaborating module <spi_if>.
WARNING:HDLCompiler:413 - "\\vboxsvr\ra\ambaspi\spi_if.v" Line 59: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <cfg>.

Elaborating module <spi_shr>.
WARNING:HDLCompiler:413 - "\\vboxsvr\ra\ambaspi\spi_shr.v" Line 46: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "\\vboxsvr\ra\ambaspi\spi_shr.v" Line 46: Assignment to dout ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsvr\ra\ambaspi\spi_shr.v" Line 47: Assignment to out ignored, since the identifier is never used
WARNING:HDLCompiler:1499 - "\\vboxsvr\ra\ambaspi\spi_shr.v" Line 21: Empty module <spi_shr> remains a black box.
WARNING:HDLCompiler:413 - "\\vboxsvr\ra\ambaspi\spi_if.v" Line 129: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:Xst:2972 - "\\vboxsvr\ra\ambaspi\spi_if.v" line 88. All outputs of instance <shr> of block <spi_shr> are unconnected in block <spi_if>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <apb_spi>.
    Related source file is "\\vboxsvr\ra\ambaspi\apb_spi.v".
        DATA_ADDR = 1
        CMD_ADDR = 2
WARNING:Xst:647 - Input <pwdata<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <prdata<31>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<30>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<29>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<28>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<27>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<26>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<25>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<24>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<23>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<22>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<21>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<20>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<19>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<18>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<17>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<16>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<15>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<14>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<13>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<12>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<11>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<10>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<9>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<8>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<7>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<6>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<5>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<4>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<3>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<2>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<1>> created at line 70
    Found 1-bit tristate buffer for signal <prdata<0>> created at line 70
    Summary:
	inferred  32 Tristate(s).
Unit <apb_spi> synthesized.

Synthesizing Unit <spi_if>.
    Related source file is "\\vboxsvr\ra\ambaspi\spi_if.v".
        S_IDLE = 4'b0000
        S_START = 4'b0001
        S_TRANSMIT = 4'b0010
        S_DONE = 4'b0011
WARNING:Xst:653 - Signal <dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mosi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <clock_last>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <bit_cntr>.
    Found 1-bit register for signal <csn>.
    Found 4-bit register for signal <clock_cntr>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_rd_OR_2_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clock_cntr[3]_GND_2_o_add_1_OUT> created at line 59.
    Found 3-bit subtractor for signal <GND_2_o_GND_2_o_sub_13_OUT<2:0>> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <clock> created at line 62.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_if> synthesized.

Synthesizing Unit <cfg>.
    Related source file is "\\vboxsvr\ra\ambaspi\config.v".
    Found 8-bit register for signal <cfg_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <cfg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <cfg_reg_7> of sequential type is unconnected in block <conf>.

Synthesizing (advanced) Unit <spi_if>.
The following registers are absorbed into counter <bit_cntr>: 1 register on signal <bit_cntr>.
The following registers are absorbed into counter <clock_cntr>: 1 register on signal <clock_cntr>.
Unit <spi_if> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <spi/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------

Optimizing unit <cfg> ...

Optimizing unit <apb_spi> ...

Optimizing unit <spi_if> ...
WARNING:Xst:2677 - Node <spi/conf/cfg_reg_7> of sequential type is unconnected in block <apb_spi>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block apb_spi, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : apb_spi.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 40
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 7
#      LUT3                        : 9
#      LUT4                        : 3
#      LUT5                        : 4
#      LUT6                        : 13
#      MUXF7                       : 1
# FlipFlops/Latches                : 18
#      FDR                         : 11
#      FDRE                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 27
#      OBUF                        : 8
#      OBUFT                       : 32

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of  11440     0%  
 Number of Slice LUTs:                   38  out of   5720     0%  
    Number used as Logic:                38  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:      27  out of     40    67%  
   Number with an unused LUT:             2  out of     40     5%  
   Number of fully used LUT-FF pairs:    11  out of     40    27%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          94
 Number of bonded IOBs:                  68  out of    102    66%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk                               | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.604ns (Maximum Frequency: 277.481MHz)
   Minimum input arrival time before clock: 6.136ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: 7.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pclk'
  Clock period: 3.604ns (frequency: 277.481MHz)
  Total number of paths / destination ports: 126 / 11
-------------------------------------------------------------------------
Delay:               3.604ns (Levels of Logic = 3)
  Source:            spi/conf/cfg_reg_5 (FF)
  Destination:       spi/bit_cntr_2 (FF)
  Source Clock:      pclk rising
  Destination Clock: pclk rising

  Data Path: spi/conf/cfg_reg_5 to spi/bit_cntr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.944  spi/conf/cfg_reg_5 (spi/conf/cfg_reg_5)
     LUT6:I0->O            6   0.203   0.745  spi/Mmux_clock11 (spi/clock)
     LUT2:I1->O            3   0.205   0.755  spi/clock_rising1 (spi/clock_rising)
     LUT6:I4->O            1   0.203   0.000  spi/bit_cntr_1_glue_set (spi/bit_cntr_1_glue_set)
     FDR:D                     0.102          spi/bit_cntr_1
    ----------------------------------------
    Total                      3.604ns (1.160ns logic, 2.444ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk'
  Total number of paths / destination ports: 461 / 37
-------------------------------------------------------------------------
Offset:              6.136ns (Levels of Logic = 6)
  Source:            paddr<12> (PAD)
  Destination:       spi/csn (FF)
  Destination Clock: pclk rising

  Data Path: paddr<12> to spi/csn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  paddr_12_IBUF (paddr_12_IBUF)
     LUT5:I0->O            4   0.203   0.912  cmd31 (cmd3)
     LUT5:I2->O            5   0.205   1.079  cmd34 (cmd_bdd0)
     LUT6:I0->O            1   0.203   0.944  spi/csn_glue_set_SW1 (N13)
     LUT6:I0->O            1   0.203   0.000  spi/csn_glue_set_G (N17)
     MUXF7:I1->O           1   0.140   0.000  spi/csn_glue_set (spi/csn_glue_set)
     FDR:D                     0.102          spi/csn
    ----------------------------------------
    Total                      6.136ns (2.278ns logic, 3.858ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk'
  Total number of paths / destination ports: 20 / 6
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            spi/clock_last (FF)
  Destination:       sclk (PAD)
  Source Clock:      pclk rising

  Data Path: spi/clock_last to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.021  spi/clock_last (spi/clock_last)
     LUT5:I1->O            1   0.203   0.579  spi/Mxor_sclk_xo<0>1 (sclk_OBUF)
     OBUF:I->O                 2.571          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 610 / 33
-------------------------------------------------------------------------
Delay:               7.328ns (Levels of Logic = 4)
  Source:            paddr<12> (PAD)
  Destination:       prdata<31> (PAD)

  Data Path: paddr<12> to prdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  paddr_12_IBUF (paddr_12_IBUF)
     LUT5:I0->O            4   0.203   0.912  cmd31 (cmd3)
     LUT6:I3->O           32   0.205   1.291  rd_inv1 (rd_inv)
     OBUFT:T->O                2.571          prdata_31_OBUFT (prdata<31>)
    ----------------------------------------
    Total                      7.328ns (4.201ns logic, 3.127ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk           |    3.604|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.54 secs
 
--> 

Total memory usage is 146540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

