{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389685886361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389685886362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 16:51:25 2014 " "Processing started: Tue Jan 14 16:51:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389685886362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389685886362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PICO16a_system -c PICO16a_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off PICO16a_system -c PICO16a_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389685886363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1389685887257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/testram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/testram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testram_vga " "Found entity 1: testram_vga" {  } { { "rtl/testram_vga.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_cnt_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_cnt_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_cnt_VGA " "Found entity 1: dev_cnt_VGA" {  } { { "rtl/dev_cnt_VGA.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_VGA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_interface_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_interface_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_interface_VGA " "Found entity 1: dev_interface_VGA" {  } { { "rtl/dev_interface_VGA.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887803 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "char_disp_ctrl.v(62) " "Verilog HDL Module Instantiation warning at char_disp_ctrl.v(62): ignored dangling comma in List of Port Connections" {  } { { "rtl/char_disp_ctrl.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1389685887834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/char_disp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/char_disp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_disp_ctrl " "Found entity 1: char_disp_ctrl" {  } { { "rtl/char_disp_ctrl.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "rtl/char_rom.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "rtl/frame_buffer.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/VGA_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/VGA_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685887952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685887952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "rtl/timer.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/timer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_cnt_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_cnt_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_cnt_timer " "Found entity 1: dev_cnt_timer" {  } { { "rtl/dev_cnt_timer.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_timer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_cnt_key3int.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_cnt_key3int.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_cnt_key3int " "Found entity 1: dev_cnt_key3int" {  } { { "rtl/dev_cnt_key3int.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_key3int.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_int.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_int " "Found entity 1: key_int" {  } { { "rtl/key_int.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/key_int.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/testram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/testram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "rtl/testram.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/LCD_raw_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/LCD_raw_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_raw_controller " "Found entity 1: LCD_raw_controller" {  } { { "rtl/LCD_raw_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/LCD_raw_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dpram8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dpram8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram8x32 " "Found entity 1: dpram8x32" {  } { { "rtl/dpram8x32.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_interface_LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_interface_LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_interface_LCD " "Found entity 1: dev_interface_LCD" {  } { { "rtl/dev_interface_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_cnt_LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_cnt_LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_cnt_LCD " "Found entity 1: dev_cnt_LCD" {  } { { "rtl/dev_cnt_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_LCD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_interface_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_interface_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_interface_7seg " "Found entity 1: dev_interface_7seg" {  } { { "rtl/dev_interface_7seg.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sevenseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sevenseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_dec " "Found entity 1: sevenseg_dec" {  } { { "rtl/sevenseg_dec.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/sevenseg_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adrs_dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adrs_dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adrs_dec_7seg " "Found entity 1: adrs_dec_7seg" {  } { { "rtl/adrs_dec_7seg.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/adrs_dec_7seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dev_cnt_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dev_cnt_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_cnt_7seg " "Found entity 1: dev_cnt_7seg" {  } { { "rtl/dev_cnt_7seg.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888425 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "memory memory.v(20) " "Verilog Module Declaration warning at memory.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"memory\"" {  } { { "rtl/memory.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1389685888450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "rtl/memory.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/memory_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/memory_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "rtl/memory_lpm.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pico16a.v 5 5 " "Found 5 design units, including 5 entities, in source file rtl/pico16a.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico16a " "Found entity 1: pico16a" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888562 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888562 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888562 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu16 " "Found entity 4: alu16" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888562 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PICO16a_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PICO16a_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 PICO16a_system " "Found entity 1: PICO16a_system" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/util_genClk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/util_genClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 genClk " "Found entity 1: genClk" {  } { { "rtl/util_genClk.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/util_genClk.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/util_register.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/util_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "rtl/util_register.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/util_register.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/util_register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/util_register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "rtl/util_register_1bit.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/util_register_1bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685888696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685888696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intreq_key3 key_int.v(113) " "Verilog HDL Implicit Net warning at key_int.v(113): created implicit net for \"intreq_key3\"" {  } { { "rtl/key_int.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/key_int.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1389685888696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td_reset PICO16a_system.v(125) " "Verilog HDL Implicit Net warning at PICO16a_system.v(125): created implicit net for \"td_reset\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1389685888696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PICO16a_system " "Elaborating entity \"PICO16a_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1389685889056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "td_reset PICO16a_system.v(125) " "Verilog HDL or VHDL warning at PICO16a_system.v(125): object \"td_reset\" assigned a value but never read" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irout PICO16a_system.v(103) " "Verilog HDL or VHDL warning at PICO16a_system.v(103): object \"irout\" assigned a value but never read" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PICO16a_system.v(61) " "Output port \"HEX4\" at PICO16a_system.v(61) has no driver" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 PICO16a_system.v(62) " "Output port \"HEX5\" at PICO16a_system.v(62) has no driver" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 PICO16a_system.v(63) " "Output port \"HEX6\" at PICO16a_system.v(63) has no driver" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 PICO16a_system.v(64) " "Output port \"HEX7\" at PICO16a_system.v(64) has no driver" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1389685889066 "|PICO16a_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genClk genClk:gclk " "Elaborating entity \"genClk\" for hierarchy \"genClk:gclk\"" {  } { { "rtl/PICO16a_system.v" "gclk" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico16a pico16a:pico " "Elaborating entity \"pico16a\" for hierarchy \"pico16a:pico\"" {  } { { "rtl/PICO16a_system.v" "pico" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath pico16a:pico\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"pico16a:pico\|datapath:dp\"" {  } { { "rtl/pico16a.v" "dp" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register pico16a:pico\|datapath:dp\|register:ir " "Elaborating entity \"register\" for hierarchy \"pico16a:pico\|datapath:dp\|register:ir\"" {  } { { "rtl/pico16a.v" "ir" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pico16a:pico\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pico16a:pico\|datapath:dp\|regfile:rf\"" {  } { { "rtl/pico16a.v" "rf" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 pico16a:pico\|datapath:dp\|alu16:alu " "Elaborating entity \"alu16\" for hierarchy \"pico16a:pico\|datapath:dp\|alu16:alu\"" {  } { { "rtl/pico16a.v" "alu" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit pico16a:pico\|datapath:dp\|register_1bit:intrrupt_enable " "Elaborating entity \"register_1bit\" for hierarchy \"pico16a:pico\|datapath:dp\|register_1bit:intrrupt_enable\"" {  } { { "rtl/pico16a.v" "intrrupt_enable" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller pico16a:pico\|controller:cunit " "Elaborating entity \"controller\" for hierarchy \"pico16a:pico\|controller:cunit\"" {  } { { "rtl/pico16a.v" "cunit" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:rmem " "Elaborating entity \"memory\" for hierarchy \"memory:rmem\"" {  } { { "rtl/PICO16a_system.v" "rmem" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem memory:rmem\|mem:imem " "Elaborating entity \"mem\" for hierarchy \"memory:rmem\|mem:imem\"" {  } { { "rtl/memory.v" "imem" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:rmem\|mem:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\"" {  } { { "rtl/memory_lpm.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:rmem\|mem:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\"" {  } { { "rtl/memory_lpm.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685889700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:rmem\|mem:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rmem " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rmem\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685889702 ""}  } { { "rtl/memory_lpm.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685889702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofg1 " "Found entity 1: altsyncram_ofg1" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685889802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685889802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofg1 memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated " "Elaborating entity \"altsyncram_ofg1\" for hierarchy \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrb2 " "Found entity 1: altsyncram_lrb2" {  } { { "db/altsyncram_lrb2.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_lrb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685889934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685889934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrb2 memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|altsyncram_lrb2:altsyncram1 " "Elaborating entity \"altsyncram_lrb2\" for hierarchy \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|altsyncram_lrb2:altsyncram1\"" {  } { { "db/altsyncram_ofg1.tdf" "altsyncram1" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685889945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ofg1.tdf" "mgl_prim2" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685890975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685890982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919772013 " "Parameter \"NODE_NAME\" = \"1919772013\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685890983 ""}  } { { "db/altsyncram_ofg1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685890983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory:rmem\|mem:imem\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_cnt_7seg dev_cnt_7seg:dev7seg " "Elaborating entity \"dev_cnt_7seg\" for hierarchy \"dev_cnt_7seg:dev7seg\"" {  } { { "rtl/PICO16a_system.v" "dev7seg" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adrs_dec_7seg dev_cnt_7seg:dev7seg\|adrs_dec_7seg:adrs_dec " "Elaborating entity \"adrs_dec_7seg\" for hierarchy \"dev_cnt_7seg:dev7seg\|adrs_dec_7seg:adrs_dec\"" {  } { { "rtl/dev_cnt_7seg.v" "adrs_dec" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_7seg.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_interface_7seg dev_cnt_7seg:dev7seg\|dev_interface_7seg:for_hex0 " "Elaborating entity \"dev_interface_7seg\" for hierarchy \"dev_cnt_7seg:dev7seg\|dev_interface_7seg:for_hex0\"" {  } { { "rtl/dev_cnt_7seg.v" "for_hex0" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_7seg.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_dec dev_cnt_7seg:dev7seg\|dev_interface_7seg:for_hex0\|sevenseg_dec:segment0 " "Elaborating entity \"sevenseg_dec\" for hierarchy \"dev_cnt_7seg:dev7seg\|dev_interface_7seg:for_hex0\|sevenseg_dec:segment0\"" {  } { { "rtl/dev_interface_7seg.v" "segment0" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_7seg.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_cnt_LCD dev_cnt_LCD:dev_cnt_LCD " "Elaborating entity \"dev_cnt_LCD\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\"" {  } { { "rtl/PICO16a_system.v" "dev_cnt_LCD" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_interface_LCD dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd " "Elaborating entity \"dev_interface_LCD\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\"" {  } { { "rtl/dev_cnt_LCD.v" "lcd" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_LCD.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dev_interface_LCD.v(108) " "Verilog HDL assignment warning at dev_interface_LCD.v(108): truncated value with size 32 to match size of target (18)" {  } { { "rtl/dev_interface_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891225 "|PICO16a_system|dev_cnt_LCD:comb_71|dev_interface_LCD:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dev_interface_LCD.v(114) " "Verilog HDL assignment warning at dev_interface_LCD.v(114): truncated value with size 32 to match size of target (18)" {  } { { "rtl/dev_interface_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891225 "|PICO16a_system|dev_cnt_LCD:comb_71|dev_interface_LCD:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dev_interface_LCD.v(122) " "Verilog HDL assignment warning at dev_interface_LCD.v(122): truncated value with size 32 to match size of target (6)" {  } { { "rtl/dev_interface_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891225 "|PICO16a_system|dev_cnt_LCD:comb_71|dev_interface_LCD:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dev_interface_LCD.v(123) " "Verilog HDL assignment warning at dev_interface_LCD.v(123): truncated value with size 32 to match size of target (6)" {  } { { "rtl/dev_interface_LCD.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891225 "|PICO16a_system|dev_cnt_LCD:comb_71|dev_interface_LCD:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram8x32 dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram " "Elaborating entity \"dpram8x32\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\"" {  } { { "rtl/dev_interface_LCD.v" "scan_ram" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram8x32.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram8x32.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685891317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891319 ""}  } { { "rtl/dpram8x32.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685891319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lua2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lua2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lua2 " "Found entity 1: altsyncram_lua2" {  } { { "db/altsyncram_lua2.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_lua2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685891400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685891400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lua2 dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component\|altsyncram_lua2:auto_generated " "Elaborating entity \"altsyncram_lua2\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|dpram8x32:scan_ram\|altsyncram:altsyncram_component\|altsyncram_lua2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testram dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram " "Elaborating entity \"testram\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\"" {  } { { "rtl/dev_interface_LCD.v" "test_ram" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/testram.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/testram.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685891513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=LCD " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=LCD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891513 ""}  } { { "rtl/testram.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685891513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhf1 " "Found entity 1: altsyncram_vhf1" {  } { { "db/altsyncram_vhf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685891584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685891584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhf1 dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated " "Elaborating entity \"altsyncram_vhf1\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kua2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kua2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kua2 " "Found entity 1: altsyncram_kua2" {  } { { "db/altsyncram_kua2.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_kua2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685891677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685891677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kua2 dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|altsyncram_kua2:altsyncram1 " "Elaborating entity \"altsyncram_kua2\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|altsyncram_kua2:altsyncram1\"" {  } { { "db/altsyncram_vhf1.tdf" "altsyncram1" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vhf1.tdf" "mgl_prim2" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vhf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685891705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|testram:test_ram\|altsyncram:altsyncram_component\|altsyncram_vhf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1279476736 " "Parameter \"NODE_NAME\" = \"1279476736\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891705 ""}  } { { "db/altsyncram_vhf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685891705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_raw_controller dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|LCD_raw_controller:u0 " "Elaborating entity \"LCD_raw_controller\" for hierarchy \"dev_cnt_LCD:dev_cnt_LCD\|dev_interface_LCD:lcd\|LCD_raw_controller:u0\"" {  } { { "rtl/dev_interface_LCD.v" "u0" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_raw_controller.v(73) " "Verilog HDL assignment warning at LCD_raw_controller.v(73): truncated value with size 32 to match size of target (5)" {  } { { "rtl/LCD_raw_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/LCD_raw_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891720 "|PICO16a_system|dev_cnt_LCD:comb_71|dev_interface_LCD:lcd|LCD_raw_controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_cnt_key3int dev_cnt_key3int:dev_cnt_key3int " "Elaborating entity \"dev_cnt_key3int\" for hierarchy \"dev_cnt_key3int:dev_cnt_key3int\"" {  } { { "rtl/PICO16a_system.v" "dev_cnt_key3int" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_int dev_cnt_key3int:dev_cnt_key3int\|key_int:key3int_if " "Elaborating entity \"key_int\" for hierarchy \"dev_cnt_key3int:dev_cnt_key3int\|key_int:key3int_if\"" {  } { { "rtl/dev_cnt_key3int.v" "key3int_if" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_key3int.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_cnt_timer dev_cnt_timer:dev_cnt_timer " "Elaborating entity \"dev_cnt_timer\" for hierarchy \"dev_cnt_timer:dev_cnt_timer\"" {  } { { "rtl/PICO16a_system.v" "dev_cnt_timer" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer dev_cnt_timer:dev_cnt_timer\|timer:timer " "Elaborating entity \"timer\" for hierarchy \"dev_cnt_timer:dev_cnt_timer\|timer:timer\"" {  } { { "rtl/dev_cnt_timer.v" "timer" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_timer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_cnt_VGA dev_cnt_VGA:dev_cnt_VGA " "Elaborating entity \"dev_cnt_VGA\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\"" {  } { { "rtl/PICO16a_system.v" "dev_cnt_VGA" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev_interface_VGA dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga " "Elaborating entity \"dev_interface_VGA\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\"" {  } { { "rtl/dev_cnt_VGA.v" "vga" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_VGA.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|VGA_controller:vga_ctrl " "Elaborating entity \"VGA_controller\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|VGA_controller:vga_ctrl\"" {  } { { "rtl/dev_interface_VGA.v" "vga_ctrl" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_VGA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_controller.v(53) " "Verilog HDL assignment warning at VGA_controller.v(53): truncated value with size 32 to match size of target (22)" {  } { { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891865 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_controller.v(56) " "Verilog HDL assignment warning at VGA_controller.v(56): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891865 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_controller.v(57) " "Verilog HDL assignment warning at VGA_controller.v(57): truncated value with size 32 to match size of target (11)" {  } { { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891865 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_disp_ctrl dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl " "Elaborating entity \"char_disp_ctrl\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\"" {  } { { "rtl/dev_interface_VGA.v" "char_ctrl" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_VGA.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 char_disp_ctrl.v(64) " "Verilog HDL assignment warning at char_disp_ctrl.v(64): truncated value with size 32 to match size of target (10)" {  } { { "rtl/char_disp_ctrl.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891882 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 char_disp_ctrl.v(65) " "Verilog HDL assignment warning at char_disp_ctrl.v(65): truncated value with size 32 to match size of target (10)" {  } { { "rtl/char_disp_ctrl.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891882 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 char_disp_ctrl.v(66) " "Verilog HDL assignment warning at char_disp_ctrl.v(66): truncated value with size 32 to match size of target (10)" {  } { { "rtl/char_disp_ctrl.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389685891882 "|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom " "Elaborating entity \"char_rom\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\"" {  } { { "rtl/char_disp_ctrl.v" "c_rom" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/char_rom.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685891970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/char_rom.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685891974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rtl/char_rom.mif " "Parameter \"init_file\" = \"rtl/char_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685891975 ""}  } { { "rtl/char_rom.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685891975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1c1 " "Found entity 1: altsyncram_k1c1" {  } { { "db/altsyncram_k1c1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_k1c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685892057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685892057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1c1 dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component\|altsyncram_k1c1:auto_generated " "Elaborating entity \"altsyncram_k1c1\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|char_rom:c_rom\|altsyncram:altsyncram_component\|altsyncram_k1c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\"" {  } { { "rtl/char_disp_ctrl.v" "fb" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component\"" {  } { { "rtl/frame_buffer.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component\"" {  } { { "rtl/frame_buffer.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685892159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component " "Instantiated megafunction \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892161 ""}  } { { "rtl/frame_buffer.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685892161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8b2 " "Found entity 1: altsyncram_h8b2" {  } { { "db/altsyncram_h8b2.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_h8b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685892237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685892237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8b2 dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_h8b2:auto_generated " "Elaborating entity \"altsyncram_h8b2\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_h8b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testram_vga dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram " "Elaborating entity \"testram_vga\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\"" {  } { { "rtl/char_disp_ctrl.v" "test_ram" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/testram_vga.v" "altsyncram_component" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/testram_vga.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685892337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=vga " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892337 ""}  } { { "rtl/testram_vga.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685892337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8nf1 " "Found entity 1: altsyncram_8nf1" {  } { { "db/altsyncram_8nf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685892413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685892413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8nf1 dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated " "Elaborating entity \"altsyncram_8nf1\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8b2 " "Found entity 1: altsyncram_g8b2" {  } { { "db/altsyncram_g8b2.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_g8b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389685892503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389685892503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g8b2 dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|altsyncram_g8b2:altsyncram1 " "Elaborating entity \"altsyncram_g8b2\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|altsyncram_g8b2:altsyncram1\"" {  } { { "db/altsyncram_8nf1.tdf" "altsyncram1" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8nf1.tdf" "mgl_prim2" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389685892521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8nf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389685892527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"dev_cnt_VGA:dev_cnt_VGA\|dev_interface_VGA:vga\|char_disp_ctrl:char_ctrl\|testram_vga:test_ram\|altsyncram:altsyncram_component\|altsyncram_8nf1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1986486528 " "Parameter \"NODE_NAME\" = \"1986486528\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389685892528 ""}  } { { "db/altsyncram_8nf1.tdf" "" { Text "/home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389685892528 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1389685893406 "|PICO16a_system|clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk~synth " "Found clock multiplexer clk~synth" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1389685893406 "|PICO16a_system|clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk~synth " "Found clock multiplexer clk~synth" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1389685893406 "|PICO16a_system|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1389685893406 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[15\]\" " "Converted tri-state node \"to_cpu\[15\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[14\]\" " "Converted tri-state node \"to_cpu\[14\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[13\]\" " "Converted tri-state node \"to_cpu\[13\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[12\]\" " "Converted tri-state node \"to_cpu\[12\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[11\]\" " "Converted tri-state node \"to_cpu\[11\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[10\]\" " "Converted tri-state node \"to_cpu\[10\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[9\]\" " "Converted tri-state node \"to_cpu\[9\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[8\]\" " "Converted tri-state node \"to_cpu\[8\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[7\]\" " "Converted tri-state node \"to_cpu\[7\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[6\]\" " "Converted tri-state node \"to_cpu\[6\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[5\]\" " "Converted tri-state node \"to_cpu\[5\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[4\]\" " "Converted tri-state node \"to_cpu\[4\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[3\]\" " "Converted tri-state node \"to_cpu\[3\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[2\]\" " "Converted tri-state node \"to_cpu\[2\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[1\]\" " "Converted tri-state node \"to_cpu\[1\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"to_cpu\[0\]\" " "Converted tri-state node \"to_cpu\[0\]\" into a selector" {  } { { "rtl/pico16a.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v" 297 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1389685893458 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1389685893458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1389685894141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1389685895762 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1389685895865 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1389685895865 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 16 -1 0 } } { "rtl/VGA_controller.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389685895919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389685895919 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1389685896712 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1389685896712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389685896716 "|PICO16a_system|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1389685896716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1389685898322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1389685899480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1389685899480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "rtl/PICO16a_system.v" "" { Text "/home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1389685899744 "|PICO16a_system|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1389685899744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1881 " "Implemented 1881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1389685899746 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1389685899746 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1389685899746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1664 " "Implemented 1664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1389685899746 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1389685899746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1389685899746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389685899861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 16:51:39 2014 " "Processing ended: Tue Jan 14 16:51:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389685899861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389685899861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389685899861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389685899861 ""}
