0.6
2019.1
May 24 2019
15:06:07
D:/computer structure/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sim_1/new/testbench.v,1651662972,verilog,,,,testbench,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/adder.v,1651651738,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/alu.v,,adder,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/alu.v,1651663822,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/aludec.v,,alu,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/aludec.v,1651649222,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/controller.v,,aludec,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/controller.v,1651649070,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/datapath.v,1651662944,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/dmem.v,,datapath,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/dmem.v,1651650648,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/eqcmp.v,,dmem,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/eqcmp.v,1651653390,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopenr.v,,eqcmp,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopenr.v,1651655096,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopenrc.v,,flopenr,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopenrc.v,1651653132,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopr.v,,flopenrc,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/flopr.v,1651653046,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/floprc.v,,flopr,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/floprc.v,1651652480,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/hazard.v,,floprc,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/hazard.v,1651665446,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/imem.v,,hazard,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/imem.v,1651666854,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/maindec.v,,imem,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/maindec.v,1651649130,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mips.v,,maindec,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mips.v,1651667148,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mux2.v,,mips,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mux2.v,1651653594,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/mux3.v,1651668010,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/regfile.v,,mux3,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/regfile.v,1651725613,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/signext.v,,regfile,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/signext.v,1651652116,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/sl2.v,,signext,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/sl2.v,1651651894,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/top.v,,sl2,,,,,,,,
D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/top.v,1651663192,verilog,,D:/computer structure/pipeline_cpu/pipeline_cpu.srcs/sim_1/new/testbench.v,,top,,,,,,,,
