//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Sep  6 10:37:11 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  w_sprite_mode2_4,
  n1177_10,
  n1177_8,
  ff_border_detect_7,
  ff_v_active_8,
  w_status_transfer_ready,
  w_sprite_collision,
  w_status_border_detect,
  n127_3,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n964_35,
  n961_40,
  ff_busy,
  w_pulse2,
  n1061_22,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input w_sprite_mode2_4;
input n1177_10;
input n1177_8;
input ff_border_detect_7;
input ff_v_active_8;
input w_status_transfer_ready;
input w_sprite_collision;
input w_status_border_detect;
input n127_3;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [9:0] w_screen_pos_y;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n964_35;
output n961_40;
output ff_busy;
output w_pulse2;
output n1061_22;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n393_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n961_39;
wire n962_36;
wire n963_40;
wire n964_36;
wire n965_42;
wire n965_43;
wire n966_42;
wire ff_vram_address_13_7;
wire n1061_12;
wire n1061_13;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_5;
wire n959_41;
wire n959_42;
wire n960_38;
wire n960_39;
wire n961_41;
wire n962_37;
wire n962_38;
wire n963_41;
wire n963_42;
wire n964_37;
wire n965_44;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1064_15;
wire n1064_16;
wire ff_vram_valid_12;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1795_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n202_6;
wire n201_6;
wire n1061_20;
wire n1701_5;
wire n1664_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_9;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n959_44;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1541_6;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(n919_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n919_s0.INIT=8'hCA;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT2 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1541_6) 
);
defparam n1541_s0.INIT=4'h4;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_44),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h000D;
  LUT3 n960_s22 (
    .F(n960_36),
    .I0(n959_44),
    .I1(w_status_border_position[6]),
    .I2(n960_37) 
);
defparam n960_s22.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(w_status_border_position[5]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n961_39) 
);
defparam n961_s22.INIT=16'hB0BB;
  LUT3 n962_s21 (
    .F(n962_35),
    .I0(n959_44),
    .I1(w_status_border_position[4]),
    .I2(n962_36) 
);
defparam n962_s21.INIT=8'h0D;
  LUT3 n963_s23 (
    .F(n963_39),
    .I0(n959_44),
    .I1(w_status_border_position[3]),
    .I2(n963_40) 
);
defparam n963_s23.INIT=8'h0D;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(n965_42),
    .I1(n965_43),
    .I2(w_status_border_position[1]),
    .I3(n959_44) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT3 n966_s25 (
    .F(n966_39),
    .I0(n966_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n966_42) 
);
defparam n966_s25.INIT=8'hE0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1541_6),
    .I1(ff_not_increment),
    .I2(n96_6) 
);
defparam ff_register_pointer_5_s3.INIT=8'h3A;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_22),
    .I1(n1061_12),
    .I2(n1061_13),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_22),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_10) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(n1064_14),
    .I1(ff_line_interrupt_enable),
    .I2(n1061_22) 
);
defparam n1064_s4.INIT=8'h5C;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT3 n959_s25 (
    .F(n959_39),
    .I0(n959_41),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s25.INIT=8'h80;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_42),
    .I3(n1177_8) 
);
defparam n959_s26.INIT=16'h0700;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h0C0A;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_x[5]),
    .I1(n961_40),
    .I2(n961_41),
    .I3(ff_status_register_pointer[2]) 
);
defparam n961_s23.INIT=16'hF077;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(n962_37),
    .I1(n962_38),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s22.INIT=16'h0C05;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(n963_41),
    .I1(n963_42),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n963_s24.INIT=16'h0C05;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(n961_40) 
);
defparam n965_s24.INIT=16'hCA00;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[1]),
    .I1(n965_44),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s25.INIT=16'h00EF;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(n959_44),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_7) 
);
defparam n966_s27.INIT=16'hB0BB;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1061_14) 
);
defparam n1061_s6.INIT=16'h0100;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(n1061_15),
    .I1(n1061_16),
    .I2(n1061_17),
    .I3(n1061_20) 
);
defparam n1061_s7.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(n1061_22),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y[2]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT4 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=16'h0100;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'h0305;
  LUT4 n959_s28 (
    .F(n959_42),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s28.INIT=16'hCA00;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3500;
  LUT2 n961_s24 (
    .F(n961_40),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n961_s24.INIT=4'h8;
  LUT4 n961_s25 (
    .F(n961_41),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s25.INIT=16'h3500;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=16'hCA00;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=16'h3500;
  LUT3 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n963_s25.INIT=8'hB0;
  LUT4 n963_s26 (
    .F(n963_42),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s26.INIT=16'h3500;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n965_s26.INIT=4'h4;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s8.INIT=16'h0100;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1061_s9.INIT=16'h1000;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1061_s10.INIT=16'h4000;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s11.INIT=16'h0100;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_interrupt_line[3]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT4 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n919_s2.INIT=16'h7F80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n1061_s13.INIT=16'h0001;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1701_s1.INIT=16'h0200;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1541_s2 (
    .F(n1541_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1541_s2.INIT=16'h1000;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1061_s14 (
    .F(n1061_22),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1061_s14.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  n62_10,
  n62_8,
  n103_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  w_blink,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input n62_10;
input n62_8;
input n103_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output w_blink;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_6;
wire n392_6;
wire n391_6;
wire n390_6;
wire n428_7;
wire n427_7;
wire n426_7;
wire n425_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n380_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_7;
wire n390_7;
wire n428_9;
wire n427_8;
wire n427_9;
wire n426_8;
wire n426_9;
wire n425_8;
wire n425_9;
wire n159_8;
wire n157_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_8;
wire n380_7;
wire n380_8;
wire n380_9;
wire ff_v_active_9;
wire ff_v_active_10;
wire n428_11;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n156_10;
wire n157_10;
wire ff_blink_counter_3_14;
wire n160_10;
wire n162_10;
wire n54_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire n448_9;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n159_10;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[8]),
    .I2(w_screen_pos_y[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_6),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_7),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'hFF80;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n428_11),
    .I1(n428_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'h000D;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n428_11),
    .I1(n427_8),
    .I2(ff_blink_counter_3_10),
    .I3(n427_9) 
);
defparam n427_s2.INIT=16'h000D;
  LUT4 n426_s2 (
    .F(n426_7),
    .I0(n428_11),
    .I1(n426_8),
    .I2(ff_blink_counter_3_10),
    .I3(n426_9) 
);
defparam n426_s2.INIT=16'h0D00;
  LUT4 n425_s2 (
    .F(n425_7),
    .I0(n425_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n425_9) 
);
defparam n425_s2.INIT=16'h0230;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(ff_v_active_8),
    .I3(w_screen_pos_y[4]) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_7),
    .I0(ff_interleaving_page_8),
    .I1(n428_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(w_blink) 
);
defparam n428_s4.INIT=8'hCA;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(w_blink) 
);
defparam n427_s3.INIT=8'hCA;
  LUT2 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n427_s4.INIT=4'h6;
  LUT3 n426_s3 (
    .F(n426_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(w_blink) 
);
defparam n426_s3.INIT=8'hCA;
  LUT3 n426_s4 (
    .F(n426_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n426_s4.INIT=8'hE1;
  LUT3 n425_s3 (
    .F(n425_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(w_blink) 
);
defparam n425_s3.INIT=8'hAC;
  LUT3 n425_s4 (
    .F(n425_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n425_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n157_s3.INIT=4'h8;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(reg_50hz_mode),
    .I1(n380_7),
    .I2(n62_10),
    .I3(n62_8) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_8),
    .I1(n103_9),
    .I2(n157_8),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h4000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_8),
    .I0(n426_8),
    .I1(n425_8),
    .I2(n428_9),
    .I3(n427_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n380_s5.INIT=8'h07;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[4]) 
);
defparam n380_s6.INIT=8'h10;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 n428_s5 (
    .F(n428_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s5.INIT=16'h0001;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n448_s3 (
    .F(n448_9),
    .I0(w_blink),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12) 
);
defparam n448_s3.INIT=8'h15;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n425_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n426_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFCE ff_interleaving_page_s1 (
    .Q(w_blink),
    .D(n448_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_6),
    .CLEAR(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b0;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_address_d_0_8,
  w_screen_v_active,
  w_address_s_6_11,
  w_address_s_6_13,
  w_address_s_6_10,
  w_address_s_6_12,
  n440_8,
  w_next_0_6,
  w_sprite_mode2_5,
  reg_display_on,
  n6_8,
  n88_9,
  n1245_5,
  w_blink,
  reg_left_mask,
  reg_scroll_planes,
  ff_field,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_screen_mode_vram_valid,
  n551_29,
  ff_state_1_7,
  w_screen_mode_3_3,
  n550_4,
  n1760_4,
  n1760_5,
  ff_next_vram2_7_9,
  ff_next_vram4_7_8,
  n256_11,
  n550_6,
  n256_15,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_address_d_0_8;
input w_screen_v_active;
input w_address_s_6_11;
input w_address_s_6_13;
input w_address_s_6_10;
input w_address_s_6_12;
input n440_8;
input w_next_0_6;
input w_sprite_mode2_5;
input reg_display_on;
input n6_8;
input n88_9;
input n1245_5;
input w_blink;
input reg_left_mask;
input reg_scroll_planes;
input ff_field;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
output w_screen_mode_vram_valid;
output n551_29;
output ff_state_1_7;
output w_screen_mode_3_3;
output n550_4;
output n1760_4;
output n1760_5;
output ff_next_vram2_7_9;
output ff_next_vram4_7_8;
output n256_11;
output n550_6;
output n256_15;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n823_2;
wire n824_2;
wire n825_2;
wire n826_2;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n839_28;
wire n840_28;
wire n841_28;
wire n842_28;
wire n1478_4;
wire n1479_4;
wire n1480_4;
wire n1481_4;
wire n1482_4;
wire n1483_4;
wire n1484_4;
wire n1485_4;
wire n1486_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1492_4;
wire n1493_4;
wire n1494_4;
wire n1495_4;
wire n1496_4;
wire n1497_4;
wire n1498_4;
wire n1499_4;
wire n1500_4;
wire n1501_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1532_4;
wire n1760_3;
wire n1802_5;
wire n1803_4;
wire n1804_4;
wire n1805_4;
wire n827_29;
wire n828_29;
wire n829_29;
wire n830_29;
wire n831_22;
wire n832_22;
wire n833_22;
wire n834_22;
wire n835_30;
wire n836_29;
wire n837_29;
wire n838_29;
wire n851_25;
wire n852_25;
wire n853_25;
wire n854_25;
wire n855_26;
wire n856_24;
wire n857_24;
wire n858_24;
wire n1097_17;
wire n1098_16;
wire n1099_16;
wire n1100_16;
wire n1101_18;
wire n1102_18;
wire n1103_18;
wire n1104_18;
wire n1105_17;
wire n1106_17;
wire n1107_17;
wire n1108_17;
wire n1109_18;
wire n1110_17;
wire n1111_17;
wire n1112_17;
wire n1113_13;
wire n1114_13;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_14;
wire n1122_14;
wire n1123_14;
wire n1124_14;
wire n1129_14;
wire n1130_14;
wire n1131_14;
wire n1132_14;
wire n1470_29;
wire n1471_29;
wire n1472_29;
wire n1473_29;
wire n1474_23;
wire n1475_23;
wire n1476_23;
wire n1477_23;
wire ff_screen_h_in_active_9;
wire n728_10;
wire n729_10;
wire n730_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n545_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire w_screen_mode_3_4;
wire n1478_6;
wire n1479_6;
wire n1480_6;
wire n1481_6;
wire n1482_6;
wire n1483_5;
wire n1484_5;
wire n1485_5;
wire n1486_5;
wire n1487_5;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1491_5;
wire n1492_5;
wire n1493_5;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_5;
wire n1501_5;
wire n1502_5;
wire n1503_5;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1509_6;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1530_6;
wire n1530_8;
wire n1531_5;
wire n1532_5;
wire n1532_6;
wire n1532_7;
wire n1533_5;
wire n1802_6;
wire n1802_7;
wire n1803_5;
wire n1803_6;
wire n1804_5;
wire n1804_6;
wire n1805_5;
wire n1805_6;
wire n827_30;
wire n828_30;
wire n829_30;
wire n830_30;
wire n830_31;
wire n831_23;
wire n831_24;
wire n831_25;
wire n832_23;
wire n832_24;
wire n832_25;
wire n833_23;
wire n833_24;
wire n833_25;
wire n834_23;
wire n835_32;
wire n835_33;
wire n836_30;
wire n836_31;
wire n837_30;
wire n837_31;
wire n838_30;
wire n838_31;
wire n851_26;
wire n1097_18;
wire n1097_19;
wire n1097_20;
wire n1097_21;
wire n1098_17;
wire n1098_18;
wire n1098_19;
wire n1099_17;
wire n1099_18;
wire n1099_19;
wire n1100_17;
wire n1100_18;
wire n1100_19;
wire n1101_19;
wire n1101_20;
wire n1102_19;
wire n1102_20;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1104_21;
wire n1105_18;
wire n1105_19;
wire n1106_18;
wire n1106_19;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_19;
wire n1110_18;
wire n1111_18;
wire n1112_18;
wire n1113_14;
wire n1117_14;
wire n1118_14;
wire n1119_14;
wire n1120_14;
wire n1121_15;
wire n1122_15;
wire n1123_15;
wire n1124_15;
wire n1125_18;
wire n1474_24;
wire n1475_24;
wire n1475_25;
wire n1476_24;
wire n1477_24;
wire n1477_25;
wire ff_pos_x_5_9;
wire ff_screen_h_in_active_10;
wire n728_12;
wire n728_13;
wire n729_11;
wire n729_12;
wire n730_11;
wire n730_12;
wire n731_11;
wire n732_11;
wire n732_12;
wire n733_11;
wire n733_12;
wire n733_13;
wire n734_11;
wire n734_12;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n741_11;
wire n741_12;
wire n742_11;
wire n742_12;
wire n743_11;
wire n743_12;
wire n744_11;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram3_7_10;
wire ff_next_vram3_7_11;
wire ff_next_vram2_3_10;
wire n182_8;
wire n179_8;
wire n545_7;
wire n545_8;
wire n138_9;
wire n256_10;
wire n256_13;
wire n1478_7;
wire n1479_7;
wire n1480_7;
wire n1481_7;
wire n1482_8;
wire n1482_9;
wire n1483_7;
wire n1483_8;
wire n1484_7;
wire n1484_8;
wire n1485_7;
wire n1485_8;
wire n1486_6;
wire n1487_6;
wire n1488_6;
wire n1489_6;
wire n1490_6;
wire n1490_7;
wire n1491_6;
wire n1491_7;
wire n1492_6;
wire n1492_7;
wire n1493_6;
wire n1493_7;
wire n1494_6;
wire n1495_6;
wire n1496_6;
wire n1497_6;
wire n1502_6;
wire n1503_6;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1506_7;
wire n1507_6;
wire n1507_7;
wire n1508_6;
wire n1508_7;
wire n1509_7;
wire n1510_6;
wire n1511_6;
wire n1512_6;
wire n1513_6;
wire n1514_7;
wire n1514_8;
wire n1515_7;
wire n1515_8;
wire n1516_7;
wire n1516_8;
wire n1517_6;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1522_7;
wire n1523_6;
wire n1523_7;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1530_9;
wire n1531_6;
wire n1532_8;
wire n1533_6;
wire n1802_9;
wire n827_31;
wire n828_31;
wire n829_31;
wire n830_32;
wire n831_27;
wire n831_28;
wire n832_26;
wire n832_27;
wire n833_26;
wire n833_27;
wire n834_24;
wire n1097_22;
wire n1097_23;
wire n1097_24;
wire n1098_20;
wire n1099_20;
wire n1100_20;
wire n1101_21;
wire n1101_22;
wire n1102_22;
wire n1102_23;
wire n1103_22;
wire n1104_22;
wire n1105_20;
wire n1474_26;
wire n1475_27;
wire n1476_25;
wire n1477_27;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_screen_h_in_active_11;
wire n728_15;
wire n728_16;
wire n729_13;
wire n729_14;
wire n729_15;
wire n730_13;
wire n730_14;
wire n730_15;
wire n731_12;
wire n731_13;
wire n731_14;
wire n732_15;
wire n732_16;
wire n732_17;
wire n732_18;
wire n733_14;
wire n733_15;
wire n733_16;
wire n733_17;
wire n733_18;
wire n733_19;
wire n734_13;
wire n734_14;
wire n734_15;
wire n735_14;
wire n735_15;
wire n735_16;
wire n735_17;
wire n735_18;
wire n735_20;
wire n736_14;
wire n736_15;
wire n736_16;
wire n736_17;
wire n736_18;
wire n737_14;
wire n737_15;
wire n737_16;
wire n737_17;
wire n737_18;
wire n738_15;
wire n738_16;
wire n738_17;
wire n738_18;
wire n739_16;
wire n739_17;
wire n739_18;
wire n740_13;
wire n740_14;
wire n740_15;
wire n741_13;
wire n741_14;
wire n741_15;
wire n741_16;
wire n742_13;
wire n742_14;
wire n742_15;
wire n742_16;
wire n743_13;
wire n743_15;
wire n743_16;
wire n744_12;
wire n744_13;
wire n744_14;
wire ff_next_vram1_7_13;
wire ff_next_vram2_7_11;
wire n545_9;
wire n1478_9;
wire n1479_8;
wire n1480_8;
wire n1481_8;
wire n1486_7;
wire n1487_7;
wire n1489_7;
wire n1490_8;
wire n1490_9;
wire n1491_8;
wire n1491_9;
wire n1492_8;
wire n1492_9;
wire n1493_8;
wire n1493_9;
wire n1494_7;
wire n1496_7;
wire n1498_7;
wire n1506_8;
wire n1507_8;
wire n1508_8;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1511_7;
wire n1512_7;
wire n1513_7;
wire n1517_7;
wire n1517_8;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_8;
wire n1523_8;
wire n1524_8;
wire n1525_7;
wire n1525_8;
wire n1531_7;
wire n1533_7;
wire n1802_11;
wire n827_32;
wire n828_32;
wire n829_32;
wire n834_25;
wire n1097_25;
wire n1101_23;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n728_18;
wire n731_15;
wire n732_19;
wire n732_20;
wire n732_21;
wire n733_20;
wire n734_16;
wire n734_17;
wire n734_18;
wire n736_19;
wire n739_19;
wire n739_20;
wire n741_17;
wire n743_17;
wire n743_18;
wire n744_15;
wire n545_10;
wire n1509_10;
wire n1525_9;
wire n728_20;
wire n734_19;
wire n739_21;
wire n740_17;
wire n744_16;
wire ff_next_vram2_3_12;
wire ff_next_vram2_7_13;
wire n178_10;
wire n1798_9;
wire n1799_9;
wire n1800_9;
wire n1801_10;
wire n1113_17;
wire n1114_16;
wire n1115_16;
wire n1116_16;
wire ff_next_vram3_7_13;
wire ff_next_vram1_7_15;
wire ff_next_vram1_3_10;
wire ff_next_vram7_3_10;
wire n1802_13;
wire n1760_8;
wire ff_pattern7_7_7;
wire n729_18;
wire n728_22;
wire n732_23;
wire ff_next_vram0_7_10;
wire n1478_11;
wire n1128_17;
wire n1127_17;
wire n1126_17;
wire n1125_20;
wire n735_24;
wire n182_10;
wire n1102_25;
wire n1100_23;
wire n1098_23;
wire n732_25;
wire n1475_29;
wire n1474_28;
wire n1483_10;
wire n1482_11;
wire n735_26;
wire n831_30;
wire n735_28;
wire n739_23;
wire ff_next_vram3_3_11;
wire n1530_11;
wire n1485_10;
wire n1484_10;
wire n1482_13;
wire n1481_10;
wire n1480_10;
wire n1479_10;
wire n1478_13;
wire n1533_9;
wire n1531_9;
wire n1527_8;
wire n1526_8;
wire n1525_11;
wire n1517_10;
wire n1509_12;
wire n835_35;
wire ff_next_vram6_3_10;
wire n1473_34;
wire n1472_34;
wire n1471_34;
wire n1470_34;
wire ff_next_vram1_7_17;
wire n1527_10;
wire n1526_10;
wire n1497_9;
wire n1495_9;
wire n1473_36;
wire n1472_36;
wire n1471_36;
wire n1470_36;
wire n740_19;
wire n737_21;
wire n739_25;
wire n738_20;
wire n1477_29;
wire n1516_10;
wire n1515_10;
wire n1514_10;
wire n1498_9;
wire n1801_12;
wire n1473_38;
wire n1472_38;
wire n1471_38;
wire n1470_38;
wire n1802_15;
wire ff_next_vram4_3_10;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_11;
wire ff_pos_x_5_14;
wire n138_11;
wire n728_24;
wire n744_18;
wire n731_17;
wire ff_next_vram0_7_12;
wire n743_20;
wire n728_26;
wire n728_28;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n839_30;
wire n840_30;
wire n841_30;
wire n842_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n839_s28 (
    .F(n823_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s28.INIT=8'hCA;
  LUT3 n840_s28 (
    .F(n824_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s28.INIT=8'hCA;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n839_s27 (
    .F(n839_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n551_29) 
);
defparam n839_s27.INIT=8'hCA;
  LUT3 n840_s27 (
    .F(n840_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_29) 
);
defparam n840_s27.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n551_29) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_29) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF4;
  LUT4 w_vram_interleave_s (
    .F(n551_29),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT2 n1478_s1 (
    .F(n1478_4),
    .I0(n1478_13),
    .I1(n1478_6) 
);
defparam n1478_s1.INIT=4'hE;
  LUT2 n1479_s1 (
    .F(n1479_4),
    .I0(n1479_10),
    .I1(n1479_6) 
);
defparam n1479_s1.INIT=4'hE;
  LUT2 n1480_s1 (
    .F(n1480_4),
    .I0(n1480_10),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'hE;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(n1481_10),
    .I1(n1481_6) 
);
defparam n1481_s1.INIT=4'hE;
  LUT4 n1482_s1 (
    .F(n1482_4),
    .I0(n1482_13),
    .I1(ff_pattern1[3]),
    .I2(n1482_6),
    .I3(n1482_11) 
);
defparam n1482_s1.INIT=16'hFFF8;
  LUT4 n1483_s1 (
    .F(n1483_4),
    .I0(n1482_13),
    .I1(ff_pattern1[2]),
    .I2(n1483_5),
    .I3(n1483_10) 
);
defparam n1483_s1.INIT=16'hFFF8;
  LUT4 n1484_s1 (
    .F(n1484_4),
    .I0(n1482_13),
    .I1(ff_pattern1[1]),
    .I2(n1484_5),
    .I3(n1484_10) 
);
defparam n1484_s1.INIT=16'hFFF8;
  LUT4 n1485_s1 (
    .F(n1485_4),
    .I0(n1482_13),
    .I1(ff_pattern1[0]),
    .I2(n1485_5),
    .I3(n1485_10) 
);
defparam n1485_s1.INIT=16'h000D;
  LUT2 n1486_s1 (
    .F(n1486_4),
    .I0(n1478_13),
    .I1(n1486_5) 
);
defparam n1486_s1.INIT=4'hE;
  LUT2 n1487_s1 (
    .F(n1487_4),
    .I0(n1479_10),
    .I1(n1487_5) 
);
defparam n1487_s1.INIT=4'hE;
  LUT4 n1488_s1 (
    .F(n1488_4),
    .I0(n1482_13),
    .I1(ff_pattern2[5]),
    .I2(n1480_10),
    .I3(n1488_5) 
);
defparam n1488_s1.INIT=16'hFFF8;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n1481_10),
    .I1(n1489_5) 
);
defparam n1489_s1.INIT=4'hE;
  LUT4 n1490_s1 (
    .F(n1490_4),
    .I0(n1482_13),
    .I1(ff_pattern2[3]),
    .I2(n1482_11),
    .I3(n1490_5) 
);
defparam n1490_s1.INIT=16'hFFF8;
  LUT4 n1491_s1 (
    .F(n1491_4),
    .I0(n1482_13),
    .I1(ff_pattern2[2]),
    .I2(n1483_10),
    .I3(n1491_5) 
);
defparam n1491_s1.INIT=16'hFFF8;
  LUT4 n1492_s1 (
    .F(n1492_4),
    .I0(n1482_13),
    .I1(ff_pattern2[1]),
    .I2(n1484_10),
    .I3(n1492_5) 
);
defparam n1492_s1.INIT=16'hFFF8;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1482_13),
    .I1(ff_pattern2[0]),
    .I2(n1485_10),
    .I3(n1493_5) 
);
defparam n1493_s1.INIT=16'h000D;
  LUT2 n1494_s1 (
    .F(n1494_4),
    .I0(n1478_13),
    .I1(n1494_5) 
);
defparam n1494_s1.INIT=4'hE;
  LUT4 n1495_s1 (
    .F(n1495_4),
    .I0(n1482_13),
    .I1(ff_pattern3[6]),
    .I2(n1479_10),
    .I3(n1495_5) 
);
defparam n1495_s1.INIT=16'hFFF8;
  LUT2 n1496_s1 (
    .F(n1496_4),
    .I0(n1480_10),
    .I1(n1496_5) 
);
defparam n1496_s1.INIT=4'hE;
  LUT4 n1497_s1 (
    .F(n1497_4),
    .I0(n1482_13),
    .I1(ff_pattern3[4]),
    .I2(n1481_10),
    .I3(n1497_5) 
);
defparam n1497_s1.INIT=16'hFFF8;
  LUT4 n1498_s1 (
    .F(n1498_4),
    .I0(n1482_13),
    .I1(ff_pattern3[3]),
    .I2(n1482_11),
    .I3(n1498_5) 
);
defparam n1498_s1.INIT=16'hFFF8;
  LUT4 n1499_s1 (
    .F(n1499_4),
    .I0(n1482_13),
    .I1(ff_pattern3[2]),
    .I2(n1483_10),
    .I3(n1499_5) 
);
defparam n1499_s1.INIT=16'hFFF8;
  LUT4 n1500_s1 (
    .F(n1500_4),
    .I0(n1482_13),
    .I1(ff_pattern3[1]),
    .I2(n1484_10),
    .I3(n1500_5) 
);
defparam n1500_s1.INIT=16'hFFF8;
  LUT4 n1501_s1 (
    .F(n1501_4),
    .I0(n1482_13),
    .I1(ff_pattern3[0]),
    .I2(n1485_10),
    .I3(n1501_5) 
);
defparam n1501_s1.INIT=16'h000D;
  LUT4 n1502_s1 (
    .F(n1502_4),
    .I0(n1482_13),
    .I1(ff_pattern4[7]),
    .I2(n1478_13),
    .I3(n1502_5) 
);
defparam n1502_s1.INIT=16'hFFF8;
  LUT4 n1503_s1 (
    .F(n1503_4),
    .I0(n1482_13),
    .I1(ff_pattern4[6]),
    .I2(n1479_10),
    .I3(n1503_5) 
);
defparam n1503_s1.INIT=16'hFFF8;
  LUT4 n1504_s1 (
    .F(n1504_4),
    .I0(n1482_13),
    .I1(ff_pattern4[5]),
    .I2(n1480_10),
    .I3(n1504_5) 
);
defparam n1504_s1.INIT=16'hFFF8;
  LUT4 n1505_s1 (
    .F(n1505_4),
    .I0(n1482_13),
    .I1(ff_pattern4[4]),
    .I2(n1481_10),
    .I3(n1505_5) 
);
defparam n1505_s1.INIT=16'hFFF8;
  LUT4 n1506_s1 (
    .F(n1506_4),
    .I0(n1482_13),
    .I1(ff_pattern4[3]),
    .I2(n1482_11),
    .I3(n1506_5) 
);
defparam n1506_s1.INIT=16'hFFF8;
  LUT4 n1507_s1 (
    .F(n1507_4),
    .I0(n1482_13),
    .I1(ff_pattern4[2]),
    .I2(n1483_10),
    .I3(n1507_5) 
);
defparam n1507_s1.INIT=16'hFFF8;
  LUT4 n1508_s1 (
    .F(n1508_4),
    .I0(n1482_13),
    .I1(ff_pattern4[1]),
    .I2(n1484_10),
    .I3(n1508_5) 
);
defparam n1508_s1.INIT=16'hFFF8;
  LUT2 n1510_s1 (
    .F(n1510_4),
    .I0(n1478_13),
    .I1(n1510_5) 
);
defparam n1510_s1.INIT=4'hE;
  LUT2 n1511_s1 (
    .F(n1511_4),
    .I0(n1479_10),
    .I1(n1511_5) 
);
defparam n1511_s1.INIT=4'hE;
  LUT2 n1512_s1 (
    .F(n1512_4),
    .I0(n1480_10),
    .I1(n1512_5) 
);
defparam n1512_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1481_10),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT4 n1514_s1 (
    .F(n1514_4),
    .I0(n1482_13),
    .I1(ff_pattern5[3]),
    .I2(n1482_11),
    .I3(n1514_5) 
);
defparam n1514_s1.INIT=16'hFFF8;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(n1482_13),
    .I1(ff_pattern5[2]),
    .I2(n1483_10),
    .I3(n1515_5) 
);
defparam n1515_s1.INIT=16'hFFF8;
  LUT4 n1516_s1 (
    .F(n1516_4),
    .I0(n1482_13),
    .I1(ff_pattern5[1]),
    .I2(n1484_10),
    .I3(n1516_5) 
);
defparam n1516_s1.INIT=16'hFFF8;
  LUT2 n1518_s1 (
    .F(n1518_4),
    .I0(n1478_13),
    .I1(n1518_5) 
);
defparam n1518_s1.INIT=4'hE;
  LUT2 n1519_s1 (
    .F(n1519_4),
    .I0(n1479_10),
    .I1(n1519_5) 
);
defparam n1519_s1.INIT=4'hE;
  LUT2 n1520_s1 (
    .F(n1520_4),
    .I0(n1480_10),
    .I1(n1520_5) 
);
defparam n1520_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1481_10),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT4 n1522_s1 (
    .F(n1522_4),
    .I0(n1482_13),
    .I1(ff_pattern6[3]),
    .I2(n1482_11),
    .I3(n1522_5) 
);
defparam n1522_s1.INIT=16'hFFF8;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(n1482_13),
    .I1(ff_pattern6[2]),
    .I2(n1483_10),
    .I3(n1523_5) 
);
defparam n1523_s1.INIT=16'hFFF8;
  LUT4 n1524_s1 (
    .F(n1524_4),
    .I0(n1482_13),
    .I1(ff_pattern6[1]),
    .I2(n1484_10),
    .I3(n1524_5) 
);
defparam n1524_s1.INIT=16'hFFF8;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1482_13),
    .I1(ff_pattern7[5]),
    .I2(n1480_10),
    .I3(n1528_5) 
);
defparam n1528_s1.INIT=16'hFFF8;
  LUT4 n1529_s1 (
    .F(n1529_4),
    .I0(n1482_13),
    .I1(ff_pattern7[4]),
    .I2(n1481_10),
    .I3(n1529_5) 
);
defparam n1529_s1.INIT=16'hFFF8;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1530_5),
    .I1(n1530_6),
    .I2(n1530_11),
    .I3(n1530_8) 
);
defparam n1530_s1.INIT=16'hE0FF;
  LUT4 n1532_s1 (
    .F(n1532_4),
    .I0(n1532_5),
    .I1(n1532_6),
    .I2(n1530_11),
    .I3(n1532_7) 
);
defparam n1532_s1.INIT=16'hE0FF;
  LUT4 n1760_s0 (
    .F(n1760_3),
    .I0(n1760_4),
    .I1(n1760_5),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n1760_8) 
);
defparam n1760_s0.INIT=16'hFE00;
  LUT3 n1802_s2 (
    .F(n1802_5),
    .I0(n1802_6),
    .I1(n1802_7),
    .I2(n1802_15) 
);
defparam n1802_s2.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(n1803_5),
    .I1(n1803_6),
    .I2(n1802_15) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(n1804_5),
    .I1(n1804_6),
    .I2(n1802_15) 
);
defparam n1804_s1.INIT=8'hCA;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(n1805_5),
    .I1(n1805_6),
    .I2(n1802_15) 
);
defparam n1805_s1.INIT=8'hCA;
  LUT3 n827_s21 (
    .F(n827_29),
    .I0(n551_29),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n827_30) 
);
defparam n827_s21.INIT=8'h8F;
  LUT3 n828_s21 (
    .F(n828_29),
    .I0(n551_29),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n828_30) 
);
defparam n828_s21.INIT=8'h8F;
  LUT3 n829_s21 (
    .F(n829_29),
    .I0(n551_29),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n829_30) 
);
defparam n829_s21.INIT=8'h8F;
  LUT3 n830_s21 (
    .F(n830_29),
    .I0(n830_30),
    .I1(n830_31),
    .I2(w_screen_mode[3]) 
);
defparam n830_s21.INIT=8'hC5;
  LUT4 n831_s18 (
    .F(n831_22),
    .I0(n831_23),
    .I1(n831_24),
    .I2(n831_25),
    .I3(w_screen_mode[3]) 
);
defparam n831_s18.INIT=16'hF044;
  LUT4 n832_s18 (
    .F(n832_22),
    .I0(n832_23),
    .I1(n832_24),
    .I2(n832_25),
    .I3(w_screen_mode[3]) 
);
defparam n832_s18.INIT=16'hF044;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n833_23),
    .I1(n833_24),
    .I2(n833_25),
    .I3(w_screen_mode[3]) 
);
defparam n833_s18.INIT=16'hF044;
  LUT3 n834_s18 (
    .F(n834_22),
    .I0(w_address_d_0_8),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n834_23) 
);
defparam n834_s18.INIT=8'h4F;
  LUT4 n835_s24 (
    .F(n835_30),
    .I0(n835_35),
    .I1(ff_next_vram4[7]),
    .I2(n835_32),
    .I3(n835_33) 
);
defparam n835_s24.INIT=16'hFFF8;
  LUT4 n836_s23 (
    .F(n836_29),
    .I0(n835_35),
    .I1(ff_next_vram4[6]),
    .I2(n836_30),
    .I3(n836_31) 
);
defparam n836_s23.INIT=16'hFFF8;
  LUT4 n837_s23 (
    .F(n837_29),
    .I0(n835_35),
    .I1(ff_next_vram4[5]),
    .I2(n837_30),
    .I3(n837_31) 
);
defparam n837_s23.INIT=16'hFFF8;
  LUT4 n838_s23 (
    .F(n838_29),
    .I0(n835_35),
    .I1(ff_next_vram4[4]),
    .I2(n838_30),
    .I3(n838_31) 
);
defparam n838_s23.INIT=16'hFFF8;
  LUT4 n851_s19 (
    .F(n851_25),
    .I0(ff_next_vram6[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n551_29) 
);
defparam n851_s19.INIT=16'hF888;
  LUT4 n852_s19 (
    .F(n852_25),
    .I0(ff_next_vram6[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n551_29) 
);
defparam n852_s19.INIT=16'hF888;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n551_29) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n551_29) 
);
defparam n854_s19.INIT=16'hF888;
  LUT3 n855_s22 (
    .F(n855_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n551_29) 
);
defparam n855_s22.INIT=8'hAC;
  LUT3 n856_s20 (
    .F(n856_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n551_29) 
);
defparam n856_s20.INIT=8'hAC;
  LUT3 n857_s20 (
    .F(n857_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n551_29) 
);
defparam n857_s20.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n551_29) 
);
defparam n858_s20.INIT=8'hAC;
  LUT4 n1097_s13 (
    .F(n1097_17),
    .I0(n1097_18),
    .I1(n1097_19),
    .I2(n1097_20),
    .I3(n1097_21) 
);
defparam n1097_s13.INIT=16'hFFF4;
  LUT4 n1098_s12 (
    .F(n1098_16),
    .I0(n1098_17),
    .I1(n1098_18),
    .I2(n1098_19),
    .I3(ff_phase[2]) 
);
defparam n1098_s12.INIT=16'h0C05;
  LUT4 n1099_s12 (
    .F(n1099_16),
    .I0(n1099_17),
    .I1(n1097_19),
    .I2(n1099_18),
    .I3(n1099_19) 
);
defparam n1099_s12.INIT=16'hFFF4;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n1100_17),
    .I1(n1100_18),
    .I2(n1100_19),
    .I3(ff_phase[2]) 
);
defparam n1100_s12.INIT=16'h0C05;
  LUT3 n1101_s14 (
    .F(n1101_18),
    .I0(n1101_19),
    .I1(n1101_20),
    .I2(ff_phase[2]) 
);
defparam n1101_s14.INIT=8'hCA;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(n851_26),
    .I1(n808_9),
    .I2(n1102_19),
    .I3(n1102_20) 
);
defparam n1102_s14.INIT=16'h8F00;
  LUT3 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21) 
);
defparam n1103_s14.INIT=8'hFE;
  LUT3 n1104_s14 (
    .F(n1104_18),
    .I0(n1104_19),
    .I1(n1104_20),
    .I2(n1104_21) 
);
defparam n1104_s14.INIT=8'hFE;
  LUT3 n1105_s13 (
    .F(n1105_17),
    .I0(n1105_18),
    .I1(n1105_19),
    .I2(ff_phase[2]) 
);
defparam n1105_s13.INIT=8'hC5;
  LUT3 n1106_s13 (
    .F(n1106_17),
    .I0(n1106_18),
    .I1(n1106_19),
    .I2(ff_phase[2]) 
);
defparam n1106_s13.INIT=8'hC5;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'hC5;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'hC5;
  LUT3 n1109_s14 (
    .F(n1109_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s14.INIT=8'hCA;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1110_18),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'hCA;
  LUT3 n1111_s13 (
    .F(n1111_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1111_18),
    .I2(ff_phase[2]) 
);
defparam n1111_s13.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT4 n1113_s9 (
    .F(n1113_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[7]),
    .I2(n1113_17),
    .I3(ff_phase[1]) 
);
defparam n1113_s9.INIT=16'h4F44;
  LUT4 n1114_s9 (
    .F(n1114_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[6]),
    .I2(n1114_16),
    .I3(ff_phase[1]) 
);
defparam n1114_s9.INIT=16'h4F44;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[5]),
    .I2(n1115_16),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[4]),
    .I2(n1116_16),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n551_29),
    .I1(n1117_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1117_s9.INIT=16'hBF30;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n551_29),
    .I1(n1118_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[18]) 
);
defparam n1118_s9.INIT=16'hBF30;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n551_29),
    .I1(n1119_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1119_s9.INIT=16'hBF30;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n551_29),
    .I1(n1120_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[16]) 
);
defparam n1120_s9.INIT=16'hBF30;
  LUT3 n1121_s10 (
    .F(n1121_14),
    .I0(n1121_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1121_s10.INIT=8'hC5;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(n1122_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1122_s10.INIT=8'hC5;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(n1123_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hC5;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(n1124_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hC5;
  LUT4 n1129_s10 (
    .F(n1129_14),
    .I0(ff_next_vram7[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1129_s10.INIT=16'hF088;
  LUT4 n1130_s10 (
    .F(n1130_14),
    .I0(ff_next_vram7[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1130_s10.INIT=16'hF088;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT4 n1470_s21 (
    .F(n1470_29),
    .I0(n1470_36),
    .I1(n1470_34),
    .I2(n1470_38),
    .I3(n1530_11) 
);
defparam n1470_s21.INIT=16'hFAFC;
  LUT4 n1471_s21 (
    .F(n1471_29),
    .I0(n1471_36),
    .I1(n1471_34),
    .I2(n1471_38),
    .I3(n1530_11) 
);
defparam n1471_s21.INIT=16'hFAFC;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(n1472_36),
    .I1(n1472_34),
    .I2(n1472_38),
    .I3(n1530_11) 
);
defparam n1472_s21.INIT=16'hFAFC;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(n1473_36),
    .I1(n1473_34),
    .I2(n1473_38),
    .I3(n1530_11) 
);
defparam n1473_s21.INIT=16'hFAFC;
  LUT4 n1474_s19 (
    .F(n1474_23),
    .I0(n1530_5),
    .I1(n1474_24),
    .I2(n1474_28),
    .I3(n1530_11) 
);
defparam n1474_s19.INIT=16'hEEF0;
  LUT4 n1475_s19 (
    .F(n1475_23),
    .I0(n1475_24),
    .I1(n1475_25),
    .I2(n1475_29),
    .I3(n1530_11) 
);
defparam n1475_s19.INIT=16'hEEF0;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1532_5),
    .I1(n1476_24),
    .I2(reg_backdrop_color[1]),
    .I3(n1530_11) 
);
defparam n1476_s19.INIT=16'hEEF0;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1530_11) 
);
defparam n1477_s19.INIT=16'hEEF0;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(n256_9),
    .I1(ff_screen_h_in_active_10) 
);
defparam ff_screen_h_in_active_s4.INIT=4'h7;
  LUT4 n728_s6 (
    .F(n728_10),
    .I0(n728_28),
    .I1(n728_12),
    .I2(reg_pattern_generator_table_base[16]),
    .I3(n728_13) 
);
defparam n728_s6.INIT=16'hB0FF;
  LUT4 n729_s6 (
    .F(n729_10),
    .I0(n728_12),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n729_11),
    .I3(n729_12) 
);
defparam n729_s6.INIT=16'hFFF4;
  LUT4 n730_s6 (
    .F(n730_10),
    .I0(n728_12),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n730_11),
    .I3(n730_12) 
);
defparam n730_s6.INIT=16'hF4FF;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(n732_12),
    .I2(n732_25),
    .I3(n732_23) 
);
defparam n732_s6.INIT=16'hB0FF;
  LUT3 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(n733_12),
    .I2(n733_13) 
);
defparam n733_s6.INIT=8'hEF;
  LUT3 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(ff_next_vram0_7_10),
    .I2(n734_12) 
);
defparam n734_s6.INIT=8'h4F;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(ff_next_vram0_7_10),
    .I2(n735_12),
    .I3(n735_13) 
);
defparam n735_s6.INIT=16'hF4FF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(ff_next_vram0_7_10),
    .I2(n736_12),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hF4FF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(ff_next_vram0_7_10),
    .I2(n737_12),
    .I3(n737_13) 
);
defparam n737_s6.INIT=16'hF4FF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n732_25),
    .I2(n738_12),
    .I3(n738_13) 
);
defparam n738_s6.INIT=16'hF4FF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(ff_next_vram0[2]),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF4FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n739_11),
    .I1(ff_next_vram0[1]),
    .I2(n740_11),
    .I3(n740_12) 
);
defparam n740_s6.INIT=16'hF4FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n739_11),
    .I1(ff_next_vram0[0]),
    .I2(n741_11),
    .I3(n741_12) 
);
defparam n741_s6.INIT=16'hFFF4;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n728_12),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n742_11),
    .I3(n742_12) 
);
defparam n742_s6.INIT=16'hFFF4;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n728_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n743_11),
    .I3(n743_12) 
);
defparam n743_s6.INIT=16'hFFF4;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_13),
    .I1(ff_next_vram3_7_10),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF400;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram3_7_10),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram0_7_12) 
);
defparam ff_next_vram4_7_s3.INIT=4'h4;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s3.INIT=16'hF400;
  LUT2 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_3_s3.INIT=4'h4;
  LUT3 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(n551_29),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_8) 
);
defparam ff_next_vram7_7_s3.INIT=8'hB0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n545_s1 (
    .F(n545_6),
    .I0(n1125_18),
    .I1(ff_next_vram2_3_10),
    .I2(n545_7),
    .I3(n545_8) 
);
defparam n545_s1.INIT=16'h0D00;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h06;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h0078;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n256_15),
    .I3(n256_13) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n550_s1 (
    .F(n550_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n550_s1.INIT=4'h1;
  LUT4 n1478_s3 (
    .F(n1478_6),
    .I0(n1478_7),
    .I1(ff_pattern1[7]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1478_s3.INIT=16'h5C00;
  LUT4 n1479_s3 (
    .F(n1479_6),
    .I0(n1479_7),
    .I1(ff_pattern1[6]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1479_s3.INIT=16'h5C00;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(n1480_7),
    .I1(ff_pattern1[5]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1480_s3.INIT=16'h5C00;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(n1481_7),
    .I1(ff_pattern1[4]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1481_s3.INIT=16'h5C00;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(n1482_8),
    .I1(n1482_9),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1482_s3.INIT=16'hCA00;
  LUT4 n1483_s2 (
    .F(n1483_5),
    .I0(n1483_7),
    .I1(n1483_8),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1483_s2.INIT=16'hCA00;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(n1484_7),
    .I1(n1484_8),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1484_s2.INIT=16'hCA00;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(n1485_7),
    .I1(n1485_8),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1485_s2.INIT=16'h3500;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(ff_pattern2[7]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1486_s2.INIT=16'h5C00;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_6),
    .I1(ff_pattern2[6]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1487_s2.INIT=16'h5C00;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(n1488_6),
    .I3(n1530_11) 
);
defparam n1488_s2.INIT=16'hF400;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[4]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1489_s2.INIT=16'h5C00;
  LUT4 n1490_s2 (
    .F(n1490_5),
    .I0(n1490_6),
    .I1(n1490_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1490_s2.INIT=16'hCA00;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(n1491_6),
    .I1(n1491_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1491_s2.INIT=16'hCA00;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_6),
    .I1(n1492_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1492_s2.INIT=16'hCA00;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_6),
    .I1(n1493_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1493_s2.INIT=16'h3500;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_6),
    .I1(ff_pattern3[7]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1494_s2.INIT=16'h5C00;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_6),
    .I1(n1760_4),
    .I2(n1495_9),
    .I3(n1530_11) 
);
defparam n1495_s2.INIT=16'hF800;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(n1496_6),
    .I1(ff_pattern3[5]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1496_s2.INIT=16'h5C00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(n1497_6),
    .I1(n1760_4),
    .I2(n1497_9),
    .I3(n1530_11) 
);
defparam n1497_s2.INIT=16'hF800;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1498_9),
    .I3(n1530_11) 
);
defparam n1498_s2.INIT=16'hCA00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1498_9),
    .I3(n1530_11) 
);
defparam n1499_s2.INIT=16'hCA00;
  LUT4 n1500_s2 (
    .F(n1500_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1498_9),
    .I3(n1530_11) 
);
defparam n1500_s2.INIT=16'hAC00;
  LUT4 n1501_s2 (
    .F(n1501_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1498_9),
    .I3(n1530_11) 
);
defparam n1501_s2.INIT=16'h5300;
  LUT4 n1502_s2 (
    .F(n1502_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram3[7]),
    .I2(n1502_6),
    .I3(n1530_11) 
);
defparam n1502_s2.INIT=16'hF400;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram3[6]),
    .I2(n1503_6),
    .I3(n1530_11) 
);
defparam n1503_s2.INIT=16'hF400;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram3[5]),
    .I2(n1504_6),
    .I3(n1530_11) 
);
defparam n1504_s2.INIT=16'hF400;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram3[4]),
    .I2(n1505_6),
    .I3(n1530_11) 
);
defparam n1505_s2.INIT=16'hF400;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(n1506_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1506_s2.INIT=16'hCA00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(n1507_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1507_s2.INIT=16'hCA00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(w_screen_mode[3]),
    .I3(n1530_11) 
);
defparam n1508_s2.INIT=16'hCA00;
  LUT3 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_7),
    .I1(ff_pattern4[0]),
    .I2(n1478_11) 
);
defparam n1509_s2.INIT=8'hAC;
  LUT2 n1509_s3 (
    .F(n1509_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1509_s3.INIT=4'h8;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(ff_pattern5[7]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1510_s2.INIT=16'h5C00;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(ff_pattern5[6]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1511_s2.INIT=16'h5C00;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[5]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1512_s2.INIT=16'h5C00;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[4]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_10),
    .I1(n1514_7),
    .I2(n1514_8),
    .I3(n1530_11) 
);
defparam n1514_s2.INIT=16'hF100;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_10),
    .I1(n1515_7),
    .I2(n1515_8),
    .I3(n1530_11) 
);
defparam n1515_s2.INIT=16'hF100;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_10),
    .I1(n1516_7),
    .I2(n1516_8),
    .I3(n1530_11) 
);
defparam n1516_s2.INIT=16'hF100;
  LUT3 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(ff_pattern5[0]),
    .I2(n1478_11) 
);
defparam n1517_s2.INIT=8'hA3;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(ff_pattern6[7]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1518_s2.INIT=16'h5C00;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(ff_pattern6[6]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1519_s2.INIT=16'h5C00;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[5]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1520_s2.INIT=16'h5C00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[4]),
    .I2(n1478_11),
    .I3(n1509_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1514_10),
    .I1(n1522_6),
    .I2(n1522_7),
    .I3(n1530_11) 
);
defparam n1522_s2.INIT=16'hF100;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1515_10),
    .I1(n1523_6),
    .I2(n1523_7),
    .I3(n1530_11) 
);
defparam n1523_s2.INIT=16'hF100;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1516_10),
    .I1(n1524_6),
    .I2(n1524_7),
    .I3(n1530_11) 
);
defparam n1524_s2.INIT=16'hF100;
  LUT3 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(ff_pattern6[0]),
    .I2(n1478_11) 
);
defparam n1525_s2.INIT=8'hA3;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1470_38),
    .I1(n1526_10),
    .I2(ff_pattern7[7]),
    .I3(n1478_11) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1471_38),
    .I1(n1527_10),
    .I2(ff_pattern7[6]),
    .I3(n1478_11) 
);
defparam n1527_s2.INIT=16'hEEF0;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[5]),
    .I2(n1472_38),
    .I3(n1530_11) 
);
defparam n1528_s2.INIT=16'hF400;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[4]),
    .I2(n1473_38),
    .I3(n1530_11) 
);
defparam n1529_s2.INIT=16'hF400;
  LUT3 n1530_s2 (
    .F(n1530_5),
    .I0(w_address_s_6_11),
    .I1(reg_backdrop_color[3]),
    .I2(n1514_10) 
);
defparam n1530_s2.INIT=8'h0D;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_9),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1530_s3.INIT=16'h0A0C;
  LUT3 n1530_s5 (
    .F(n1530_8),
    .I0(n1482_13),
    .I1(ff_pattern7[3]),
    .I2(n1482_11) 
);
defparam n1530_s5.INIT=8'h07;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1475_24),
    .I1(n1531_6),
    .I2(ff_pattern7[2]),
    .I3(n1478_11) 
);
defparam n1531_s2.INIT=16'hEEF0;
  LUT3 n1532_s2 (
    .F(n1532_5),
    .I0(w_address_s_6_11),
    .I1(reg_backdrop_color[1]),
    .I2(n1516_10) 
);
defparam n1532_s2.INIT=8'h0D;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_8),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1532_s3.INIT=16'h0A0C;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(n1482_13),
    .I1(ff_pattern7[1]),
    .I2(n1484_10) 
);
defparam n1532_s4.INIT=8'h07;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1477_24),
    .I1(n1533_6),
    .I2(ff_pattern7[0]),
    .I3(n1478_11) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT2 n1760_s1 (
    .F(n1760_4),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1760_s1.INIT=4'h4;
  LUT4 n1760_s2 (
    .F(n1760_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1760_s2.INIT=16'h0100;
  LUT3 n1802_s3 (
    .F(n1802_6),
    .I0(ff_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1802_9) 
);
defparam n1802_s3.INIT=8'hAC;
  LUT3 n1802_s4 (
    .F(n1802_7),
    .I0(ff_pattern0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1802_9) 
);
defparam n1802_s4.INIT=8'hAC;
  LUT3 n1803_s2 (
    .F(n1803_5),
    .I0(ff_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1802_9) 
);
defparam n1803_s2.INIT=8'hAC;
  LUT3 n1803_s3 (
    .F(n1803_6),
    .I0(ff_pattern0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1802_9) 
);
defparam n1803_s3.INIT=8'hAC;
  LUT3 n1804_s2 (
    .F(n1804_5),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1802_9) 
);
defparam n1804_s2.INIT=8'hAC;
  LUT3 n1804_s3 (
    .F(n1804_6),
    .I0(ff_pattern0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1802_9) 
);
defparam n1804_s3.INIT=8'hAC;
  LUT3 n1805_s2 (
    .F(n1805_5),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1802_9) 
);
defparam n1805_s2.INIT=8'hAC;
  LUT3 n1805_s3 (
    .F(n1805_6),
    .I0(ff_pattern0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1802_9) 
);
defparam n1805_s3.INIT=8'hAC;
  LUT4 n827_s22 (
    .F(n827_30),
    .I0(ff_next_vram2_3_10),
    .I1(n803_9),
    .I2(n827_31),
    .I3(w_screen_mode[3]) 
);
defparam n827_s22.INIT=16'h0F77;
  LUT4 n828_s22 (
    .F(n828_30),
    .I0(ff_next_vram2_3_10),
    .I1(n804_9),
    .I2(n828_31),
    .I3(w_screen_mode[3]) 
);
defparam n828_s22.INIT=16'h0F77;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(ff_next_vram2_3_10),
    .I1(n805_9),
    .I2(n829_31),
    .I3(w_screen_mode[3]) 
);
defparam n829_s22.INIT=16'h0F77;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(n806_9),
    .I1(ff_next_vram2_3_10),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n551_29) 
);
defparam n830_s22.INIT=16'h0777;
  LUT3 n830_s23 (
    .F(n830_31),
    .I0(n830_32),
    .I1(n806_9),
    .I2(w_address_s_6_11) 
);
defparam n830_s23.INIT=8'hAC;
  LUT4 n831_s19 (
    .F(n831_23),
    .I0(n831_30),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_address_s_6_13),
    .I3(n831_27) 
);
defparam n831_s19.INIT=16'h0700;
  LUT4 n831_s20 (
    .F(n831_24),
    .I0(n807_9),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_6_10) 
);
defparam n831_s20.INIT=16'hB0BB;
  LUT3 n831_s21 (
    .F(n831_25),
    .I0(n831_28),
    .I1(n807_9),
    .I2(w_address_s_6_11) 
);
defparam n831_s21.INIT=8'hAC;
  LUT4 n832_s19 (
    .F(n832_23),
    .I0(n831_30),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_address_s_6_13),
    .I3(n832_26) 
);
defparam n832_s19.INIT=16'h0700;
  LUT4 n832_s20 (
    .F(n832_24),
    .I0(n808_9),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_6_10) 
);
defparam n832_s20.INIT=16'hB0BB;
  LUT3 n832_s21 (
    .F(n832_25),
    .I0(n832_27),
    .I1(n808_9),
    .I2(w_address_s_6_11) 
);
defparam n832_s21.INIT=8'hAC;
  LUT4 n833_s19 (
    .F(n833_23),
    .I0(n831_30),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_address_s_6_13),
    .I3(n833_26) 
);
defparam n833_s19.INIT=16'h0700;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(n809_9),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_6_10) 
);
defparam n833_s20.INIT=16'hB0BB;
  LUT3 n833_s21 (
    .F(n833_25),
    .I0(n833_27),
    .I1(n809_9),
    .I2(w_address_s_6_11) 
);
defparam n833_s21.INIT=8'hAC;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(ff_next_vram2_3_10),
    .I1(n831_30),
    .I2(w_screen_mode_vram_rdata[0]),
    .I3(n834_24) 
);
defparam n834_s19.INIT=16'hBF00;
  LUT2 n835_s26 (
    .F(n835_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n551_29) 
);
defparam n835_s26.INIT=4'h8;
  LUT4 n835_s27 (
    .F(n835_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n835_s27.INIT=16'hCA00;
  LUT2 n836_s24 (
    .F(n836_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n551_29) 
);
defparam n836_s24.INIT=4'h8;
  LUT4 n836_s25 (
    .F(n836_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n836_s25.INIT=16'hCA00;
  LUT2 n837_s24 (
    .F(n837_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n551_29) 
);
defparam n837_s24.INIT=4'h8;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'hCA00;
  LUT2 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n551_29) 
);
defparam n838_s24.INIT=4'h8;
  LUT4 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n838_s25.INIT=16'hCA00;
  LUT3 n851_s20 (
    .F(n851_26),
    .I0(w_address_s_6_12),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_13) 
);
defparam n851_s20.INIT=8'hD0;
  LUT4 n1097_s14 (
    .F(n1097_18),
    .I0(ff_next_vram2[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n551_29) 
);
defparam n1097_s14.INIT=16'h0777;
  LUT2 n1097_s15 (
    .F(n1097_19),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1097_s15.INIT=4'h1;
  LUT4 n1097_s16 (
    .F(n1097_20),
    .I0(n851_26),
    .I1(n803_9),
    .I2(n1097_22),
    .I3(n1097_23) 
);
defparam n1097_s16.INIT=16'h8F00;
  LUT4 n1097_s17 (
    .F(n1097_21),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1097_24),
    .I3(ff_phase[2]) 
);
defparam n1097_s17.INIT=16'hAC00;
  LUT3 n1098_s13 (
    .F(n1098_17),
    .I0(n851_26),
    .I1(ff_next_vram2[6]),
    .I2(n1098_20) 
);
defparam n1098_s13.INIT=8'h70;
  LUT3 n1098_s14 (
    .F(n1098_18),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1097_24) 
);
defparam n1098_s14.INIT=8'hAC;
  LUT4 n1098_s15 (
    .F(n1098_19),
    .I0(n851_26),
    .I1(n804_9),
    .I2(n1495_9),
    .I3(n1098_23) 
);
defparam n1098_s15.INIT=16'h0700;
  LUT4 n1099_s13 (
    .F(n1099_17),
    .I0(ff_next_vram2[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n551_29) 
);
defparam n1099_s13.INIT=16'h0777;
  LUT4 n1099_s14 (
    .F(n1099_18),
    .I0(n851_26),
    .I1(n805_9),
    .I2(n1099_20),
    .I3(n1097_23) 
);
defparam n1099_s14.INIT=16'h8F00;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1097_24),
    .I3(ff_phase[2]) 
);
defparam n1099_s15.INIT=16'hAC00;
  LUT3 n1100_s13 (
    .F(n1100_17),
    .I0(n851_26),
    .I1(ff_next_vram2[4]),
    .I2(n1100_20) 
);
defparam n1100_s13.INIT=8'h70;
  LUT3 n1100_s14 (
    .F(n1100_18),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1097_24) 
);
defparam n1100_s14.INIT=8'hAC;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(n851_26),
    .I1(n806_9),
    .I2(n1497_9),
    .I3(n1100_23) 
);
defparam n1100_s15.INIT=16'h0700;
  LUT3 n1101_s15 (
    .F(n1101_19),
    .I0(n1101_21),
    .I1(n1101_22),
    .I2(ff_phase[1]) 
);
defparam n1101_s15.INIT=8'h3A;
  LUT3 n1101_s16 (
    .F(n1101_20),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1097_24) 
);
defparam n1101_s16.INIT=8'hAC;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(n1102_25) 
);
defparam n1102_s15.INIT=8'hB0;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(ff_phase[1]),
    .I1(n1102_22),
    .I2(n1102_23),
    .I3(ff_phase[2]) 
);
defparam n1102_s16.INIT=16'hF0EE;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n551_29),
    .I3(n1097_19) 
);
defparam n1103_s15.INIT=16'hAC00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1097_24),
    .I3(ff_phase[2]) 
);
defparam n1103_s16.INIT=16'hAC00;
  LUT4 n1103_s17 (
    .F(n1103_21),
    .I0(n851_26),
    .I1(n809_9),
    .I2(n1103_22),
    .I3(n1097_23) 
);
defparam n1103_s17.INIT=16'h8F00;
  LUT4 n1104_s15 (
    .F(n1104_19),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n551_29),
    .I3(n1097_19) 
);
defparam n1104_s15.INIT=16'hAC00;
  LUT4 n1104_s16 (
    .F(n1104_20),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1097_24),
    .I3(ff_phase[2]) 
);
defparam n1104_s16.INIT=16'hAC00;
  LUT4 n1104_s17 (
    .F(n1104_21),
    .I0(n851_26),
    .I1(n810_9),
    .I2(n1104_22),
    .I3(n1097_23) 
);
defparam n1104_s17.INIT=16'h8F00;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(ff_next_vram3[7]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1105_s14.INIT=16'h0F77;
  LUT3 n1105_s15 (
    .F(n1105_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1105_20) 
);
defparam n1105_s15.INIT=8'hAC;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(ff_next_vram3[6]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1106_s14.INIT=16'h0F77;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1105_20) 
);
defparam n1106_s15.INIT=8'hAC;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[5]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1105_20) 
);
defparam n1107_s15.INIT=8'hAC;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[4]),
    .I1(n851_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1105_20) 
);
defparam n1108_s15.INIT=8'hAC;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1105_20) 
);
defparam n1109_s15.INIT=8'hAC;
  LUT3 n1110_s14 (
    .F(n1110_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1105_20) 
);
defparam n1110_s14.INIT=8'hAC;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1105_20) 
);
defparam n1111_s14.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1105_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT4 n1113_s10 (
    .F(n1113_14),
    .I0(n1760_4),
    .I1(n551_29),
    .I2(n851_26),
    .I3(ff_phase[1]) 
);
defparam n1113_s10.INIT=16'hEE0F;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(n551_29),
    .I1(ff_next_vram5[3]),
    .I2(n807_9),
    .I3(n1760_4) 
);
defparam n1117_s10.INIT=16'h0FBB;
  LUT4 n1118_s10 (
    .F(n1118_14),
    .I0(n551_29),
    .I1(ff_next_vram5[2]),
    .I2(n808_9),
    .I3(n1760_4) 
);
defparam n1118_s10.INIT=16'h0FBB;
  LUT4 n1119_s10 (
    .F(n1119_14),
    .I0(n551_29),
    .I1(ff_next_vram5[1]),
    .I2(n809_9),
    .I3(n1760_4) 
);
defparam n1119_s10.INIT=16'h0FBB;
  LUT4 n1120_s10 (
    .F(n1120_14),
    .I0(n551_29),
    .I1(ff_next_vram5[0]),
    .I2(n810_9),
    .I3(n1760_4) 
);
defparam n1120_s10.INIT=16'h0FBB;
  LUT4 n1121_s11 (
    .F(n1121_15),
    .I0(ff_next_vram1[7]),
    .I1(n851_26),
    .I2(n803_9),
    .I3(ff_phase[0]) 
);
defparam n1121_s11.INIT=16'h0F77;
  LUT4 n1122_s11 (
    .F(n1122_15),
    .I0(ff_next_vram1[6]),
    .I1(n851_26),
    .I2(n804_9),
    .I3(ff_phase[0]) 
);
defparam n1122_s11.INIT=16'h0F77;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[5]),
    .I1(n851_26),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[4]),
    .I1(n851_26),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT2 n1125_s14 (
    .F(n1125_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1125_s14.INIT=4'h4;
  LUT4 n1474_s20 (
    .F(n1474_24),
    .I0(n1474_26),
    .I1(ff_next_vram7[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1474_s20.INIT=16'h0A0C;
  LUT3 n1475_s20 (
    .F(n1475_24),
    .I0(w_address_s_6_11),
    .I1(reg_backdrop_color[2]),
    .I2(n1515_10) 
);
defparam n1475_s20.INIT=8'h0D;
  LUT4 n1475_s21 (
    .F(n1475_25),
    .I0(n1475_27),
    .I1(ff_next_vram7[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1475_s21.INIT=16'h0A0C;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(n1476_25),
    .I1(ff_next_vram7[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1476_s20.INIT=16'h0A0C;
  LUT3 n1477_s20 (
    .F(n1477_24),
    .I0(w_address_s_6_11),
    .I1(reg_backdrop_color[0]),
    .I2(n1477_29) 
);
defparam n1477_s20.INIT=8'h0D;
  LUT4 n1477_s21 (
    .F(n1477_25),
    .I0(n1477_27),
    .I1(ff_next_vram7[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1477_s21.INIT=16'h0A0C;
  LUT3 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(n1478_11) 
);
defparam ff_pos_x_5_s4.INIT=8'h07;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_state_1_7),
    .I2(n182_8),
    .I3(n256_15) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h770F;
  LUT2 n728_s8 (
    .F(n728_12),
    .I0(n728_24),
    .I1(n728_15) 
);
defparam n728_s8.INIT=4'h1;
  LUT4 n728_s9 (
    .F(n728_13),
    .I0(n835_35),
    .I1(n732_25),
    .I2(reg_color_table_base[16]),
    .I3(n728_16) 
);
defparam n728_s9.INIT=16'h7F00;
  LUT2 n729_s7 (
    .F(n729_11),
    .I0(n729_13),
    .I1(n729_14) 
);
defparam n729_s7.INIT=4'h1;
  LUT4 n729_s8 (
    .F(n729_12),
    .I0(n835_35),
    .I1(reg_color_table_base[15]),
    .I2(n729_15),
    .I3(n732_25) 
);
defparam n729_s8.INIT=16'h8F00;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(n835_35),
    .I1(reg_color_table_base[14]),
    .I2(n730_13),
    .I3(n732_25) 
);
defparam n730_s7.INIT=16'h8F00;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(n730_14),
    .I1(ff_next_vram0_7_10),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n730_15) 
);
defparam n730_s8.INIT=16'h00BF;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(n731_12),
    .I1(n732_25),
    .I2(n731_13),
    .I3(n731_14) 
);
defparam n731_s7.INIT=16'h000B;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n732_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n732_16),
    .I3(reg_color_table_base[12]) 
);
defparam n732_s7.INIT=16'hF800;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(reg_color_table_base[13]),
    .I1(n1760_4),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(w_screen_mode_3_4) 
);
defparam n732_s8.INIT=16'h0777;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n732_15),
    .I2(n733_14),
    .I3(n733_15) 
);
defparam n733_s7.INIT=16'h8F00;
  LUT3 n733_s8 (
    .F(n733_12),
    .I0(n733_16),
    .I1(n733_17),
    .I2(n732_25) 
);
defparam n733_s8.INIT=8'hB0;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(n733_18),
    .I1(ff_next_vram0_7_10),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n733_19) 
);
defparam n733_s9.INIT=16'h00BF;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n551_29),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n734_13),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n734_s7.INIT=16'h7077;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(n728_24),
    .I1(n734_14),
    .I2(ff_next_vram0[7]),
    .I3(n734_15) 
);
defparam n734_s8.INIT=16'h1F00;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(w_address_d_0_8),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n735_14),
    .I3(n735_15) 
);
defparam n735_s7.INIT=16'h0B00;
  LUT3 n735_s8 (
    .F(n735_12),
    .I0(n735_16),
    .I1(n735_17),
    .I2(n732_25) 
);
defparam n735_s8.INIT=8'hB0;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_18),
    .I1(n735_24),
    .I2(ff_next_vram0[6]),
    .I3(n735_20) 
);
defparam n735_s9.INIT=16'hBF00;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(w_address_d_0_8),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n736_14),
    .I3(n736_15) 
);
defparam n736_s7.INIT=16'h0B00;
  LUT3 n736_s8 (
    .F(n736_12),
    .I0(n736_16),
    .I1(n736_17),
    .I2(n732_25) 
);
defparam n736_s8.INIT=8'hB0;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(n735_18),
    .I1(n735_24),
    .I2(ff_next_vram0[5]),
    .I3(n736_18) 
);
defparam n736_s9.INIT=16'hBF00;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(w_address_d_0_8),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n737_14),
    .I3(n737_15) 
);
defparam n737_s7.INIT=16'h0B00;
  LUT3 n737_s8 (
    .F(n737_12),
    .I0(n737_16),
    .I1(n737_17),
    .I2(n732_25) 
);
defparam n737_s8.INIT=8'hB0;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(n735_18),
    .I1(n735_24),
    .I2(ff_next_vram0[4]),
    .I3(n737_18) 
);
defparam n737_s9.INIT=16'hBF00;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n732_16),
    .I1(reg_color_table_base[6]),
    .I2(n738_20),
    .I3(n738_15) 
);
defparam n738_s7.INIT=16'h0007;
  LUT3 n738_s8 (
    .F(n738_12),
    .I0(n738_16),
    .I1(n738_17),
    .I2(ff_next_vram0_7_10) 
);
defparam n738_s8.INIT=8'h70;
  LUT3 n738_s9 (
    .F(n738_13),
    .I0(n728_24),
    .I1(ff_next_vram0[3]),
    .I2(n738_18) 
);
defparam n738_s9.INIT=8'h70;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(n831_30),
    .I1(n732_25),
    .I2(w_address_s_6_13),
    .I3(n728_24) 
);
defparam n739_s7.INIT=16'h007F;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n739_23),
    .I1(n739_25),
    .I2(n739_16),
    .I3(ff_next_vram0_7_10) 
);
defparam n739_s8.INIT=16'hEF00;
  LUT4 n739_s9 (
    .F(n739_13),
    .I0(n728_15),
    .I1(ff_next_vram4[2]),
    .I2(n739_17),
    .I3(n739_18) 
);
defparam n739_s9.INIT=16'h0007;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(w_address_d_0_8),
    .I1(w_pos_x[5]),
    .I2(n740_13),
    .I3(ff_next_vram0_7_10) 
);
defparam n740_s7.INIT=16'h4F00;
  LUT3 n740_s8 (
    .F(n740_12),
    .I0(n740_14),
    .I1(n732_25),
    .I2(n740_15) 
);
defparam n740_s8.INIT=8'hB0;
  LUT4 n741_s7 (
    .F(n741_11),
    .I0(n741_13),
    .I1(n741_14),
    .I2(ff_phase[0]),
    .I3(n1097_23) 
);
defparam n741_s7.INIT=16'h3500;
  LUT3 n741_s8 (
    .F(n741_12),
    .I0(n741_15),
    .I1(n741_16),
    .I2(ff_next_vram0_7_10) 
);
defparam n741_s8.INIT=8'h70;
  LUT3 n742_s7 (
    .F(n742_11),
    .I0(n742_13),
    .I1(n742_14),
    .I2(n732_25) 
);
defparam n742_s7.INIT=8'h70;
  LUT3 n742_s8 (
    .F(n742_12),
    .I0(n742_15),
    .I1(n742_16),
    .I2(ff_next_vram0_7_10) 
);
defparam n742_s8.INIT=8'h70;
  LUT3 n743_s7 (
    .F(n743_11),
    .I0(w_address_s_6_10),
    .I1(n743_13),
    .I2(n743_20) 
);
defparam n743_s7.INIT=8'h40;
  LUT3 n743_s8 (
    .F(n743_12),
    .I0(n743_15),
    .I1(n743_16),
    .I2(n732_25) 
);
defparam n743_s8.INIT=8'h70;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(n744_12),
    .I1(n744_13),
    .I2(n732_25),
    .I3(n744_14) 
);
defparam n744_s7.INIT=16'h8F00;
  LUT3 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(n551_29),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram7_3_s3.INIT=8'hD0;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n551_29),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram1_7_17),
    .I1(n728_24),
    .I2(ff_next_vram7_3_8),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s6.INIT=16'h0E00;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(w_screen_mode[3]),
    .I1(n551_29),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0C05;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(n1760_4),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[2]),
    .I3(n440_8) 
);
defparam ff_next_vram3_7_s6.INIT=16'h8F00;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT3 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5) 
);
defparam ff_next_vram2_3_s5.INIT=8'h07;
  LUT3 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_10) 
);
defparam n182_s3.INIT=8'h80;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n545_s2 (
    .F(n545_7),
    .I0(ff_next_vram4_7_8),
    .I1(w_sprite_mode2_5),
    .I2(n545_9),
    .I3(n1760_4) 
);
defparam n545_s2.INIT=16'h00F1;
  LUT4 n545_s3 (
    .F(n545_8),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(n550_6),
    .I3(n1509_6) 
);
defparam n545_s3.INIT=16'h4000;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(ff_screen_h_in_active_11),
    .I2(n256_15) 
);
defparam n138_s4.INIT=8'hC5;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_9) 
);
defparam n256_s6.INIT=8'h40;
  LUT4 n256_s8 (
    .F(n256_13),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s8.INIT=16'h1000;
  LUT4 n1478_s4 (
    .F(n1478_7),
    .I0(n1478_9),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[7]) 
);
defparam n1478_s4.INIT=16'h7077;
  LUT4 n1479_s4 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[6]) 
);
defparam n1479_s4.INIT=16'h7077;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(n1480_8),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[5]) 
);
defparam n1480_s4.INIT=16'h7077;
  LUT4 n1481_s4 (
    .F(n1481_7),
    .I0(n1481_8),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[4]) 
);
defparam n1481_s4.INIT=16'h7077;
  LUT3 n1482_s5 (
    .F(n1482_8),
    .I0(n1478_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1482_s5.INIT=8'hAC;
  LUT4 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(w_address_s_6_11) 
);
defparam n1482_s6.INIT=16'hCACC;
  LUT3 n1483_s4 (
    .F(n1483_7),
    .I0(n1479_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1483_s4.INIT=8'hAC;
  LUT4 n1483_s5 (
    .F(n1483_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(w_address_s_6_11) 
);
defparam n1483_s5.INIT=16'hCACC;
  LUT3 n1484_s4 (
    .F(n1484_7),
    .I0(n1480_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1484_s4.INIT=8'hAC;
  LUT4 n1484_s5 (
    .F(n1484_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(w_address_s_6_11) 
);
defparam n1484_s5.INIT=16'hCACC;
  LUT3 n1485_s4 (
    .F(n1485_7),
    .I0(n1481_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1485_s4.INIT=8'hAC;
  LUT4 n1485_s5 (
    .F(n1485_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(w_address_s_6_11) 
);
defparam n1485_s5.INIT=16'hCACC;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(n1486_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[7]) 
);
defparam n1486_s3.INIT=16'h7077;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(n1487_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[6]) 
);
defparam n1487_s3.INIT=16'h7077;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(n1760_4) 
);
defparam n1488_s3.INIT=16'hAC00;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(n1489_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[4]) 
);
defparam n1489_s3.INIT=16'h7077;
  LUT3 n1490_s3 (
    .F(n1490_6),
    .I0(n1490_8),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1490_s3.INIT=8'hAC;
  LUT3 n1490_s4 (
    .F(n1490_7),
    .I0(n1490_9),
    .I1(ff_next_vram2[7]),
    .I2(w_address_s_6_11) 
);
defparam n1490_s4.INIT=8'hAC;
  LUT3 n1491_s3 (
    .F(n1491_6),
    .I0(n1491_8),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1491_s3.INIT=8'hAC;
  LUT3 n1491_s4 (
    .F(n1491_7),
    .I0(n1491_9),
    .I1(ff_next_vram2[6]),
    .I2(w_address_s_6_11) 
);
defparam n1491_s4.INIT=8'hAC;
  LUT3 n1492_s3 (
    .F(n1492_6),
    .I0(n1492_8),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1492_s3.INIT=8'hAC;
  LUT3 n1492_s4 (
    .F(n1492_7),
    .I0(n1492_9),
    .I1(ff_next_vram2[5]),
    .I2(w_address_s_6_11) 
);
defparam n1492_s4.INIT=8'hAC;
  LUT3 n1493_s3 (
    .F(n1493_6),
    .I0(n1493_8),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1493_s3.INIT=8'hAC;
  LUT3 n1493_s4 (
    .F(n1493_7),
    .I0(n1493_9),
    .I1(ff_next_vram2[4]),
    .I2(w_address_s_6_11) 
);
defparam n1493_s4.INIT=8'hAC;
  LUT4 n1494_s3 (
    .F(n1494_6),
    .I0(n1494_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2[7]) 
);
defparam n1494_s3.INIT=16'h7077;
  LUT3 n1495_s3 (
    .F(n1495_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1495_s3.INIT=8'hCA;
  LUT4 n1496_s3 (
    .F(n1496_6),
    .I0(n1496_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2[5]) 
);
defparam n1496_s3.INIT=16'h7077;
  LUT3 n1497_s3 (
    .F(n1497_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s3.INIT=8'hAC;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]),
    .I3(n1760_4) 
);
defparam n1502_s3.INIT=16'hAC00;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]),
    .I3(n1760_4) 
);
defparam n1503_s3.INIT=16'hCA00;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]),
    .I3(n1760_4) 
);
defparam n1504_s3.INIT=16'hCA00;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]),
    .I3(n1760_4) 
);
defparam n1505_s3.INIT=16'hCA00;
  LUT3 n1506_s3 (
    .F(n1506_6),
    .I0(n1490_9),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1506_s3.INIT=8'hAC;
  LUT3 n1506_s4 (
    .F(n1506_7),
    .I0(n1506_8),
    .I1(ff_next_vram2[7]),
    .I2(w_address_s_6_11) 
);
defparam n1506_s4.INIT=8'hAC;
  LUT3 n1507_s3 (
    .F(n1507_6),
    .I0(n1491_9),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1507_s3.INIT=8'hAC;
  LUT3 n1507_s4 (
    .F(n1507_7),
    .I0(n1507_8),
    .I1(ff_next_vram2[6]),
    .I2(w_address_s_6_11) 
);
defparam n1507_s4.INIT=8'hAC;
  LUT3 n1508_s3 (
    .F(n1508_6),
    .I0(n1492_9),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1508_s3.INIT=8'hAC;
  LUT3 n1508_s4 (
    .F(n1508_7),
    .I0(n1508_8),
    .I1(ff_next_vram2[5]),
    .I2(w_address_s_6_11) 
);
defparam n1508_s4.INIT=8'hAC;
  LUT3 n1509_s4 (
    .F(n1509_7),
    .I0(n1509_8),
    .I1(n1509_9),
    .I2(w_screen_mode[3]) 
);
defparam n1509_s4.INIT=8'hCA;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[7]) 
);
defparam n1510_s3.INIT=16'h7077;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[6]) 
);
defparam n1511_s3.INIT=16'h7077;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[5]) 
);
defparam n1512_s3.INIT=16'h7077;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[4]) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]),
    .I3(w_address_s_6_11) 
);
defparam n1514_s4.INIT=16'h5300;
  LUT4 n1514_s5 (
    .F(n1514_8),
    .I0(n1494_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1514_s5.INIT=16'h0A0C;
  LUT4 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]),
    .I3(w_address_s_6_11) 
);
defparam n1515_s4.INIT=16'h5300;
  LUT4 n1515_s5 (
    .F(n1515_8),
    .I0(n1495_6),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1515_s5.INIT=16'h0A0C;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]),
    .I3(w_address_s_6_11) 
);
defparam n1516_s4.INIT=16'h5300;
  LUT4 n1516_s5 (
    .F(n1516_8),
    .I0(n1496_7),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1516_s5.INIT=16'h0A0C;
  LUT3 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_7),
    .I1(n1477_29),
    .I2(n1517_8) 
);
defparam n1517_s3.INIT=8'h0E;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[7]) 
);
defparam n1518_s3.INIT=16'h7077;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[6]) 
);
defparam n1519_s3.INIT=16'h7077;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[5]) 
);
defparam n1520_s3.INIT=16'h7077;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_7),
    .I1(n1760_4),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[4]) 
);
defparam n1521_s3.INIT=16'h7077;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]),
    .I3(w_address_s_6_11) 
);
defparam n1522_s3.INIT=16'h5300;
  LUT4 n1522_s4 (
    .F(n1522_7),
    .I0(n1522_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1522_s4.INIT=16'h0A0C;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]),
    .I3(w_address_s_6_11) 
);
defparam n1523_s3.INIT=16'h5300;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(n1523_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1523_s4.INIT=16'h0A0C;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]),
    .I3(w_address_s_6_11) 
);
defparam n1524_s3.INIT=16'h5300;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1524_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s4.INIT=16'h0A0C;
  LUT3 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_7),
    .I1(n1477_29),
    .I2(n1525_8) 
);
defparam n1525_s3.INIT=8'h0E;
  LUT3 n1530_s6 (
    .F(n1530_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1530_s6.INIT=8'hCA;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1531_7),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1531_s3.INIT=16'h0A0C;
  LUT3 n1532_s5 (
    .F(n1532_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s5.INIT=8'hAC;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=16'h0A0C;
  LUT3 n1802_s6 (
    .F(n1802_9),
    .I0(n1802_11),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam n1802_s6.INIT=8'hD0;
  LUT3 n827_s23 (
    .F(n827_31),
    .I0(n827_32),
    .I1(n803_9),
    .I2(w_address_s_6_11) 
);
defparam n827_s23.INIT=8'hAC;
  LUT3 n828_s23 (
    .F(n828_31),
    .I0(n828_32),
    .I1(n804_9),
    .I2(w_address_s_6_11) 
);
defparam n828_s23.INIT=8'hAC;
  LUT3 n829_s23 (
    .F(n829_31),
    .I0(n829_32),
    .I1(n805_9),
    .I2(w_address_s_6_11) 
);
defparam n829_s23.INIT=8'hAC;
  LUT3 n830_s24 (
    .F(n830_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s24.INIT=8'hCA;
  LUT4 n831_s23 (
    .F(n831_27),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_address_s_6_11),
    .I3(w_address_s_6_12) 
);
defparam n831_s23.INIT=16'hF53F;
  LUT3 n831_s24 (
    .F(n831_28),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s24.INIT=8'hCA;
  LUT4 n832_s22 (
    .F(n832_26),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(w_address_s_6_11),
    .I3(w_address_s_6_12) 
);
defparam n832_s22.INIT=16'hF53F;
  LUT3 n832_s23 (
    .F(n832_27),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s23.INIT=8'hCA;
  LUT4 n833_s22 (
    .F(n833_26),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(w_address_s_6_11),
    .I3(w_address_s_6_12) 
);
defparam n833_s22.INIT=16'hF53F;
  LUT3 n833_s23 (
    .F(n833_27),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n833_s23.INIT=8'hCA;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(ff_next_vram2_3_10),
    .I1(n810_9),
    .I2(n834_25),
    .I3(n1760_4) 
);
defparam n834_s20.INIT=16'h0F77;
  LUT4 n1097_s18 (
    .F(n1097_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[7]),
    .I2(reg_backdrop_color[7]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1097_s18.INIT=16'h0BBB;
  LUT2 n1097_s19 (
    .F(n1097_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1097_s19.INIT=4'h4;
  LUT4 n1097_s20 (
    .F(n1097_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(n1097_25),
    .I3(w_blink) 
);
defparam n1097_s20.INIT=16'hCA00;
  LUT3 n1098_s16 (
    .F(n1098_20),
    .I0(n551_29),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]) 
);
defparam n1098_s16.INIT=8'h07;
  LUT4 n1099_s16 (
    .F(n1099_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1099_s16.INIT=16'h0BBB;
  LUT3 n1100_s16 (
    .F(n1100_20),
    .I0(n551_29),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]) 
);
defparam n1100_s16.INIT=8'h07;
  LUT3 n1101_s17 (
    .F(n1101_21),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n551_29) 
);
defparam n1101_s17.INIT=8'hAC;
  LUT3 n1101_s18 (
    .F(n1101_22),
    .I0(n851_26),
    .I1(n807_9),
    .I2(n1101_23) 
);
defparam n1101_s18.INIT=8'h70;
  LUT3 n1102_s18 (
    .F(n1102_22),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n551_29) 
);
defparam n1102_s18.INIT=8'hAC;
  LUT3 n1102_s19 (
    .F(n1102_23),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1097_24) 
);
defparam n1102_s19.INIT=8'hAC;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1103_s18.INIT=16'h0BBB;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(reg_backdrop_color[0]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1104_s18.INIT=16'h0BBB;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(n1097_25),
    .I3(w_blink) 
);
defparam n1105_s16.INIT=16'hCA00;
  LUT3 n1474_s22 (
    .F(n1474_26),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1474_s22.INIT=8'hCA;
  LUT3 n1475_s23 (
    .F(n1475_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1475_s23.INIT=8'hCA;
  LUT3 n1476_s21 (
    .F(n1476_25),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s21.INIT=8'hAC;
  LUT3 n1477_s23 (
    .F(n1477_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s23.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT3 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=8'h80;
  LUT4 n728_s11 (
    .F(n728_15),
    .I0(reg_screen_mode[2]),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1097_23) 
);
defparam n728_s11.INIT=16'h1000;
  LUT4 n728_s12 (
    .F(n728_16),
    .I0(n728_22),
    .I1(n728_18),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n728_26) 
);
defparam n728_s12.INIT=16'h0777;
  LUT4 n729_s9 (
    .F(n729_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n551_29) 
);
defparam n729_s9.INIT=16'h770F;
  LUT4 n729_s10 (
    .F(n729_14),
    .I0(w_address_d_0_8),
    .I1(n728_18),
    .I2(ff_next_vram0_7_10),
    .I3(n729_18) 
);
defparam n729_s10.INIT=16'h001F;
  LUT4 n729_s11 (
    .F(n729_15),
    .I0(reg_color_table_base[16]),
    .I1(n1760_4),
    .I2(reg_pattern_generator_table_base[15]),
    .I3(w_screen_mode_3_4) 
);
defparam n729_s11.INIT=16'h0777;
  LUT4 n730_s9 (
    .F(n730_13),
    .I0(reg_color_table_base[15]),
    .I1(n1760_4),
    .I2(reg_pattern_generator_table_base[14]),
    .I3(w_screen_mode_3_4) 
);
defparam n730_s9.INIT=16'h0777;
  LUT3 n730_s10 (
    .F(n730_14),
    .I0(n831_30),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram2_3_10) 
);
defparam n730_s10.INIT=8'h0B;
  LUT3 n730_s11 (
    .F(n730_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n728_22) 
);
defparam n730_s11.INIT=8'h80;
  LUT4 n731_s8 (
    .F(n731_12),
    .I0(w_screen_mode[3]),
    .I1(n851_26),
    .I2(reg_color_table_base[13]),
    .I3(n731_15) 
);
defparam n731_s8.INIT=16'hBF00;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(ff_next_vram2_3_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n728_26) 
);
defparam n731_s9.INIT=16'hE000;
  LUT3 n731_s10 (
    .F(n731_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n728_22) 
);
defparam n731_s10.INIT=8'h80;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_12),
    .I3(w_address_s_6_13) 
);
defparam n732_s11.INIT=16'h4100;
  LUT4 n732_s12 (
    .F(n732_16),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_12),
    .I3(w_address_s_6_13) 
);
defparam n732_s12.INIT=16'h0400;
  LUT4 n732_s13 (
    .F(n732_17),
    .I0(ff_phase[1]),
    .I1(n732_19),
    .I2(n732_20),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n732_s13.INIT=16'hC5CC;
  LUT4 n732_s14 (
    .F(n732_18),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n732_15),
    .I2(n733_14),
    .I3(n732_21) 
);
defparam n732_s14.INIT=16'h8F00;
  LUT3 n733_s10 (
    .F(n733_14),
    .I0(w_address_s_6_11),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_13) 
);
defparam n733_s10.INIT=8'hDB;
  LUT3 n733_s11 (
    .F(n733_15),
    .I0(n728_15),
    .I1(n735_24),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n733_s11.INIT=8'hE0;
  LUT4 n733_s12 (
    .F(n733_16),
    .I0(n732_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n732_16),
    .I3(reg_color_table_base[11]) 
);
defparam n733_s12.INIT=16'hF800;
  LUT4 n733_s13 (
    .F(n733_17),
    .I0(reg_color_table_base[12]),
    .I1(n1760_4),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_4) 
);
defparam n733_s13.INIT=16'h0777;
  LUT4 n733_s14 (
    .F(n733_18),
    .I0(ff_next_vram2_3_10),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(n733_20),
    .I3(n1760_4) 
);
defparam n733_s14.INIT=16'h0305;
  LUT3 n733_s15 (
    .F(n733_19),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n728_22) 
);
defparam n733_s15.INIT=8'h80;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n851_26),
    .I1(n1760_4),
    .I2(n734_16),
    .I3(n734_17) 
);
defparam n734_s9.INIT=16'h0D00;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(reg_color_table_base[10]),
    .I1(n732_15),
    .I2(w_screen_mode_3_4),
    .I3(n732_25) 
);
defparam n734_s10.INIT=16'hF800;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(n732_25),
    .I1(n732_16),
    .I2(reg_color_table_base[10]),
    .I3(n734_18) 
);
defparam n734_s11.INIT=16'h7F00;
  LUT2 n735_s10 (
    .F(n735_14),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(ff_next_vram2_7_9) 
);
defparam n735_s10.INIT=4'h8;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(n735_26),
    .I1(n735_28),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(n1760_4) 
);
defparam n735_s11.INIT=16'h0FBB;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(reg_color_table_base[9]),
    .I1(n732_15),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[6]) 
);
defparam n735_s12.INIT=16'hF800;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(n1760_4),
    .I1(reg_color_table_base[10]),
    .I2(reg_color_table_base[9]),
    .I3(n732_16) 
);
defparam n735_s13.INIT=16'h0777;
  LUT4 n735_s14 (
    .F(n735_18),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_12),
    .I3(w_address_s_6_13) 
);
defparam n735_s14.INIT=16'hB2CF;
  LUT4 n735_s16 (
    .F(n735_20),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n728_22),
    .I2(ff_next_vram4[6]),
    .I3(n728_15) 
);
defparam n735_s16.INIT=16'h0777;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(n1760_4),
    .I1(n735_26),
    .I2(w_address_s_6_13),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n736_s10.INIT=16'h1000;
  LUT4 n736_s11 (
    .F(n736_15),
    .I0(w_address_s_6_12),
    .I1(n736_19),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(n1760_4) 
);
defparam n736_s11.INIT=16'h0777;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(reg_color_table_base[8]),
    .I1(n732_15),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[5]) 
);
defparam n736_s12.INIT=16'hF800;
  LUT4 n736_s13 (
    .F(n736_17),
    .I0(n1760_4),
    .I1(reg_color_table_base[9]),
    .I2(reg_color_table_base[8]),
    .I3(n732_16) 
);
defparam n736_s13.INIT=16'h0777;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n728_22),
    .I2(ff_next_vram4[5]),
    .I3(n728_15) 
);
defparam n736_s14.INIT=16'h0777;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(n1760_4),
    .I1(n735_26),
    .I2(w_address_s_6_13),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n737_s10.INIT=16'h1000;
  LUT4 n737_s11 (
    .F(n737_15),
    .I0(n1760_4),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(ff_next_vram2_7_9) 
);
defparam n737_s11.INIT=16'h0777;
  LUT4 n737_s12 (
    .F(n737_16),
    .I0(reg_color_table_base[7]),
    .I1(n732_15),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[4]) 
);
defparam n737_s12.INIT=16'hF800;
  LUT3 n737_s13 (
    .F(n737_17),
    .I0(n732_16),
    .I1(reg_color_table_base[7]),
    .I2(n737_21) 
);
defparam n737_s13.INIT=8'h07;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(w_pos_x[7]),
    .I1(n728_22),
    .I2(ff_next_vram4[4]),
    .I3(n728_15) 
);
defparam n737_s14.INIT=16'h0777;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(reg_color_table_base[6]),
    .I1(n732_15),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[3]) 
);
defparam n738_s11.INIT=16'hF800;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n851_26),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n1760_4) 
);
defparam n738_s12.INIT=16'h0F77;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(ff_next_vram2_7_9),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_address_d_0_8),
    .I3(w_pos_x[7]) 
);
defparam n738_s13.INIT=16'h7077;
  LUT4 n738_s14 (
    .F(n738_18),
    .I0(w_pos_x[6]),
    .I1(n728_22),
    .I2(ff_next_vram4[3]),
    .I3(n728_15) 
);
defparam n738_s14.INIT=16'h0777;
  LUT4 n739_s12 (
    .F(n739_16),
    .I0(n551_29),
    .I1(w_pos_x[5]),
    .I2(n739_19),
    .I3(n739_20) 
);
defparam n739_s12.INIT=16'h0007;
  LUT2 n739_s13 (
    .F(n739_17),
    .I0(w_pos_x[5]),
    .I1(n729_18) 
);
defparam n739_s13.INIT=4'h8;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1760_4),
    .I3(n732_25) 
);
defparam n739_s14.INIT=16'h8000;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(n1760_4),
    .I1(n851_26),
    .I2(w_pos_x[7]),
    .I3(n740_19) 
);
defparam n740_s9.INIT=16'hBF00;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(n1760_4),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(ff_next_vram0[7]),
    .I3(n732_16) 
);
defparam n740_s10.INIT=16'h0777;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(w_pos_x[4]),
    .I1(n729_18),
    .I2(ff_next_vram4[1]),
    .I3(n728_15) 
);
defparam n740_s11.INIT=16'h0777;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(w_pos_x[3]),
    .I1(n551_29),
    .I2(ff_next_vram4[0]),
    .I3(n1760_4) 
);
defparam n741_s9.INIT=16'h0777;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(n1760_4),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n732_16) 
);
defparam n741_s10.INIT=16'h0777;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(w_pos_x[6]),
    .I1(n851_26),
    .I2(ff_pos_x[2]),
    .I3(n1760_4) 
);
defparam n741_s11.INIT=16'h0F77;
  LUT3 n741_s12 (
    .F(n741_16),
    .I0(w_address_d_0_8),
    .I1(w_pos_x[4]),
    .I2(n741_17) 
);
defparam n741_s12.INIT=8'hB0;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(n1760_4),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(ff_next_vram0[5]),
    .I3(n732_16) 
);
defparam n742_s9.INIT=16'h0777;
  LUT4 n742_s10 (
    .F(n742_14),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n732_15),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_screen_mode_3_4) 
);
defparam n742_s10.INIT=16'h0777;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(ff_next_vram2_7_9),
    .I1(ff_pos_x[2]),
    .I2(w_address_d_0_8),
    .I3(w_pos_x[3]) 
);
defparam n742_s11.INIT=16'h7077;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(w_pos_x[5]),
    .I1(n851_26),
    .I2(ff_pos_x[1]),
    .I3(n1760_4) 
);
defparam n742_s12.INIT=16'h0F77;
  LUT3 n743_s9 (
    .F(n743_13),
    .I0(n743_17),
    .I1(n743_18),
    .I2(w_screen_mode[3]) 
);
defparam n743_s9.INIT=8'hC5;
  LUT3 n743_s11 (
    .F(n743_15),
    .I0(n732_15),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n739_19) 
);
defparam n743_s11.INIT=8'h07;
  LUT4 n743_s12 (
    .F(n743_16),
    .I0(ff_next_vram0[4]),
    .I1(n732_16),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n743_s12.INIT=16'h0777;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n732_15) 
);
defparam n744_s8.INIT=16'h0777;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n1760_4),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(ff_next_vram0[3]),
    .I3(n732_16) 
);
defparam n744_s9.INIT=16'h0777;
  LUT4 n744_s10 (
    .F(n744_14),
    .I0(w_address_s_6_10),
    .I1(n744_15),
    .I2(n743_20),
    .I3(n729_18) 
);
defparam n744_s10.INIT=16'h00EF;
  LUT2 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_13),
    .I0(ff_phase[2]),
    .I1(n440_8) 
);
defparam ff_next_vram1_7_s8.INIT=4'h4;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h030E;
  LUT3 n545_s4 (
    .F(n545_9),
    .I0(n545_10),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram7_3_8) 
);
defparam n545_s4.INIT=8'hD0;
  LUT3 n1478_s6 (
    .F(n1478_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1478_s6.INIT=8'hCA;
  LUT3 n1479_s5 (
    .F(n1479_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1479_s5.INIT=8'hCA;
  LUT3 n1480_s5 (
    .F(n1480_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s5.INIT=8'hAC;
  LUT3 n1481_s5 (
    .F(n1481_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s5.INIT=8'hAC;
  LUT3 n1486_s4 (
    .F(n1486_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1486_s4.INIT=8'hCA;
  LUT3 n1487_s4 (
    .F(n1487_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1487_s4.INIT=8'hCA;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'hAC;
  LUT3 n1490_s5 (
    .F(n1490_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1490_s5.INIT=8'hCA;
  LUT3 n1490_s6 (
    .F(n1490_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1490_s6.INIT=8'hCA;
  LUT3 n1491_s5 (
    .F(n1491_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1491_s5.INIT=8'hCA;
  LUT3 n1491_s6 (
    .F(n1491_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1491_s6.INIT=8'hCA;
  LUT3 n1492_s5 (
    .F(n1492_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s5.INIT=8'hAC;
  LUT3 n1492_s6 (
    .F(n1492_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1492_s6.INIT=8'hAC;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1493_s5.INIT=8'hAC;
  LUT3 n1493_s6 (
    .F(n1493_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1493_s6.INIT=8'hAC;
  LUT3 n1494_s4 (
    .F(n1494_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1494_s4.INIT=8'hCA;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'hAC;
  LUT3 n1498_s4 (
    .F(n1498_7),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]) 
);
defparam n1498_s4.INIT=8'h07;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1506_s5.INIT=8'hAC;
  LUT3 n1507_s5 (
    .F(n1507_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1507_s5.INIT=8'hAC;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(n1493_9),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(n1509_10),
    .I1(ff_next_vram2[4]),
    .I2(w_address_s_6_11) 
);
defparam n1509_s6.INIT=8'hAC;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1510_s4.INIT=8'hAC;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1511_s4.INIT=8'hAC;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'hAC;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]),
    .I3(w_address_s_6_11) 
);
defparam n1517_s4.INIT=16'h5300;
  LUT4 n1517_s5 (
    .F(n1517_8),
    .I0(n1497_6),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s5.INIT=16'h0A0C;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1518_s4.INIT=8'hAC;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1519_s4.INIT=8'hAC;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'hAC;
  LUT3 n1522_s5 (
    .F(n1522_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1522_s5.INIT=8'hCA;
  LUT3 n1523_s5 (
    .F(n1523_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1523_s5.INIT=8'hCA;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]),
    .I3(w_address_s_6_11) 
);
defparam n1525_s4.INIT=16'h5300;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(n1525_9),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1525_s5.INIT=16'h0A0C;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'hAC;
  LUT3 n1802_s8 (
    .F(n1802_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam n1802_s8.INIT=8'h10;
  LUT3 n827_s24 (
    .F(n827_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n827_s24.INIT=8'hAC;
  LUT3 n828_s24 (
    .F(n828_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n828_s24.INIT=8'hCA;
  LUT3 n829_s24 (
    .F(n829_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s24.INIT=8'hCA;
  LUT3 n834_s21 (
    .F(n834_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n834_s21.INIT=8'hCA;
  LUT2 n1097_s21 (
    .F(n1097_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1097_s21.INIT=4'h1;
  LUT4 n1101_s19 (
    .F(n1101_23),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1101_s19.INIT=16'h0BBB;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h80;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n728_s14 (
    .F(n728_18),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n728_20),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n728_s14.INIT=16'h0B00;
  LUT4 n731_s11 (
    .F(n731_15),
    .I0(reg_color_table_base[14]),
    .I1(n1760_4),
    .I2(reg_pattern_generator_table_base[13]),
    .I3(w_screen_mode_3_4) 
);
defparam n731_s11.INIT=16'h0777;
  LUT3 n732_s15 (
    .F(n732_19),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n551_29) 
);
defparam n732_s15.INIT=8'h80;
  LUT4 n732_s16 (
    .F(n732_20),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_12),
    .I3(ff_next_vram2_3_10) 
);
defparam n732_s16.INIT=16'h00D7;
  LUT3 n732_s17 (
    .F(n732_21),
    .I0(n728_15),
    .I1(n735_24),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n732_s17.INIT=8'hE0;
  LUT3 n733_s16 (
    .F(n733_20),
    .I0(w_screen_mode[3]),
    .I1(n551_29),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n733_s16.INIT=8'h10;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_address_s_6_13),
    .I2(w_address_s_6_12),
    .I3(w_address_s_6_11) 
);
defparam n734_s12.INIT=16'h0230;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_address_s_6_13),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(w_screen_mode[3]) 
);
defparam n734_s13.INIT=16'h0F77;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(n1760_4),
    .I1(n734_19),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n729_18) 
);
defparam n734_s14.INIT=16'h0777;
  LUT2 n736_s15 (
    .F(n736_19),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(ff_next_vram4_7_8) 
);
defparam n736_s15.INIT=4'h8;
  LUT3 n739_s15 (
    .F(n739_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n739_21) 
);
defparam n739_s15.INIT=8'h40;
  LUT3 n739_s16 (
    .F(n739_20),
    .I0(w_address_s_6_12),
    .I1(ff_next_vram4_7_8),
    .I2(w_pattern_name_t12_pre[5]) 
);
defparam n739_s16.INIT=8'h80;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(n551_29),
    .I1(w_pos_x[3]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n741_s13.INIT=16'h0777;
  LUT4 n743_s13 (
    .F(n743_17),
    .I0(w_address_s_6_11),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_6_13) 
);
defparam n743_s13.INIT=16'h0FBB;
  LUT3 n743_s14 (
    .F(n743_18),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(w_address_s_6_11) 
);
defparam n743_s14.INIT=8'hAC;
  LUT4 n744_s11 (
    .F(n744_15),
    .I0(w_address_s_6_11),
    .I1(ff_pos_x[0]),
    .I2(n744_16),
    .I3(w_address_s_6_13) 
);
defparam n744_s11.INIT=16'h0FBB;
  LUT4 n545_s5 (
    .F(n545_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(ff_phase[0]) 
);
defparam n545_s5.INIT=16'h0700;
  LUT3 n1509_s7 (
    .F(n1509_10),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s7.INIT=8'hAC;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s6.INIT=8'hAC;
  LUT3 n728_s16 (
    .F(n728_20),
    .I0(ff_field),
    .I1(w_blink),
    .I2(reg_interleaving_mode) 
);
defparam n728_s16.INIT=8'h70;
  LUT4 n734_s15 (
    .F(n734_19),
    .I0(ff_next_vram4[7]),
    .I1(reg_color_table_base[11]),
    .I2(ff_phase[0]),
    .I3(n1097_23) 
);
defparam n734_s15.INIT=16'hCA00;
  LUT4 n739_s17 (
    .F(n739_21),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(w_pattern_name_t12_pre[4]) 
);
defparam n739_s17.INIT=16'h1000;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(n551_29),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram2_7_9) 
);
defparam n740_s13.INIT=16'h0777;
  LUT3 n744_s12 (
    .F(n744_16),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[2]),
    .I2(w_pos_x[3]) 
);
defparam n744_s12.INIT=8'hD0;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(n1097_19),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram2_3_s6.INIT=16'h0700;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(n1097_19),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0700;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n1798_s3 (
    .F(n1798_9),
    .I0(ff_pattern0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1802_9),
    .I3(n1801_12) 
);
defparam n1798_s3.INIT=16'hAC00;
  LUT4 n1799_s3 (
    .F(n1799_9),
    .I0(ff_pattern0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1802_9),
    .I3(n1801_12) 
);
defparam n1799_s3.INIT=16'hAC00;
  LUT4 n1800_s3 (
    .F(n1800_9),
    .I0(ff_pattern0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1802_9),
    .I3(n1801_12) 
);
defparam n1800_s3.INIT=16'hAC00;
  LUT4 n1801_s4 (
    .F(n1801_10),
    .I0(ff_pattern0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1802_9),
    .I3(n1801_12) 
);
defparam n1801_s4.INIT=16'hAC00;
  LUT4 n1113_s12 (
    .F(n1113_17),
    .I0(n1760_4),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n551_29) 
);
defparam n1113_s12.INIT=16'h0777;
  LUT4 n1114_s11 (
    .F(n1114_16),
    .I0(n1760_4),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n551_29) 
);
defparam n1114_s11.INIT=16'h0777;
  LUT4 n1115_s11 (
    .F(n1115_16),
    .I0(n1760_4),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n551_29) 
);
defparam n1115_s11.INIT=16'h0777;
  LUT4 n1116_s11 (
    .F(n1116_16),
    .I0(n1760_4),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n551_29) 
);
defparam n1116_s11.INIT=16'h0777;
  LUT3 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_13),
    .I0(ff_phase[1]),
    .I1(n551_29),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram3_7_s7.INIT=8'h54;
  LUT4 ff_next_vram1_7_s9 (
    .F(ff_next_vram1_7_15),
    .I0(n551_29),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s9.INIT=16'h1F00;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(w_address_d_0_8),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=16'hEF00;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_10),
    .I0(n551_29),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s4.INIT=16'h2F00;
  LUT4 n1802_s9 (
    .F(n1802_13),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1802_s9.INIT=16'h4000;
  LUT3 n1760_s4 (
    .F(n1760_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n1760_s4.INIT=8'h80;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n729_s13 (
    .F(n729_18),
    .I0(ff_phase[1]),
    .I1(n551_29),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n729_s13.INIT=16'h0008;
  LUT3 n728_s17 (
    .F(n728_22),
    .I0(n551_29),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n728_s17.INIT=8'h02;
  LUT4 n732_s18 (
    .F(n732_23),
    .I0(n732_17),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n732_18) 
);
defparam n732_s18.INIT=16'h00FD;
  LUT3 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s5.INIT=8'h01;
  LUT4 n550_s2 (
    .F(n550_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n550_s2.INIT=16'h0001;
  LUT3 n1478_s7 (
    .F(n1478_11),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1478_s7.INIT=8'h20;
  LUT4 n1128_s12 (
    .F(n1128_17),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s12.INIT=16'hCACC;
  LUT4 n1127_s12 (
    .F(n1127_17),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s12.INIT=16'hCACC;
  LUT4 n1126_s12 (
    .F(n1126_17),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1126_s12.INIT=16'hCACC;
  LUT4 n1125_s15 (
    .F(n1125_20),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1125_s15.INIT=16'hCACC;
  LUT3 n735_s19 (
    .F(n735_24),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n735_s19.INIT=8'h02;
  LUT4 n182_s4 (
    .F(n182_10),
    .I0(ff_pos_x[0]),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_10) 
);
defparam n182_s4.INIT=16'h1555;
  LUT4 n1102_s20 (
    .F(n1102_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s20.INIT=16'h0700;
  LUT4 n1100_s18 (
    .F(n1100_23),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1100_s18.INIT=16'h0700;
  LUT4 n1098_s18 (
    .F(n1098_23),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1098_s18.INIT=16'h0700;
  LUT3 n732_s19 (
    .F(n732_25),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n732_s19.INIT=8'h20;
  LUT3 n1475_s24 (
    .F(n1475_29),
    .I0(reg_screen_mode[2]),
    .I1(n1760_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1475_s24.INIT=8'hB0;
  LUT3 n1474_s23 (
    .F(n1474_28),
    .I0(reg_screen_mode[2]),
    .I1(n1760_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1474_s23.INIT=8'hB0;
  LUT4 n1483_s6 (
    .F(n1483_10),
    .I0(n1509_6),
    .I1(reg_screen_mode[2]),
    .I2(n1760_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1483_s6.INIT=16'h4500;
  LUT4 n1482_s7 (
    .F(n1482_11),
    .I0(n1509_6),
    .I1(reg_screen_mode[2]),
    .I2(n1760_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1482_s7.INIT=16'h4500;
  LUT4 n735_s20 (
    .F(n735_26),
    .I0(w_address_s_6_11),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram2_7_9),
    .I3(w_sprite_mode2_5) 
);
defparam n735_s20.INIT=16'h5410;
  LUT4 n831_s25 (
    .F(n831_30),
    .I0(w_address_s_6_11),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram2_7_9),
    .I3(w_sprite_mode2_5) 
);
defparam n831_s25.INIT=16'hA965;
  LUT4 n735_s21 (
    .F(n735_28),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n551_29),
    .I2(n1760_5),
    .I3(ff_next_vram2_7_9) 
);
defparam n735_s21.INIT=16'h0002;
  LUT4 n739_s18 (
    .F(n739_23),
    .I0(w_address_s_6_11),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_13),
    .I3(w_pos_x[6]) 
);
defparam n739_s18.INIT=16'h4200;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_11),
    .I0(ff_phase[1]),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_12),
    .I3(w_address_s_6_13) 
);
defparam ff_next_vram3_3_s5.INIT=16'h4551;
  LUT3 n1530_s7 (
    .F(n1530_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1478_11) 
);
defparam n1530_s7.INIT=8'h80;
  LUT3 n1485_s6 (
    .F(n1485_10),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1485_s6.INIT=8'h15;
  LUT3 n1484_s6 (
    .F(n1484_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1484_s6.INIT=8'h70;
  LUT3 n1482_s8 (
    .F(n1482_13),
    .I0(n1478_11),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1482_s8.INIT=8'h40;
  LUT4 n1481_s6 (
    .F(n1481_10),
    .I0(n1473_34),
    .I1(n1473_38),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1481_s6.INIT=16'h0EEE;
  LUT4 n1480_s6 (
    .F(n1480_10),
    .I0(n1472_34),
    .I1(n1472_38),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1480_s6.INIT=16'h0EEE;
  LUT4 n1479_s6 (
    .F(n1479_10),
    .I0(n1471_34),
    .I1(n1471_38),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1479_s6.INIT=16'h0EEE;
  LUT4 n1478_s8 (
    .F(n1478_13),
    .I0(n1470_34),
    .I1(n1470_38),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1478_s8.INIT=16'h0EEE;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1533_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hACCC;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1531_5),
    .I3(n1483_10) 
);
defparam n1531_s5.INIT=16'hFF80;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1527_5),
    .I3(n1479_10) 
);
defparam n1527_s4.INIT=16'hFF80;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1526_5),
    .I3(n1478_13) 
);
defparam n1526_s4.INIT=16'hFF80;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1525_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s7.INIT=16'h5CCC;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1517_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'h5CCC;
  LUT4 n1509_s8 (
    .F(n1509_12),
    .I0(n1509_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s8.INIT=16'hACCC;
  LUT4 n835_s28 (
    .F(n835_35),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_11),
    .I3(w_address_s_6_13) 
);
defparam n835_s28.INIT=16'h5100;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(w_address_s_6_12),
    .I1(w_address_s_6_11),
    .I2(w_address_s_6_13),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_3_s5.INIT=16'h2F00;
  LUT4 n1473_s25 (
    .F(n1473_34),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n1473_s25.INIT=16'h8000;
  LUT4 n1472_s25 (
    .F(n1472_34),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n1472_s25.INIT=16'h8000;
  LUT4 n1471_s25 (
    .F(n1471_34),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n1471_s25.INIT=16'h8000;
  LUT4 n1470_s25 (
    .F(n1470_34),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n1470_s25.INIT=16'h8000;
  LUT4 ff_next_vram1_7_s10 (
    .F(ff_next_vram1_7_17),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_3_4) 
);
defparam ff_next_vram1_7_s10.INIT=16'h0045;
  LUT4 n1527_s5 (
    .F(n1527_10),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram6[6]) 
);
defparam n1527_s5.INIT=16'hF800;
  LUT4 n1526_s5 (
    .F(n1526_10),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram6[7]) 
);
defparam n1526_s5.INIT=16'hF800;
  LUT4 n1497_s5 (
    .F(n1497_9),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram2[4]) 
);
defparam n1497_s5.INIT=16'hF800;
  LUT4 n1495_s5 (
    .F(n1495_9),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram2[6]) 
);
defparam n1495_s5.INIT=16'hF800;
  LUT4 n1473_s26 (
    .F(n1473_36),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram7[4]) 
);
defparam n1473_s26.INIT=16'hF800;
  LUT4 n1472_s26 (
    .F(n1472_36),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram7[5]) 
);
defparam n1472_s26.INIT=16'hF800;
  LUT4 n1471_s26 (
    .F(n1471_36),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram7[6]) 
);
defparam n1471_s26.INIT=16'hF800;
  LUT4 n1470_s26 (
    .F(n1470_36),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(n1760_5),
    .I3(ff_next_vram7[7]) 
);
defparam n1470_s26.INIT=16'hF800;
  LUT4 n740_s14 (
    .F(n740_19),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n740_17) 
);
defparam n740_s14.INIT=16'hBF00;
  LUT4 n737_s16 (
    .F(n737_21),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n737_s16.INIT=16'h0800;
  LUT4 n739_s19 (
    .F(n739_25),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n851_26) 
);
defparam n739_s19.INIT=16'hB000;
  LUT4 n738_s15 (
    .F(n738_20),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n738_s15.INIT=16'h0800;
  LUT4 n1477_s24 (
    .F(n1477_29),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1477_s24.INIT=16'h7077;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1516_s6.INIT=16'h7077;
  LUT4 n1515_s6 (
    .F(n1515_10),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1515_s6.INIT=16'h7077;
  LUT4 n1514_s6 (
    .F(n1514_10),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1514_s6.INIT=16'h7077;
  LUT4 n1498_s5 (
    .F(n1498_9),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram1[2]),
    .I3(n1498_7) 
);
defparam n1498_s5.INIT=16'h00FB;
  LUT3 n256_s9 (
    .F(n256_15),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_7_9) 
);
defparam n256_s9.INIT=8'h0B;
  LUT4 n1801_s5 (
    .F(n1801_12),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1760_5),
    .I3(n1802_13) 
);
defparam n1801_s5.INIT=16'h000B;
  LUT3 n1473_s27 (
    .F(n1473_38),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1473_s27.INIT=8'h20;
  LUT3 n1472_s27 (
    .F(n1472_38),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1472_s27.INIT=8'h20;
  LUT3 n1471_s27 (
    .F(n1471_38),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1471_s27.INIT=8'h20;
  LUT3 n1470_s27 (
    .F(n1470_38),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1470_s27.INIT=8'h20;
  LUT4 n1802_s10 (
    .F(n1802_15),
    .I0(n1760_5),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1802_13) 
);
defparam n1802_s10.INIT=16'h00BA;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(ff_next_vram2_3_10),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram0_7_12) 
);
defparam ff_next_vram4_3_s5.INIT=16'h7500;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=8'hB0;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n440_8) 
);
defparam ff_next_vram5_7_s5.INIT=8'h10;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(n1478_11),
    .I3(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=16'hF800;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(ff_screen_h_in_active_11),
    .I3(n256_15) 
);
defparam n138_s5.INIT=16'h0544;
  LUT4 n728_s18 (
    .F(n728_24),
    .I0(n735_18),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n728_s18.INIT=16'h0004;
  LUT4 n744_s13 (
    .F(n744_18),
    .I0(n728_24),
    .I1(n728_15),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n744_11) 
);
defparam n744_s13.INIT=16'hE0FF;
  LUT4 n731_s12 (
    .F(n731_17),
    .I0(n728_24),
    .I1(n728_15),
    .I2(reg_pattern_generator_table_base[13]),
    .I3(n731_11) 
);
defparam n731_s12.INIT=16'hE0FF;
  LUT4 ff_next_vram0_7_s6 (
    .F(ff_next_vram0_7_12),
    .I0(n440_8),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s6.INIT=16'h0002;
  LUT4 n743_s15 (
    .F(n743_20),
    .I0(n1760_5),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n743_s15.INIT=16'h0001;
  LUT4 n728_s19 (
    .F(n728_26),
    .I0(n551_29),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n728_s19.INIT=16'h0001;
  LUT4 n728_s20 (
    .F(n728_28),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n728_s20.INIT=16'h0800;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n545_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n728_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n729_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n731_17),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n744_18),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n827_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n828_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n831_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n832_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1121_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1122_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1125_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1126_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1127_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1128_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1097_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1098_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1099_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1101_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1102_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1105_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1106_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1109_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1111_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n835_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n836_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n837_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n839_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n840_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1113_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1114_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n851_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n852_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n855_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n856_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n857_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1129_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1130_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1478_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1479_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1480_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1481_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1482_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1483_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1484_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1485_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1486_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1492_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1494_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1495_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1496_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1497_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1509_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1526_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1527_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1470_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1471_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1474_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1475_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n182_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1798_9),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1799_9),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1800_9),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1801_10),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1802_5),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1804_4),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1805_4),
    .CLK(clk85m),
    .CE(n1760_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n839_s26 (
    .O(n839_30),
    .I0(n839_28),
    .I1(n823_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n840_s26 (
    .O(n840_30),
    .I0(n840_28),
    .I1(n824_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  n240_4,
  w_sprite_mode2,
  reg_sprite_disable,
  ff_next_vram2_7_9,
  n550_6,
  n1760_4,
  n878_17,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n317_8,
  n88_9,
  n440_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input n240_4;
input w_sprite_mode2;
input reg_sprite_disable;
input ff_next_vram2_7_9;
input n550_6;
input n1760_4;
input n878_17;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n317_8;
output n88_9;
output n440_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n78_7;
wire n440_6;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n438_7;
wire n317_10;
wire n77_10;
wire n79_10;
wire ff_selected_count_3_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n88_11;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT3 n440_s1 (
    .F(n440_4),
    .I0(n440_8),
    .I1(ff_vram_valid_9),
    .I2(n440_6) 
);
defparam n440_s1.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_10) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_10) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_10) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_10) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_10) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_10) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_10) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n440_s3.INIT=8'h40;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_4),
    .I1(n88_8),
    .I2(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=8'h80;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT2 n317_s3 (
    .F(n317_8),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram2_7_9) 
);
defparam n317_s3.INIT=4'h1;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s4.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_10) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(n550_6),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n438_s3.INIT=16'h2000;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(n1760_4),
    .I1(n878_17),
    .I2(reg_sprite_disable),
    .I3(ff_next_vram2_7_9) 
);
defparam n317_s4.INIT=16'h0001;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n88_8),
    .I3(n438_7) 
);
defparam n88_s5.INIT=16'hF400;
  LUT4 n438_s4 (
    .F(n438_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_7) 
);
defparam n438_s4.INIT=16'h8000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_10),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n550_6,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n256_11,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n550_6;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n256_11;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_current_plane_2_19;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n550_6),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n256_11),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(w_selected_count[3]),
    .I2(n1424_9),
    .I3(ff_active_13) 
);
defparam ff_active_s5.INIT=16'h0041;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n550_6) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h8778;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_6,
  ff_active_d1,
  n240_4,
  n1061_22,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  n964_35,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n1177_8,
  n538_6,
  n1177_10,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_6;
input ff_active_d1;
input n240_4;
input n1061_22;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input n964_35;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [3:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n1177_8;
output n538_6;
output n1177_10;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire ff_sprite_collision_11;
wire n1009_12;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_10) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_10) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_12) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT3 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11) 
);
defparam n1009_s4.INIT=8'h10;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_9),
    .I3(n1061_22) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_10),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_11) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s6.INIT=16'hF53F;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1009_s7.INIT=16'h00F4;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s8.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT2 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam ff_sprite_collision_s6.INIT=4'h4;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=16'h0001;
  LUT2 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s8.INIT=4'h4;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT2 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[4]) 
);
defparam n1009_s11.INIT=4'h4;
  LUT4 n1177_s4 (
    .F(n1177_10),
    .I0(n964_35),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n1061_22) 
);
defparam n1177_s4.INIT=16'hFDFF;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  reg_212lines_mode,
  n240_4,
  reg_sprite_disable,
  ff_next_vram2_7_9,
  n550_6,
  n1760_4,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_11,
  n6_8,
  n1061_22,
  reg_color0_opaque,
  n964_35,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  ff_vram_valid,
  n317_8,
  n88_9,
  n440_8,
  w_ic_vram_valid,
  n1245_5,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_8,
  n1177_10,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input reg_212lines_mode;
input n240_4;
input reg_sprite_disable;
input ff_next_vram2_7_9;
input n550_6;
input n1760_4;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_11;
input n6_8;
input n1061_22;
input reg_color0_opaque;
input n964_35;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output ff_vram_valid;
output n317_8;
output n88_9;
output n440_8;
output w_ic_vram_valid;
output n1245_5;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_8;
output n1177_10;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire w_sprite_mode2_6;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s2.INIT=16'hBF00;
  LUT2 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s3.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT3 w_sprite_mode2_s4 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s4.INIT=8'hE0;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n550_6(n550_6),
    .n1760_4(n1760_4),
    .n878_17(n878_17),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n317_8(n317_8),
    .n88_9(n88_9),
    .n440_8(n440_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n550_6(n550_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n256_11(n256_11),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n1061_22(n1061_22),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n964_35(n964_35),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n1177_8(n1177_8),
    .n538_6(n538_6),
    .n1177_10(n1177_10),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  n62_10,
  n62_8,
  n103_9,
  reg_interlace_mode,
  w_address_d_0_8,
  w_address_s_6_11,
  w_address_s_6_13,
  w_address_s_6_10,
  w_address_s_6_12,
  w_next_0_6,
  reg_display_on,
  n6_8,
  reg_left_mask,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  n240_4,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1061_22,
  reg_color0_opaque,
  n964_35,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  n551_29,
  w_screen_mode_3_3,
  n550_4,
  n1760_4,
  n1760_5,
  ff_next_vram2_7_9,
  ff_next_vram4_7_8,
  n550_6,
  n256_15,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  ff_vram_valid,
  n317_8,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_8,
  n1177_10,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input n62_10;
input n62_8;
input n103_9;
input reg_interlace_mode;
input w_address_d_0_8;
input w_address_s_6_11;
input w_address_s_6_13;
input w_address_s_6_10;
input w_address_s_6_12;
input w_next_0_6;
input reg_display_on;
input n6_8;
input reg_left_mask;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input n240_4;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1061_22;
input reg_color0_opaque;
input n964_35;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output n551_29;
output w_screen_mode_3_3;
output n550_4;
output n1760_4;
output n1760_5;
output ff_next_vram2_7_9;
output ff_next_vram4_7_8;
output n550_6;
output n256_15;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output ff_vram_valid;
output n317_8;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_8;
output n1177_10;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire w_blink;
wire ff_field;
wire ff_state_1_7;
wire n256_11;
wire n88_9;
wire n440_8;
wire n1245_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_10(n62_10),
    .n62_8(n62_8),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .w_blink(w_blink),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_address_d_0_8(w_address_d_0_8),
    .w_screen_v_active(w_screen_v_active),
    .w_address_s_6_11(w_address_s_6_11),
    .w_address_s_6_13(w_address_s_6_13),
    .w_address_s_6_10(w_address_s_6_10),
    .w_address_s_6_12(w_address_s_6_12),
    .n440_8(n440_8),
    .w_next_0_6(w_next_0_6),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .reg_display_on(reg_display_on),
    .n6_8(n6_8),
    .n88_9(n88_9),
    .n1245_5(n1245_5),
    .w_blink(w_blink),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n551_29(n551_29),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n550_4(n550_4),
    .n1760_4(n1760_4),
    .n1760_5(n1760_5),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .ff_next_vram4_7_8(ff_next_vram4_7_8),
    .n256_11(n256_11),
    .n550_6(n550_6),
    .n256_15(n256_15),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n550_6(n550_6),
    .n1760_4(n1760_4),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_11(n256_11),
    .n6_8(n6_8),
    .n1061_22(n1061_22),
    .reg_color0_opaque(reg_color0_opaque),
    .n964_35(n964_35),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .n88_9(n88_9),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5868_7;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_8;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire n6693_12;
wire n6693_13;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_13;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5852_16;
wire n5853_12;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_12;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_12;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_12;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_12;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_8;
wire n5866_9;
wire n5866_11;
wire n5866_12;
wire n5867_7;
wire n5867_8;
wire n5867_10;
wire n5867_11;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5869_7;
wire n5869_8;
wire n5869_10;
wire n5869_11;
wire n5870_7;
wire n5870_8;
wire n5870_10;
wire n5870_11;
wire n5871_7;
wire n5871_8;
wire n5871_10;
wire n5871_11;
wire n5872_7;
wire n5872_8;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_10;
wire n5873_11;
wire n5874_8;
wire n5874_9;
wire n5874_11;
wire n5874_13;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_10;
wire n5876_11;
wire n5877_7;
wire n5877_8;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_10;
wire n5878_11;
wire n5879_8;
wire n5879_9;
wire n5879_11;
wire n5879_13;
wire n5880_9;
wire n5880_10;
wire n5880_12;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5882_7;
wire n5882_8;
wire n5882_10;
wire n5882_11;
wire n5883_7;
wire n5883_8;
wire n5883_10;
wire n5883_11;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5885_7;
wire n5885_8;
wire n5885_10;
wire n5885_11;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5888_7;
wire n5888_8;
wire n5888_10;
wire n5888_11;
wire n5889_7;
wire n5889_8;
wire n5889_10;
wire n5889_11;
wire n5890_7;
wire n5890_8;
wire n5890_10;
wire n5890_11;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5892_8;
wire n5892_10;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5894_7;
wire n5894_8;
wire n5894_10;
wire n5894_11;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_12;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire n6693_16;
wire n6693_18;
wire ff_vram_wdata_31_12;
wire ff_cache0_address_15_14;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_16;
wire ff_cache3_address_16_17;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache1_data_mask_3_17;
wire ff_cache2_data_mask_3_16;
wire n6695_13;
wire n6695_14;
wire n5850_11;
wire n5850_12;
wire n5851_18;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5852_18;
wire n5852_19;
wire n5852_21;
wire n5853_16;
wire n5853_17;
wire n5854_16;
wire n5855_16;
wire n5856_16;
wire n5857_16;
wire n5858_16;
wire n5859_16;
wire n5860_16;
wire n5861_16;
wire n5862_16;
wire n5863_16;
wire n5864_16;
wire n5865_16;
wire n5867_15;
wire n5868_15;
wire n5868_16;
wire n5868_17;
wire n5868_19;
wire n5869_14;
wire n5869_17;
wire n5870_15;
wire n5873_15;
wire n5876_15;
wire n5877_15;
wire n5878_15;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_15;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5884_16;
wire n5887_10;
wire n5887_12;
wire n5887_14;
wire n5887_15;
wire n5888_15;
wire n5889_15;
wire n5890_15;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5893_10;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5894_15;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5898_19;
wire n5899_17;
wire n5900_18;
wire n5901_17;
wire n6693_20;
wire ff_cache0_address_15_15;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5851_22;
wire n5852_22;
wire n5852_23;
wire n5853_18;
wire n5892_15;
wire n5892_16;
wire ff_cache2_already_read_15;
wire ff_cache3_already_read_14;
wire ff_vram_wdata_31_14;
wire ff_cache3_already_read_16;
wire ff_cache0_already_read_14;
wire n5880_18;
wire n5874_18;
wire ff_cache3_address_16_19;
wire ff_vram_wdata_31_16;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_busy_10;
wire ff_cache2_address_16_16;
wire ff_cache2_already_read_17;
wire ff_cache0_address_15_17;
wire n5892_18;
wire ff_cache0_already_read_16;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache0_data_31_16;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire n5879_18;
wire ff_cache1_data_7_13;
wire ff_cache1_data_15_13;
wire ff_cache1_data_23_13;
wire ff_cache1_data_31_15;
wire n6694_12;
wire ff_cache0_data_mask_2_17;
wire n5022_10;
wire ff_cache2_data_31_14;
wire ff_cache1_data_mask_3_20;
wire ff_cache_vram_rdata_en_17;
wire ff_cache0_already_read_18;
wire ff_cache1_data_31_17;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_address_16_21;
wire ff_cache3_data_mask_3_17;
wire ff_cache1_data_mask_3_22;
wire n5851_25;
wire n5897_17;
wire n5896_17;
wire n5886_17;
wire n5885_18;
wire n5883_17;
wire n5879_20;
wire n5875_17;
wire n5874_20;
wire n5872_18;
wire n5871_17;
wire n5869_20;
wire n5866_18;
wire n5852_25;
wire n5872_20;
wire n5869_22;
wire n6411_12;
wire ff_cache1_data_en_13;
wire n6693_22;
wire n5851_27;
wire ff_vram_wdata_31_18;
wire n5880_20;
wire n5866_20;
wire n5851_29;
wire n5897_19;
wire n5896_19;
wire n5894_17;
wire n5893_17;
wire n5891_17;
wire n5888_17;
wire n5886_19;
wire n5885_20;
wire n5883_19;
wire n5882_17;
wire n5880_22;
wire n5879_22;
wire n5878_17;
wire n5877_17;
wire n5876_17;
wire n5875_19;
wire n5873_17;
wire n5872_22;
wire n5871_19;
wire n5870_17;
wire n5869_24;
wire n5867_17;
wire n5866_22;
wire n5851_31;
wire n5890_17;
wire n5889_17;
wire n5884_18;
wire n5874_22;
wire n5897_21;
wire n5896_21;
wire n5895_17;
wire n5894_19;
wire n5893_19;
wire n5891_19;
wire n5890_19;
wire n5889_19;
wire n5888_19;
wire n5887_17;
wire n5886_21;
wire n5885_22;
wire n5883_21;
wire n5882_19;
wire n5881_17;
wire n5880_24;
wire n5879_24;
wire n5878_19;
wire n5874_24;
wire n5873_19;
wire n5872_24;
wire n5871_21;
wire n5869_26;
wire n5868_21;
wire n5866_24;
wire n5851_33;
wire n5892_20;
wire n5877_19;
wire n5876_19;
wire n5875_21;
wire n5870_19;
wire n5867_19;
wire n5897_23;
wire n5896_23;
wire n5891_21;
wire n5890_21;
wire n5889_21;
wire n5888_21;
wire n5887_19;
wire n5885_24;
wire n5882_21;
wire n5881_19;
wire n5880_26;
wire n5878_21;
wire n5877_21;
wire n5876_21;
wire n5875_23;
wire n5872_26;
wire n5870_21;
wire n5869_28;
wire n5868_23;
wire n5867_21;
wire n5894_21;
wire n5886_23;
wire n5883_23;
wire n5879_26;
wire n5874_26;
wire n5873_21;
wire n5871_23;
wire n5866_26;
wire n5885_26;
wire n5895_19;
wire n5894_23;
wire n5892_22;
wire n5891_23;
wire n5890_23;
wire n5889_23;
wire n5886_25;
wire n5885_28;
wire n5883_25;
wire n5877_23;
wire n5876_23;
wire n5875_25;
wire n5874_28;
wire n5873_23;
wire n5872_28;
wire n5871_25;
wire n5870_23;
wire n5869_30;
wire n5867_23;
wire n5866_28;
wire n5897_25;
wire n5896_25;
wire n5888_23;
wire n5882_23;
wire n5880_28;
wire n5879_28;
wire n5878_23;
wire n6692_11;
wire ff_cache_vram_rdata_7_12;
wire n6693_24;
wire n5880_30;
wire n5891_25;
wire ff_cache_vram_rdata_en_19;
wire ff_cache_vram_rdata_en_21;
wire ff_cache0_data_31_18;
wire ff_vram_address_16_19;
wire n6693_26;
wire ff_cache3_data_7_13;
wire ff_cache3_data_15_13;
wire ff_cache3_data_23_13;
wire ff_cache3_data_31_15;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_19;
wire n5852_27;
wire ff_cache0_data_31_20;
wire ff_cache0_data_23_16;
wire ff_cache0_data_15_16;
wire ff_cache0_data_7_16;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s3 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s3.INIT=8'hCA;
  LUT3 n110_s4 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s4.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s3.INIT=8'hCA;
  LUT3 n121_s4 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s4.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_29) 
);
defparam n5851_s6.INIT=8'h07;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n82_9),
    .I2(n5852_11),
    .I3(n5852_12) 
);
defparam n5852_s6.INIT=16'h000E;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5852_10),
    .I1(n83_9),
    .I2(n5853_10),
    .I3(n5853_11) 
);
defparam n5853_s6.INIT=16'h000E;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5852_10),
    .I1(n84_9),
    .I2(n5854_10),
    .I3(n5854_11) 
);
defparam n5854_s6.INIT=16'h000E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5852_10),
    .I1(n85_9),
    .I2(n5855_10),
    .I3(n5855_11) 
);
defparam n5855_s6.INIT=16'h000E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5852_10),
    .I1(n86_9),
    .I2(n5856_10),
    .I3(n5856_11) 
);
defparam n5856_s6.INIT=16'h000E;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5852_10),
    .I1(n87_9),
    .I2(n5857_10),
    .I3(n5857_11) 
);
defparam n5857_s6.INIT=16'h000E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5852_10),
    .I1(n88_9),
    .I2(n5858_10),
    .I3(n5858_11) 
);
defparam n5858_s6.INIT=16'h000E;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5852_10),
    .I1(n89_9),
    .I2(n5859_10),
    .I3(n5859_11) 
);
defparam n5859_s6.INIT=16'h000E;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5852_10),
    .I1(n90_9),
    .I2(n5860_10),
    .I3(n5860_11) 
);
defparam n5860_s6.INIT=16'h000E;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5852_10),
    .I1(n91_9),
    .I2(n5861_10),
    .I3(n5861_11) 
);
defparam n5861_s6.INIT=16'h000E;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5852_10),
    .I1(n92_9),
    .I2(n5862_10),
    .I3(n5862_11) 
);
defparam n5862_s6.INIT=16'h000E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5852_10),
    .I1(n93_9),
    .I2(n5863_10),
    .I3(n5863_11) 
);
defparam n5863_s6.INIT=16'h000E;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5852_10),
    .I1(n94_9),
    .I2(n5864_10),
    .I3(n5864_11) 
);
defparam n5864_s6.INIT=16'h000E;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5852_10),
    .I1(n95_9),
    .I2(n5865_10),
    .I3(n5865_11) 
);
defparam n5865_s6.INIT=16'h000E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_20) 
);
defparam n5866_s1.INIT=16'h11F0;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_20),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000E;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5868_7) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n5866_20),
    .I3(n99_9) 
);
defparam n5869_s1.INIT=16'h4F44;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5866_20),
    .I1(n100_9),
    .I2(n5870_5),
    .I3(n5870_6) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_20) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n5866_20),
    .I3(n102_9) 
);
defparam n5872_s1.INIT=16'h4F44;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5866_20),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'h000E;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5866_20) 
);
defparam n5874_s1.INIT=16'h11F0;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5866_20) 
);
defparam n5875_s1.INIT=16'h11F0;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5866_20),
    .I1(n106_9),
    .I2(n5876_5),
    .I3(n5876_6) 
);
defparam n5876_s1.INIT=16'h000E;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5866_20),
    .I1(n107_9),
    .I2(n5877_5),
    .I3(n5877_6) 
);
defparam n5877_s1.INIT=16'h000E;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5866_20),
    .I1(n108_9),
    .I2(n5878_5),
    .I3(n5878_6) 
);
defparam n5878_s1.INIT=16'h000E;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_20) 
);
defparam n5879_s1.INIT=16'h11F0;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_20),
    .I2(n5880_30),
    .I3(n5880_8) 
);
defparam n5880_s1.INIT=16'hFFF4;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5866_20) 
);
defparam n5881_s1.INIT=16'h11F0;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_20),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000E;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5866_20) 
);
defparam n5883_s1.INIT=16'h11F0;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5868_7) 
);
defparam n5884_s1.INIT=16'hF011;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n5866_20),
    .I3(n115_9) 
);
defparam n5885_s1.INIT=16'h4F44;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_20) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5866_20) 
);
defparam n5887_s1.INIT=16'h11F0;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5866_20),
    .I1(n118_9),
    .I2(n5888_5),
    .I3(n5888_6) 
);
defparam n5888_s1.INIT=16'h000E;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5866_20),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000E;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5866_20),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'h000E;
  LUT3 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5880_20),
    .I2(n5891_6) 
);
defparam n5891_s1.INIT=8'h4F;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5866_20) 
);
defparam n5892_s1.INIT=16'h11F0;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5866_20) 
);
defparam n5893_s1.INIT=16'h11F0;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5866_20),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5866_20) 
);
defparam n5895_s1.INIT=16'h11F0;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5866_20) 
);
defparam n5896_s1.INIT=16'h11F0;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_20) 
);
defparam n5897_s1.INIT=16'h11F0;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(ff_priority[1]) 
);
defparam n5898_s6.INIT=16'h0305;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(ff_priority[1]) 
);
defparam n5899_s6.INIT=16'h0305;
  LUT3 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5852_10),
    .I2(n5900_11) 
);
defparam n5900_s6.INIT=8'h0E;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12),
    .I3(ff_priority[1]) 
);
defparam n5901_s6.INIT=16'h0305;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_17),
    .I2(ff_cache2_already_read_15) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_14),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'h7000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5868_7),
    .I1(n5851_10),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_24),
    .I1(n6693_12),
    .I2(n6693_13),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFFB0;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_vram_wdata_31_18),
    .I3(ff_vram_wdata_31_16) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_16),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_20),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_16),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_16),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_16),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_31_16),
    .I2(ff_cache1_data_31_15),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0D00;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_19),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_address_16_s5.INIT=16'h0E00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_7_12),
    .I2(n6693_24),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF400;
  LUT3 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=8'hF1;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n5851_10),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF0B;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(n5851_10),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_31_16),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_12),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT3 n6695_s6 (
    .F(n6695_11),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(n6695_12) 
);
defparam n6695_s6.INIT=8'h01;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5868_7),
    .I1(n5852_10),
    .I2(n5851_10),
    .I3(n5850_10) 
);
defparam n5850_s4.INIT=16'h3015;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5851_s7.INIT=8'h01;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_27),
    .I1(n81_9),
    .I2(ff_cache_vram_write),
    .I3(n5851_14) 
);
defparam n5851_s8.INIT=16'h333A;
  LUT3 n5852_s7 (
    .F(n5852_10),
    .I0(n5851_10),
    .I1(n5851_14),
    .I2(n5866_20) 
);
defparam n5852_s7.INIT=8'h70;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5852_15),
    .I3(n5852_16) 
);
defparam n5852_s8.INIT=16'h1000;
  LUT3 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache_vram_address[15]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5852_s9.INIT=8'h10;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_12),
    .I1(n5853_13),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s7.INIT=16'h0100;
  LUT3 n5853_s8 (
    .F(n5853_11),
    .I0(ff_cache_vram_address[14]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5853_s8.INIT=8'h10;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(n5854_14),
    .I3(n5854_15) 
);
defparam n5854_s7.INIT=16'h1000;
  LUT3 n5854_s8 (
    .F(n5854_11),
    .I0(ff_cache_vram_address[13]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5854_s8.INIT=8'h10;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(n5855_14),
    .I3(n5855_15) 
);
defparam n5855_s7.INIT=16'h1000;
  LUT3 n5855_s8 (
    .F(n5855_11),
    .I0(ff_cache_vram_address[12]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5855_s8.INIT=8'h10;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s7.INIT=16'h1000;
  LUT3 n5856_s8 (
    .F(n5856_11),
    .I0(ff_cache_vram_address[11]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5856_s8.INIT=8'h10;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5857_12),
    .I1(n5857_13),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s7.INIT=16'h0100;
  LUT3 n5857_s8 (
    .F(n5857_11),
    .I0(ff_cache_vram_address[10]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5857_s8.INIT=8'h10;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5858_12),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s7.INIT=16'h0100;
  LUT3 n5858_s8 (
    .F(n5858_11),
    .I0(ff_cache_vram_address[9]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5858_s8.INIT=8'h10;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_12),
    .I1(n5859_13),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s7.INIT=16'h1000;
  LUT3 n5859_s8 (
    .F(n5859_11),
    .I0(ff_cache_vram_address[8]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5859_s8.INIT=8'h10;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s7.INIT=16'h0100;
  LUT3 n5860_s8 (
    .F(n5860_11),
    .I0(ff_cache_vram_address[7]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5860_s8.INIT=8'h10;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s7.INIT=16'h1000;
  LUT3 n5861_s8 (
    .F(n5861_11),
    .I0(ff_cache_vram_address[6]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5861_s8.INIT=8'h10;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5862_12),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s7.INIT=16'h0100;
  LUT3 n5862_s8 (
    .F(n5862_11),
    .I0(ff_cache_vram_address[5]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5862_s8.INIT=8'h10;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s7.INIT=16'h1000;
  LUT3 n5863_s8 (
    .F(n5863_11),
    .I0(ff_cache_vram_address[4]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5863_s8.INIT=8'h10;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5864_12),
    .I1(n5864_13),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s7.INIT=16'h1000;
  LUT3 n5864_s8 (
    .F(n5864_11),
    .I0(ff_cache_vram_address[3]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5864_s8.INIT=8'h10;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s7.INIT=16'h0100;
  LUT3 n5865_s8 (
    .F(n5865_11),
    .I0(ff_cache_vram_address[2]),
    .I1(n5851_14),
    .I2(n5852_27) 
);
defparam n5865_s8.INIT=8'h10;
  LUT3 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5851_10) 
);
defparam n5866_s2.INIT=8'h10;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_26),
    .I1(n6411_9),
    .I2(n5866_11),
    .I3(n5866_12) 
);
defparam n5866_s3.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(ff_priority[0]),
    .I3(n5852_27) 
);
defparam n5867_s2.INIT=16'h3500;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_19),
    .I1(n6411_12),
    .I2(n5867_10),
    .I3(n5867_11) 
);
defparam n5867_s3.INIT=16'h7000;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_9),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'hF100;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_11),
    .I1(ff_cache_vram_write),
    .I2(n5868_12),
    .I3(n5868_13) 
);
defparam n5868_s3.INIT=16'hFE00;
  LUT2 n5868_s4 (
    .F(n5868_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5868_s4.INIT=4'h8;
  LUT3 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5851_10) 
);
defparam n5869_s2.INIT=8'h10;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_22),
    .I1(n5869_10),
    .I2(n5869_11),
    .I3(n5868_7) 
);
defparam n5869_s3.INIT=16'h00BF;
  LUT3 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_7),
    .I1(n5870_8),
    .I2(n5852_27) 
);
defparam n5870_s2.INIT=8'hE0;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_19),
    .I1(n6411_12),
    .I2(n5870_10),
    .I3(n5870_11) 
);
defparam n5870_s3.INIT=16'h7000;
  LUT3 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5851_10) 
);
defparam n5871_s2.INIT=8'hE0;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_23),
    .I1(n6411_9),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s3.INIT=16'h7000;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n5851_10) 
);
defparam n5872_s2.INIT=8'h10;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_20),
    .I1(n5872_10),
    .I2(n5872_11),
    .I3(n5868_7) 
);
defparam n5872_s3.INIT=16'h00BF;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(ff_priority[0]),
    .I3(n5852_27) 
);
defparam n5873_s2.INIT=16'h3500;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_21),
    .I1(n6411_9),
    .I2(n5873_10),
    .I3(n5873_11) 
);
defparam n5873_s3.INIT=16'h7000;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_26),
    .I1(n6411_9),
    .I2(n5874_8),
    .I3(n5874_9) 
);
defparam n5874_s2.INIT=16'h7000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_22),
    .I1(n5874_11),
    .I2(n5874_18),
    .I3(n5874_13) 
);
defparam n5874_s3.INIT=16'h0070;
  LUT3 n5875_s2 (
    .F(n5875_5),
    .I0(n5851_10),
    .I1(n5875_7),
    .I2(n5875_8) 
);
defparam n5875_s2.INIT=8'h80;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_21),
    .I1(n6411_12),
    .I2(n5875_10),
    .I3(n5875_11) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5852_27) 
);
defparam n5876_s2.INIT=8'h70;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_19),
    .I1(n6411_12),
    .I2(n5876_10),
    .I3(n5876_11) 
);
defparam n5876_s3.INIT=16'h7000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5877_8),
    .I2(ff_priority[1]),
    .I3(n5852_27) 
);
defparam n5877_s2.INIT=16'h3500;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_19),
    .I1(n6411_12),
    .I2(n5877_10),
    .I3(n5877_11) 
);
defparam n5877_s3.INIT=16'h7000;
  LUT3 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5852_27) 
);
defparam n5878_s2.INIT=8'h70;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_23),
    .I1(n6409_11),
    .I2(n5878_10),
    .I3(n5878_11) 
);
defparam n5878_s3.INIT=16'h7000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_26),
    .I1(n6411_9),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_28),
    .I1(n5879_11),
    .I2(n5879_18),
    .I3(n5879_13) 
);
defparam n5879_s3.INIT=16'h0070;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5868_9),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_9),
    .I3(n5880_10) 
);
defparam n5880_s2.INIT=16'hB000;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_28),
    .I1(n5879_11),
    .I2(n5880_12),
    .I3(n5880_18) 
);
defparam n5880_s5.INIT=16'hB000;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5851_10) 
);
defparam n5881_s2.INIT=8'hE0;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[16]),
    .I2(n5868_9),
    .I3(n5881_9) 
);
defparam n5881_s3.INIT=16'hF100;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5852_27) 
);
defparam n5882_s2.INIT=8'hE0;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_23),
    .I1(n6409_11),
    .I2(n5882_10),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h7000;
  LUT3 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5851_10) 
);
defparam n5883_s2.INIT=8'h10;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_23),
    .I1(n6411_9),
    .I2(n5883_10),
    .I3(n5883_11) 
);
defparam n5883_s3.INIT=16'h7000;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_18),
    .I1(n6188_8),
    .I2(n5884_8),
    .I3(n5884_9) 
);
defparam n5884_s2.INIT=16'h7000;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n114_9),
    .I1(ff_cache_vram_write),
    .I2(n5884_10),
    .I3(n5851_10) 
);
defparam n5884_s3.INIT=16'h0700;
  LUT3 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5851_10) 
);
defparam n5885_s2.INIT=8'h10;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_26),
    .I1(n5885_10),
    .I2(n5885_11),
    .I3(n5868_7) 
);
defparam n5885_s3.INIT=16'h00BF;
  LUT3 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5851_10) 
);
defparam n5886_s2.INIT=8'h10;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_23),
    .I1(n6411_9),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT3 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n5851_10) 
);
defparam n5887_s2.INIT=8'h70;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[10]),
    .I2(n5868_9),
    .I3(n5887_9) 
);
defparam n5887_s3.INIT=16'hF100;
  LUT3 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5888_8),
    .I2(n5852_27) 
);
defparam n5888_s2.INIT=8'h70;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_23),
    .I1(n6409_11),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'h7000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(ff_priority[1]),
    .I3(n5852_27) 
);
defparam n5889_s2.INIT=16'h3500;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_17),
    .I1(n6188_8),
    .I2(n5889_10),
    .I3(n5889_11) 
);
defparam n5889_s3.INIT=16'h7000;
  LUT3 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5852_27) 
);
defparam n5890_s2.INIT=8'hE0;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_17),
    .I1(n6188_8),
    .I2(n5890_10),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5868_9),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_7),
    .I3(n5891_8) 
);
defparam n5891_s2.INIT=16'hB000;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_9),
    .I1(n5891_10),
    .I2(n5852_27),
    .I3(n5891_25) 
);
defparam n5891_s3.INIT=16'h00EF;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_20),
    .I1(n5892_8),
    .I2(n5851_10),
    .I3(n5892_18) 
);
defparam n5892_s2.INIT=16'h7000;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[5]),
    .I2(n5868_9),
    .I3(n5892_10) 
);
defparam n5892_s3.INIT=16'hF100;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_8),
    .I2(ff_priority[1]),
    .I3(n5851_10) 
);
defparam n5893_s2.INIT=16'h3500;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[4]),
    .I2(n5868_9),
    .I3(n5893_9) 
);
defparam n5893_s3.INIT=16'hF100;
  LUT3 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5852_27) 
);
defparam n5894_s2.INIT=8'h70;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_21),
    .I1(n6411_9),
    .I2(n5894_10),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h7000;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(ff_priority[1]),
    .I3(n5851_10) 
);
defparam n5895_s2.INIT=16'h3500;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[2]),
    .I2(n5868_9),
    .I3(n5895_9) 
);
defparam n5895_s3.INIT=16'hF100;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_25),
    .I1(n6409_11),
    .I2(n5896_8),
    .I3(n5896_9) 
);
defparam n5896_s2.INIT=16'h7000;
  LUT3 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_11),
    .I2(n5851_10) 
);
defparam n5896_s3.INIT=8'h70;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5851_10) 
);
defparam n5897_s2.INIT=8'h10;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_25),
    .I1(n6409_11),
    .I2(n5897_10),
    .I3(n5897_11) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_15),
    .I1(n5898_16),
    .I2(n5898_17),
    .I3(n5898_18) 
);
defparam n5898_s9.INIT=16'h0100;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5899_s7.INIT=16'h0503;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s9.INIT=16'h1000;
  LUT3 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_12),
    .I1(n5900_13),
    .I2(ff_priority[1]) 
);
defparam n5900_s7.INIT=8'hCA;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_14),
    .I1(n5900_15),
    .I2(n5900_16),
    .I3(n5900_17) 
);
defparam n5900_s8.INIT=16'h0100;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s9.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(n5892_8),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_address_16_19),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_24) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h1;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(n6693_15),
    .I2(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h0B;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h1;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(w_command_vram_valid),
    .I3(ff_vram_wdata_31_18) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h0B00;
  LUT4 n6693_s6 (
    .F(n6693_12),
    .I0(n6693_16),
    .I1(n6693_26),
    .I2(ff_cache_vram_write),
    .I3(n6693_18) 
);
defparam n6693_s6.INIT=16'h007F;
  LUT3 n6693_s7 (
    .F(n6693_13),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_10),
    .I2(n6693_22) 
);
defparam n6693_s7.INIT=8'h40;
  LUT2 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_vram_wdata_31_s5.INIT=4'h8;
  LUT3 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_17),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s6.INIT=8'h40;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_14),
    .I1(n5879_11),
    .I2(ff_cache_vram_write),
    .I3(n6693_26) 
);
defparam ff_cache0_address_15_s7.INIT=16'hF800;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_data_31_18),
    .I1(ff_cache0_already_read_18),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_16),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT3 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache3_address_16_21),
    .I2(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=8'h0E;
  LUT3 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_14),
    .I2(ff_cache3_address_16_17) 
);
defparam ff_cache3_address_16_s8.INIT=8'h01;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_31_16),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_19) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_19) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_19) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_19) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_14),
    .I3(ff_vram_wdata_31_18) 
);
defparam ff_vram_address_16_s11.INIT=16'h4F00;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n6693_22),
    .I1(n6409_11),
    .I2(n6693_13) 
);
defparam ff_cache0_data_en_s4.INIT=8'h07;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6693_26),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache0_already_read_16),
    .I3(n5851_10) 
);
defparam ff_cache0_data_en_s5.INIT=16'h0700;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0E00;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_17),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_22),
    .I1(n6188_8),
    .I2(n6693_13) 
);
defparam ff_cache2_data_en_s5.INIT=8'h07;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5851_10),
    .I2(n6411_9),
    .I3(n6693_22) 
);
defparam ff_cache3_data_en_s4.INIT=16'hF400;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_already_read_16),
    .I1(ff_cache0_address_15_12),
    .I2(n5851_10) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'h10;
  LUT3 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_start),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s9.INIT=8'h01;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n5852_27),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n355_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h8;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_16),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'hF400;
  LUT2 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s7.INIT=4'h1;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_start),
    .I1(ff_cache2_data_en_10),
    .I2(ff_cache2_data_mask_3_18),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0001;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache1_data_mask_2_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache1_data_mask_1_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(n6695_14),
    .I2(n5868_7),
    .I3(n5851_10) 
);
defparam n6695_s7.INIT=16'h0C05;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(w_command_vram_write),
    .I1(n5850_11),
    .I2(n5850_12) 
);
defparam n5850_s5.INIT=8'h40;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT3 n5643_s5 (
    .F(n5643_10),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n5851_10) 
);
defparam n5643_s5.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n5851_33),
    .I1(n5851_31),
    .I2(ff_priority[1]),
    .I3(ff_vram_wdata_31_8) 
);
defparam n5851_s11.INIT=16'hCA00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(n5851_18),
    .I1(n5851_19),
    .I2(n5851_20),
    .I3(n5851_21) 
);
defparam n5851_s12.INIT=16'h0100;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[15]),
    .I2(n5852_25),
    .I3(n5868_7) 
);
defparam n5852_s12.INIT=16'h00F1;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_address_15_14),
    .I1(n6409_11),
    .I2(ff_cache0_address[15]),
    .I3(n5852_21) 
);
defparam n5852_s13.INIT=16'h007F;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5853_s9.INIT=16'hAC00;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[14]),
    .I2(n5852_25),
    .I3(n5853_17) 
);
defparam n5853_s12.INIT=16'hF100;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5854_s9.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5854_s11.INIT=16'h007F;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[13]),
    .I2(n5852_25),
    .I3(n5854_16) 
);
defparam n5854_s12.INIT=16'h00F1;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5855_s9.INIT=16'hAC00;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5855_s11.INIT=16'h007F;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[12]),
    .I2(n5852_25),
    .I3(n5855_16) 
);
defparam n5855_s12.INIT=16'h00F1;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5856_s11.INIT=16'h007F;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[11]),
    .I2(n5852_25),
    .I3(n5856_16) 
);
defparam n5856_s12.INIT=16'h00F1;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5857_s9.INIT=16'hAC00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[10]),
    .I2(n5852_25),
    .I3(n5857_16) 
);
defparam n5857_s12.INIT=16'hF100;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5858_s9.INIT=16'hAC00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[9]),
    .I2(n5852_25),
    .I3(n5858_16) 
);
defparam n5858_s12.INIT=16'hF100;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5859_s9.INIT=16'hAC00;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5859_s11.INIT=16'h007F;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[8]),
    .I2(n5852_25),
    .I3(n5859_16) 
);
defparam n5859_s12.INIT=16'h00F1;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5860_s9.INIT=16'hAC00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[7]),
    .I2(n5852_25),
    .I3(n5860_16) 
);
defparam n5860_s12.INIT=16'hF100;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5861_s9.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5861_s11.INIT=16'h007F;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[6]),
    .I2(n5852_25),
    .I3(n5861_16) 
);
defparam n5861_s12.INIT=16'h00F1;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[5]),
    .I2(n5852_25),
    .I3(n5862_16) 
);
defparam n5862_s12.INIT=16'hF100;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5863_s9.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5863_s11.INIT=16'h007F;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[4]),
    .I2(n5852_25),
    .I3(n5863_16) 
);
defparam n5863_s12.INIT=16'h00F1;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5864_s9.INIT=16'hAC00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(n5851_10),
    .I1(w_command_vram_address[3]),
    .I2(n5852_25),
    .I3(n5868_7) 
);
defparam n5864_s11.INIT=16'h00F1;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache0_address_15_14),
    .I1(n6409_11),
    .I2(ff_cache0_address[3]),
    .I3(n5864_16) 
);
defparam n5864_s12.INIT=16'h007F;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5865_s9.INIT=16'hAC00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5851_10),
    .I1(w_command_vram_address[2]),
    .I2(n5852_25),
    .I3(n5865_16) 
);
defparam n5865_s12.INIT=16'hF100;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_28),
    .I1(n5866_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s5.INIT=16'h0C0A;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_22),
    .I1(n5866_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s6.INIT=16'hCA00;
  LUT3 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_28),
    .I1(n6409_11),
    .I2(n5866_18) 
);
defparam n5866_s8.INIT=8'h07;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_24),
    .I1(n6411_12),
    .I2(n5866_22),
    .I3(n6188_8) 
);
defparam n5866_s9.INIT=16'h0777;
  LUT3 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_23),
    .I1(n5867_17),
    .I2(ff_priority[1]) 
);
defparam n5867_s4.INIT=8'hCA;
  LUT3 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_19),
    .I1(n5867_21),
    .I2(ff_priority[1]) 
);
defparam n5867_s5.INIT=8'hCA;
  LUT3 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_23),
    .I1(n6409_11),
    .I2(n5867_15) 
);
defparam n5867_s7.INIT=8'h70;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_21),
    .I1(n6411_9),
    .I2(n5867_17),
    .I3(n6188_8) 
);
defparam n5867_s8.INIT=16'h0777;
  LUT2 n5868_s5 (
    .F(n5868_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5868_s5.INIT=4'h1;
  LUT2 n5868_s6 (
    .F(n5868_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5868_s6.INIT=4'h6;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_21),
    .I1(n6411_12),
    .I2(n5868_15),
    .I3(n5868_16) 
);
defparam n5868_s7.INIT=16'h0700;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_17),
    .I1(n5868_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s8.INIT=16'h3500;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_19),
    .I1(n5868_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s9.INIT=16'h0305;
  LUT3 n5868_s10 (
    .F(n5868_13),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(n5851_10) 
);
defparam n5868_s10.INIT=8'h70;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_26),
    .I1(n5869_28),
    .I2(ff_priority[1]),
    .I3(n5869_14) 
);
defparam n5869_s4.INIT=16'hCA00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_30),
    .I1(n5869_24),
    .I2(ff_priority[1]),
    .I3(n5869_17) 
);
defparam n5869_s5.INIT=16'hCA00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_30),
    .I1(n6409_11),
    .I2(n5869_28),
    .I3(n6411_9) 
);
defparam n5869_s7.INIT=16'h0777;
  LUT3 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_24),
    .I1(n6188_8),
    .I2(n5869_20) 
);
defparam n5869_s8.INIT=8'h70;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_23),
    .I1(n5870_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s4.INIT=16'h0305;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_19),
    .I1(n5870_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s5.INIT=16'h3500;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_23),
    .I1(n6409_11),
    .I2(n5870_21),
    .I3(n6411_9) 
);
defparam n5870_s7.INIT=16'h0777;
  LUT3 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_17),
    .I1(n6188_8),
    .I2(n5870_15) 
);
defparam n5870_s8.INIT=8'h70;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_19),
    .I1(n5871_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s4.INIT=16'h3500;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_25),
    .I1(n5871_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s5.INIT=16'h0305;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_25),
    .I1(n6409_11),
    .I2(n5871_17) 
);
defparam n5871_s7.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_21),
    .I1(n6411_12),
    .I2(n5871_19),
    .I3(n6188_8) 
);
defparam n5871_s8.INIT=16'h0777;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_24),
    .I1(n5872_26),
    .I2(ff_priority[1]),
    .I3(n5869_14) 
);
defparam n5872_s4.INIT=16'hCA00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_28),
    .I1(n5872_22),
    .I2(ff_priority[1]),
    .I3(n5869_17) 
);
defparam n5872_s5.INIT=16'hCA00;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_28),
    .I1(n6409_11),
    .I2(n5872_22),
    .I3(n6188_8) 
);
defparam n5872_s7.INIT=16'h0777;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_26),
    .I1(n6411_9),
    .I2(n5872_18) 
);
defparam n5872_s8.INIT=8'h70;
  LUT3 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_23),
    .I1(n5873_17),
    .I2(ff_priority[1]) 
);
defparam n5873_s4.INIT=8'hCA;
  LUT3 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_19),
    .I1(n5873_21),
    .I2(ff_priority[1]) 
);
defparam n5873_s5.INIT=8'hCA;
  LUT3 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_17),
    .I1(n6188_8),
    .I2(n5873_15) 
);
defparam n5873_s7.INIT=8'h70;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_19),
    .I1(n6411_12),
    .I2(n5873_23),
    .I3(n6409_11) 
);
defparam n5873_s8.INIT=16'h0777;
  LUT3 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_28),
    .I1(n6409_11),
    .I2(n5874_20) 
);
defparam n5874_s5.INIT=8'h07;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_24),
    .I1(n6411_12),
    .I2(n5874_22),
    .I3(n6188_8) 
);
defparam n5874_s6.INIT=16'h0777;
  LUT2 n5874_s8 (
    .F(n5874_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5874_s8.INIT=4'h4;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(n5874_28),
    .I1(n5874_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s10.INIT=16'h0C0A;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_25),
    .I1(n5875_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s4.INIT=16'h3FF5;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_19),
    .I1(n5875_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s5.INIT=16'hF53F;
  LUT3 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_25),
    .I1(n6409_11),
    .I2(n5875_17) 
);
defparam n5875_s7.INIT=8'h07;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_23),
    .I1(n6411_9),
    .I2(n5875_19),
    .I3(n6188_8) 
);
defparam n5875_s8.INIT=16'h0777;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_17),
    .I1(n5876_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s4.INIT=16'hFACF;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_23),
    .I1(n5876_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s5.INIT=16'hCFFA;
  LUT3 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_23),
    .I1(n6409_11),
    .I2(n5876_15) 
);
defparam n5876_s7.INIT=8'h70;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_21),
    .I1(n6411_9),
    .I2(n5876_17),
    .I3(n6188_8) 
);
defparam n5876_s8.INIT=16'h0777;
  LUT3 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_23),
    .I1(n5877_19),
    .I2(ff_priority[0]) 
);
defparam n5877_s4.INIT=8'hCA;
  LUT3 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_17),
    .I1(n5877_21),
    .I2(ff_priority[0]) 
);
defparam n5877_s5.INIT=8'hCA;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_17),
    .I1(n6188_8),
    .I2(n5877_15) 
);
defparam n5877_s7.INIT=8'h70;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_23),
    .I1(n6409_11),
    .I2(n5877_21),
    .I3(n6411_9) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_17),
    .I1(n5878_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s4.INIT=16'hFACF;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_23),
    .I1(n5878_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s5.INIT=16'hCFFA;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_21),
    .I1(n6411_9),
    .I2(n5878_17),
    .I3(n6188_8) 
);
defparam n5878_s7.INIT=16'h0777;
  LUT3 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_19),
    .I1(n6411_12),
    .I2(n5878_15) 
);
defparam n5878_s8.INIT=8'h70;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_24),
    .I1(n6411_12),
    .I2(n5879_28),
    .I3(n6409_11) 
);
defparam n5879_s5.INIT=16'h0777;
  LUT3 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_22),
    .I1(n6188_8),
    .I2(n5879_20) 
);
defparam n5879_s6.INIT=8'h07;
  LUT2 n5879_s8 (
    .F(n5879_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5879_s8.INIT=4'h1;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5879_22),
    .I1(n5879_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s10.INIT=16'hCA00;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_26),
    .I1(n6411_9),
    .I2(n5880_22),
    .I3(n6188_8) 
);
defparam n5880_s6.INIT=16'h0777;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_28),
    .I1(n6409_11),
    .I2(n5880_24),
    .I3(n5868_8) 
);
defparam n5880_s7.INIT=16'h0777;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_22),
    .I1(n5880_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s9.INIT=16'hFACF;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_17),
    .I1(n5881_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'h3500;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_12),
    .I1(n5881_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0305;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_17),
    .I1(n6411_12),
    .I2(n5881_14),
    .I3(n5881_15) 
);
defparam n5881_s6.INIT=16'h0700;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_17),
    .I1(n5882_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_23),
    .I1(n5882_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s5.INIT=16'h0305;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_19),
    .I1(n6411_12),
    .I2(n5882_21),
    .I3(n6411_9) 
);
defparam n5882_s7.INIT=16'h0777;
  LUT3 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_17),
    .I1(n6188_8),
    .I2(n5882_15) 
);
defparam n5882_s8.INIT=8'h70;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_25),
    .I1(n5883_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s4.INIT=16'h0C0A;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_19),
    .I1(n5883_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s5.INIT=16'hCA00;
  LUT3 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_19),
    .I1(n6188_8),
    .I2(n5883_17) 
);
defparam n5883_s7.INIT=8'h07;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_21),
    .I1(n6411_12),
    .I2(n5883_25),
    .I3(n6409_11) 
);
defparam n5883_s8.INIT=16'h0777;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[13]),
    .I2(n5868_9),
    .I3(n5884_11) 
);
defparam n5884_s5.INIT=16'h00F1;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_12),
    .I1(n6411_12),
    .I2(n5884_13),
    .I3(n6411_9) 
);
defparam n5884_s6.INIT=16'h0777;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache_vram_write),
    .I1(n5884_14),
    .I2(n5884_15),
    .I3(n5884_16) 
);
defparam n5884_s7.INIT=16'h0001;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_22),
    .I1(n5885_24),
    .I2(ff_priority[1]),
    .I3(n5869_14) 
);
defparam n5885_s4.INIT=16'hCA00;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_28),
    .I1(n5885_20),
    .I2(ff_priority[1]),
    .I3(n5869_17) 
);
defparam n5885_s5.INIT=16'hCA00;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_20),
    .I1(n6188_8),
    .I2(n5885_22),
    .I3(n5868_8) 
);
defparam n5885_s7.INIT=16'h0777;
  LUT3 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_28),
    .I1(n6409_11),
    .I2(n5885_18) 
);
defparam n5885_s8.INIT=8'h07;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_21),
    .I1(n5886_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s4.INIT=16'hCA00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_25),
    .I1(n5886_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'h0C0A;
  LUT3 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_25),
    .I1(n6409_11),
    .I2(n5886_17) 
);
defparam n5886_s7.INIT=8'h07;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_21),
    .I1(n6411_12),
    .I2(n5886_19),
    .I3(n6188_8) 
);
defparam n5886_s8.INIT=16'h0777;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_10),
    .I1(n5887_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s4.INIT=16'hFACF;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_12),
    .I1(n5887_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s5.INIT=16'hCFFA;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_17),
    .I1(n6411_12),
    .I2(n5887_14),
    .I3(n5887_15) 
);
defparam n5887_s6.INIT=16'h0700;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_17),
    .I1(n5888_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s4.INIT=16'hFACF;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_23),
    .I1(n5888_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s5.INIT=16'hCFFA;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_19),
    .I1(n6411_12),
    .I2(n5888_21),
    .I3(n6411_9) 
);
defparam n5888_s7.INIT=16'h0777;
  LUT3 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_17),
    .I1(n6188_8),
    .I2(n5888_15) 
);
defparam n5888_s8.INIT=8'h70;
  LUT3 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_23),
    .I1(n5889_19),
    .I2(ff_priority[0]) 
);
defparam n5889_s4.INIT=8'hCA;
  LUT3 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_17),
    .I1(n5889_21),
    .I2(ff_priority[0]) 
);
defparam n5889_s5.INIT=8'hCA;
  LUT3 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_21),
    .I1(n6411_9),
    .I2(n5889_15) 
);
defparam n5889_s7.INIT=8'h70;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_19),
    .I1(n6411_12),
    .I2(n5889_23),
    .I3(n6409_11) 
);
defparam n5889_s8.INIT=16'h0777;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_19),
    .I1(n5890_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s4.INIT=16'h3500;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_23),
    .I1(n5890_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s5.INIT=16'h0305;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_19),
    .I1(n6411_12),
    .I2(n5890_23),
    .I3(n6409_11) 
);
defparam n5890_s7.INIT=16'h0777;
  LUT3 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_21),
    .I1(n6411_9),
    .I2(n5890_15) 
);
defparam n5890_s8.INIT=8'h70;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_23),
    .I1(n6409_11),
    .I2(n5891_21),
    .I3(n6411_9) 
);
defparam n5891_s4.INIT=16'h0777;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_17),
    .I1(n6188_8),
    .I2(n5891_19),
    .I3(n5868_8) 
);
defparam n5891_s5.INIT=16'h0777;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_19),
    .I1(n5891_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s6.INIT=16'h3500;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_23),
    .I1(n5891_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s7.INIT=16'h0305;
  LUT2 n5892_s5 (
    .F(n5892_8),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5892_s5.INIT=4'h4;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_20),
    .I1(n6411_12),
    .I2(n5892_13),
    .I3(n5892_14) 
);
defparam n5892_s7.INIT=16'h0700;
  LUT3 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_10),
    .I1(n5893_19),
    .I2(ff_priority[0]) 
);
defparam n5893_s4.INIT=8'hCA;
  LUT3 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_17),
    .I1(n5893_13),
    .I2(ff_priority[0]) 
);
defparam n5893_s5.INIT=8'hCA;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_19),
    .I1(n6411_12),
    .I2(n5893_14),
    .I3(n5893_15) 
);
defparam n5893_s6.INIT=16'h0700;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_17),
    .I1(n5894_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s4.INIT=16'hFACF;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_23),
    .I1(n5894_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s5.INIT=16'hCFFA;
  LUT3 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_19),
    .I1(n6411_12),
    .I2(n5894_15) 
);
defparam n5894_s7.INIT=8'h70;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_23),
    .I1(n6409_11),
    .I2(n5894_17),
    .I3(n6188_8) 
);
defparam n5894_s8.INIT=16'h0777;
  LUT3 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_19),
    .I1(n5895_17),
    .I2(ff_priority[0]) 
);
defparam n5895_s4.INIT=8'hCA;
  LUT3 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_12),
    .I1(n5895_13),
    .I2(ff_priority[0]) 
);
defparam n5895_s5.INIT=8'hCA;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_17),
    .I1(n6411_12),
    .I2(n5895_14),
    .I3(n5895_15) 
);
defparam n5895_s6.INIT=16'h0700;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_19),
    .I1(n6188_8),
    .I2(n5896_21),
    .I3(n5868_8) 
);
defparam n5896_s5.INIT=16'h0777;
  LUT3 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_23),
    .I1(n6411_9),
    .I2(n5896_17) 
);
defparam n5896_s6.INIT=8'h07;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_19),
    .I1(n5896_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s7.INIT=16'hFACF;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_25),
    .I1(n5896_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s8.INIT=16'hCFFA;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_25),
    .I1(n5897_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'h0C0A;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_21),
    .I1(n5897_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s5.INIT=16'hCA00;
  LUT3 n5897_s7 (
    .F(n5897_10),
    .I0(n5897_23),
    .I1(n6411_9),
    .I2(n5897_17) 
);
defparam n5897_s7.INIT=8'h07;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_21),
    .I1(n6411_12),
    .I2(n5897_19),
    .I3(n6188_8) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5851_33),
    .I1(n5851_10),
    .I2(ff_vram_wdata_31_8),
    .I3(n5866_20) 
);
defparam n5898_s10.INIT=16'h7F00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5851_31),
    .I1(n5851_10),
    .I2(ff_vram_wdata_31_8),
    .I3(n5866_20) 
);
defparam n5898_s11.INIT=16'h7F00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5898_s12.INIT=16'hAC00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5898_s14.INIT=16'hAC00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5851_10),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_25),
    .I3(n5898_19) 
);
defparam n5898_s15.INIT=16'hF100;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5899_s11.INIT=16'hAC00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5899_s12.INIT=16'h007F;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5851_10),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_25),
    .I3(n5899_17) 
);
defparam n5899_s13.INIT=16'h00F1;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n5900_s9.INIT=8'hAC;
  LUT3 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n5900_s10.INIT=8'hAC;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5900_s11.INIT=16'hAC00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5900_s13.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(n5851_10),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_25),
    .I3(n5900_18) 
);
defparam n5900_s14.INIT=16'hF100;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5901_s11.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5901_s12.INIT=16'h007F;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(n5851_10),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5852_25),
    .I3(n5901_17) 
);
defparam n5901_s13.INIT=16'h00F1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT3 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_already_read_s9.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(n5643_9),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hF0BB;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_17),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'hBBF0;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6693_s10.INIT=16'h8000;
  LUT4 n6693_s12 (
    .F(n6693_18),
    .I0(n6693_20),
    .I1(n6693_15),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam n6693_s12.INIT=16'h0070;
  LUT2 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_12),
    .I0(n6693_16),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s9.INIT=4'h4;
  LUT2 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=4'h4;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5892_8),
    .I1(n6693_16),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5852_19),
    .I2(ff_vram_wdata_31_8),
    .I3(n5892_8) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(n5874_11),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5852_18),
    .I2(ff_vram_wdata_31_8),
    .I3(n5874_11) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5853_16),
    .I2(ff_vram_wdata_31_8),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s11.INIT=4'h8;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_17),
    .I0(n69_3),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_16),
    .I3(n5643_9) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(n5892_8),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=16'h008F;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n18_3),
    .I1(ff_cache0_data_31_18),
    .I2(n5643_10) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT2 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache3_data_en_9) 
);
defparam ff_cache3_data_mask_3_s10.INIT=4'h4;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h000B;
  LUT3 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(ff_start),
    .I1(ff_cache1_data_mask_3_20),
    .I2(ff_cache1_data_en_13) 
);
defparam ff_cache1_data_mask_3_s12.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_address_16_16),
    .I3(n5851_10) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'hF400;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_15),
    .I1(n5850_11),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n6695_s8.INIT=16'hB0BB;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n6695_16),
    .I1(n6695_17),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n6695_s9.INIT=16'hCA00;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n5853_16),
    .I1(n6411_9),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5850_s6.INIT=16'h0777;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5852_19),
    .I1(n6411_12),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5850_s7.INIT=16'h0777;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5851_s15.INIT=16'hAC00;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5851_s16.INIT=16'hAC00;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5851_s17.INIT=16'hAC00;
  LUT3 n5851_s18 (
    .F(n5851_21),
    .I0(n5851_22),
    .I1(n6411_12),
    .I2(n5851_25) 
);
defparam n5851_s18.INIT=8'h07;
  LUT2 n5852_s15 (
    .F(n5852_18),
    .I0(n5852_22),
    .I1(ff_cache2_data_en) 
);
defparam n5852_s15.INIT=4'h4;
  LUT2 n5852_s16 (
    .F(n5852_19),
    .I0(n5852_23),
    .I1(ff_cache1_data_en) 
);
defparam n5852_s16.INIT=4'h4;
  LUT4 n5852_s18 (
    .F(n5852_21),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5852_s18.INIT=16'hAC00;
  LUT2 n5853_s13 (
    .F(n5853_16),
    .I0(n5853_18),
    .I1(ff_cache3_data_en) 
);
defparam n5853_s13.INIT=4'h4;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5853_s14.INIT=16'h007F;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5854_s13.INIT=16'hAC00;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5855_s13.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5856_s13.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5857_s13.INIT=16'h007F;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5858_s13.INIT=16'h007F;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_19),
    .I3(n6411_12) 
);
defparam n5859_s13.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5860_s13.INIT=16'h007F;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5861_s13.INIT=16'hAC00;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5862_s13.INIT=16'h007F;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5863_s13.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5864_s13.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5865_s13.INIT=16'h007F;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[30]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5867_s12.INIT=16'h00F1;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5868_s12.INIT=16'hAC00;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(n5868_19),
    .I1(n6409_11),
    .I2(n5868_17),
    .I3(n6188_8) 
);
defparam n5868_s13.INIT=16'h0777;
  LUT4 n5868_s14 (
    .F(n5868_17),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_19),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT2 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam n5869_s11.INIT=4'h4;
  LUT2 n5869_s14 (
    .F(n5869_17),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n5869_s14.INIT=4'h1;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[27]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5870_s12.INIT=16'h00F1;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[24]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5873_s12.INIT=16'h00F1;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[21]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5876_s12.INIT=16'h00F1;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[20]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5877_s12.INIT=16'h00F1;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[19]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5878_s12.INIT=16'h00F1;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s9.INIT=16'hCACC;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s10.INIT=16'hCACC;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5881_s11.INIT=16'hAC00;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(n5881_12),
    .I1(n6409_11),
    .I2(n5881_13),
    .I3(n6188_8) 
);
defparam n5881_s12.INIT=16'h0777;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[15]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5882_s12.INIT=16'h00F1;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5884_s8.INIT=16'hAC00;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s9.INIT=16'hCACC;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s10.INIT=16'hCACC;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_address_15_14),
    .I3(n5879_11) 
);
defparam n5884_s11.INIT=16'h5300;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5852_18),
    .I3(n5874_11) 
);
defparam n5884_s12.INIT=16'h5300;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(n5884_12),
    .I1(n5884_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s13.INIT=16'h3500;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s7.INIT=16'hCACC;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_16),
    .I3(n6411_9) 
);
defparam n5887_s11.INIT=16'hAC00;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(n5887_12),
    .I1(n6409_11),
    .I2(n5887_10),
    .I3(n6188_8) 
);
defparam n5887_s12.INIT=16'h0777;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[9]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5888_s12.INIT=16'h00F1;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[8]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5889_s12.INIT=16'h00F1;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[7]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5890_s12.INIT=16'h00F1;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(n5892_15),
    .I1(n5892_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s9.INIT=16'hCA00;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5892_s10.INIT=16'hAC00;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(n5892_16),
    .I1(n6411_9),
    .I2(n5892_15),
    .I3(n6188_8) 
);
defparam n5892_s11.INIT=16'h0777;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s7.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5893_10),
    .I1(n6409_11),
    .I2(n5893_13),
    .I3(n6411_9) 
);
defparam n5893_s12.INIT=16'h0777;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[3]),
    .I2(n5868_9),
    .I3(n5868_7) 
);
defparam n5894_s12.INIT=16'h00F1;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s9.INIT=16'hCACC;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s10.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5895_s11.INIT=16'hAC00;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(n5895_13),
    .I1(n6411_9),
    .I2(n5895_12),
    .I3(n6188_8) 
);
defparam n5895_s12.INIT=16'h0777;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5898_s16.INIT=16'h007F;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5899_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_address_15_14),
    .I2(n6409_11),
    .I3(n5868_7) 
);
defparam n5900_s15.INIT=16'h007F;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5852_18),
    .I3(n6188_8) 
);
defparam n5901_s14.INIT=16'hAC00;
  LUT4 n6693_s14 (
    .F(n6693_20),
    .I0(n5643_9),
    .I1(ff_cache_vram_rdata_en_21),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(w_cache2_hit) 
);
defparam n6693_s14.INIT=16'h0F77;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_address_15_s10.INIT=16'h8000;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5852_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6695_s10.INIT=16'h0E00;
  LUT3 n6695_s11 (
    .F(n6695_16),
    .I0(ff_cache0_address_15_15),
    .I1(n5852_23),
    .I2(ff_priority[0]) 
);
defparam n6695_s11.INIT=8'hCA;
  LUT3 n6695_s12 (
    .F(n6695_17),
    .I0(n5852_22),
    .I1(n5853_18),
    .I2(ff_priority[0]) 
);
defparam n6695_s12.INIT=8'hCA;
  LUT4 n5851_s19 (
    .F(n5851_22),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5851_s19.INIT=16'hCACC;
  LUT4 n5852_s19 (
    .F(n5852_22),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5852_s19.INIT=16'h8000;
  LUT4 n5852_s20 (
    .F(n5852_23),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5852_s20.INIT=16'h8000;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5853_s15.INIT=16'h8000;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s12.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache2_already_read_s10.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(n6693_16),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_8),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00BF;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_14),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s10.INIT=16'h1011;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_14),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n5851_10),
    .I3(n6693_22) 
);
defparam ff_cache0_already_read_s9.INIT=16'h1000;
  LUT4 n5880_s14 (
    .F(n5880_18),
    .I0(n5880_26),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5852_27) 
);
defparam n5880_s14.INIT=16'hBF00;
  LUT4 n5874_s14 (
    .F(n5874_18),
    .I0(n5874_26),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5851_10) 
);
defparam n5874_s14.INIT=16'h7F00;
  LUT3 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_24) 
);
defparam ff_cache3_address_16_s13.INIT=8'h80;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h01;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_12),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT3 ff_busy_s4 (
    .F(ff_busy_10),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_busy_s4.INIT=8'hFE;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s10.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_24) 
);
defparam ff_cache2_already_read_s11.INIT=8'h40;
  LUT3 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_16) 
);
defparam ff_cache0_address_15_s11.INIT=8'h10;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(n5892_22),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5892_12) 
);
defparam n5892_s14.INIT=16'h00FD;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_24) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_16),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s10.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(n5879_24),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5851_10) 
);
defparam n5879_s14.INIT=16'hDF00;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n6693_24) 
);
defparam ff_cache1_data_7_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n6693_24) 
);
defparam ff_cache1_data_15_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n6693_24) 
);
defparam ff_cache1_data_23_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n6693_24) 
);
defparam ff_cache1_data_31_s9.INIT=16'h2000;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h20;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_20),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_10) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hB000;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s10.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache3_address_16_s14 (
    .F(ff_cache3_address_16_21),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_15) 
);
defparam ff_cache3_address_16_s14.INIT=16'hB000;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_17),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(n5851_10) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h1000;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(ff_cache0_already_read_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(n5851_10) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h1000;
  LUT4 n5851_s21 (
    .F(n5851_25),
    .I0(n5868_8),
    .I1(w_command_vram_address[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s21.INIT=16'hE00E;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s13.INIT=16'hE00E;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s13.INIT=16'hE00E;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s13.INIT=16'hE00E;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s14.INIT=16'hE00E;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s13.INIT=16'hE00E;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s15.INIT=16'hE00E;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s13.INIT=16'hE00E;
  LUT4 n5874_s15 (
    .F(n5874_20),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s15.INIT=16'hE00E;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5851_10) 
);
defparam n5872_s14.INIT=16'h006F;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s13.INIT=16'hE00E;
  LUT4 n5869_s16 (
    .F(n5869_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[28]),
    .I3(n5851_10) 
);
defparam n5869_s16.INIT=16'h006F;
  LUT4 n5866_s14 (
    .F(n5866_18),
    .I0(n5868_8),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s14.INIT=16'hE00E;
  LUT4 n5852_s21 (
    .F(n5852_25),
    .I0(n6409_11),
    .I1(ff_cache0_address_15_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s21.INIT=16'h0DD0;
  LUT3 n5872_s15 (
    .F(n5872_20),
    .I0(n5872_24),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5872_s15.INIT=8'h02;
  LUT3 n5869_s17 (
    .F(n5869_22),
    .I0(n5869_26),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5869_s17.INIT=8'h02;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT3 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n6693_22) 
);
defparam ff_cache1_data_en_s7.INIT=8'h10;
  LUT4 n6693_s15 (
    .F(n6693_22),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s15.INIT=16'h0111;
  LUT3 n5851_s22 (
    .F(n5851_27),
    .I0(ff_cache_vram_address[16]),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5851_s22.INIT=8'h15;
  LUT3 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_18),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5851_10) 
);
defparam ff_vram_wdata_31_s12.INIT=8'h70;
  LUT3 n5880_s15 (
    .F(n5880_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5851_10) 
);
defparam n5880_s15.INIT=8'h07;
  LUT4 n5866_s15 (
    .F(n5866_20),
    .I0(n5851_10),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s15.INIT=16'h0777;
  LUT4 n5851_s23 (
    .F(n5851_29),
    .I0(n5851_15),
    .I1(n81_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s23.INIT=16'h3AAA;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5896_s14 (
    .F(n5896_19),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s14.INIT=16'hCACC;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s13.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_17),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_17),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s14.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5880_s16 (
    .F(n5880_22),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s16.INIT=16'hCACC;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s16.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s13.INIT=16'hCACC;
  LUT4 n5872_s16 (
    .F(n5872_22),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s16.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5870_s13 (
    .F(n5870_17),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s13.INIT=16'hCACC;
  LUT4 n5869_s18 (
    .F(n5869_24),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s18.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_17),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5866_s16 (
    .F(n5866_22),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5851_s24 (
    .F(n5851_31),
    .I0(n5852_22),
    .I1(ff_cache2_data_en),
    .I2(n5853_16),
    .I3(ff_priority[0]) 
);
defparam n5851_s24.INIT=16'hF044;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5874_s16 (
    .F(n5874_22),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_22),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s16.INIT=16'hCACC;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5896_s15 (
    .F(n5896_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s15.INIT=16'hCACC;
  LUT4 n5895_s13 (
    .F(n5895_17),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s13.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_19),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s13.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_21),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s14.INIT=16'hCACC;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5880_s17 (
    .F(n5880_24),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s17.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_24),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s17.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5874_s17 (
    .F(n5874_24),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5872_s17 (
    .F(n5872_24),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s17.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5869_s19 (
    .F(n5869_26),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s19.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_21),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s17.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_24),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT4 n5851_s25 (
    .F(n5851_33),
    .I0(ff_cache0_address_15_14),
    .I1(n5852_23),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5851_s25.INIT=16'h30AA;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s14.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_19),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_19),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5852_23),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s16.INIT=16'hCACC;
  LUT4 n5896_s16 (
    .F(n5896_23),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s16.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5889_s15 (
    .F(n5889_21),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s15.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_21),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5887_s14 (
    .F(n5887_19),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s14.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_24),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5880_s18 (
    .F(n5880_26),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s18.INIT=16'hCACC;
  LUT4 n5878_s15 (
    .F(n5878_21),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s15.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_21),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s15.INIT=16'hCACC;
  LUT4 n5876_s15 (
    .F(n5876_21),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s15.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_23),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT4 n5872_s18 (
    .F(n5872_26),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s18.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_21),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5869_s20 (
    .F(n5869_28),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s20.INIT=16'hCACC;
  LUT4 n5868_s18 (
    .F(n5868_23),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s18.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_21),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_21),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s15.INIT=16'hCACC;
  LUT4 n5886_s16 (
    .F(n5886_23),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s16.INIT=16'hCACC;
  LUT4 n5883_s16 (
    .F(n5883_23),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s16.INIT=16'hCACC;
  LUT4 n5879_s18 (
    .F(n5879_26),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s18.INIT=16'hCACC;
  LUT4 n5874_s18 (
    .F(n5874_26),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s18.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_23),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5866_s18 (
    .F(n5866_26),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_18),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s18.INIT=16'hCACC;
  LUT4 n5885_s18 (
    .F(n5885_26),
    .I0(n5885_24),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5885_s18.INIT=16'h0200;
  LUT4 n5895_s14 (
    .F(n5895_19),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 n5894_s16 (
    .F(n5894_23),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s16.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_23),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5890_s16 (
    .F(n5890_23),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s16.INIT=16'hCACC;
  LUT4 n5889_s16 (
    .F(n5889_23),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s16.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_25),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s19 (
    .F(n5885_28),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s19.INIT=16'hCACC;
  LUT4 n5883_s17 (
    .F(n5883_25),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s17.INIT=16'hCACC;
  LUT4 n5877_s16 (
    .F(n5877_23),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s16.INIT=16'hCACC;
  LUT4 n5876_s16 (
    .F(n5876_23),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s16.INIT=16'hCACC;
  LUT4 n5875_s17 (
    .F(n5875_25),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s17.INIT=16'hCACC;
  LUT4 n5874_s19 (
    .F(n5874_28),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s19.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_23),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT4 n5872_s19 (
    .F(n5872_28),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s19.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_25),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_23),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5869_s21 (
    .F(n5869_30),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s21.INIT=16'hCACC;
  LUT4 n5867_s16 (
    .F(n5867_23),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s16.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_28),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 n5897_s17 (
    .F(n5897_25),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5896_s17 (
    .F(n5896_25),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s17.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_23),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5882_s16 (
    .F(n5882_23),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s16.INIT=16'hCACC;
  LUT4 n5880_s19 (
    .F(n5880_28),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s19.INIT=16'hCACC;
  LUT4 n5879_s19 (
    .F(n5879_28),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s19.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_23),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s16.INIT=16'hCACC;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache_vram_rdata_7_s8 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s8.INIT=16'h0100;
  LUT4 n6693_s16 (
    .F(n6693_24),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6693_s16.INIT=16'hA8AA;
  LUT4 n5880_s20 (
    .F(n5880_30),
    .I0(n5866_20),
    .I1(n110_6),
    .I2(n110_7),
    .I3(ff_priority[1]) 
);
defparam n5880_s20.INIT=16'h5044;
  LUT4 n5891_s17 (
    .F(n5891_25),
    .I0(n5866_20),
    .I1(n121_6),
    .I2(n121_7),
    .I3(ff_priority[1]) 
);
defparam n5891_s17.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 ff_cache0_data_31_s11 (
    .F(ff_cache0_data_31_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_16),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_data_31_s11.INIT=16'hEF00;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(ff_vram_address_16_15),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 n6693_s17 (
    .F(n6693_26),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5022_10) 
);
defparam n6693_s17.INIT=16'hB000;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_address_16_21),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_7_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_address_16_21),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_15_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_address_16_21),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_23_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_address_16_21),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_31_s9.INIT=16'h5400;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_19),
    .I1(ff_cache3_address_16_11),
    .I2(n5851_10),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_19),
    .I1(ff_cache3_address_16_11),
    .I2(n5851_10),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_19),
    .I1(ff_cache3_address_16_11),
    .I2(n5851_10),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_19),
    .I1(ff_cache3_address_16_11),
    .I2(n5851_10),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'hEF00;
  LUT4 n5852_s22 (
    .F(n5852_27),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5851_10) 
);
defparam n5852_s22.INIT=16'h1500;
  LUT4 ff_cache0_data_31_s12 (
    .F(ff_cache0_data_31_20),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_24) 
);
defparam ff_cache0_data_31_s12.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s9 (
    .F(ff_cache0_data_23_16),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_24) 
);
defparam ff_cache0_data_23_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s9 (
    .F(ff_cache0_data_15_16),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_24) 
);
defparam ff_cache0_data_15_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s9 (
    .F(ff_cache0_data_7_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_24) 
);
defparam ff_cache0_data_7_s9.INIT=16'h0200;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_19),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_10),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n1061_22,
  n551_29,
  n961_40,
  n1760_5,
  ff_next_vram4_7_8,
  ff_next_vram2_7_9,
  w_sprite_mode2_5,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_d_0_8,
  w_next_0_4,
  ff_border_detect_7,
  w_address_s_6_10,
  w_address_s_6_11,
  w_address_s_6_12,
  w_address_s_6_13,
  w_next_0_6,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n1061_22;
input n551_29;
input n961_40;
input n1760_5;
input ff_next_vram4_7_8;
input ff_next_vram2_7_9;
input w_sprite_mode2_5;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_d_0_8;
output w_next_0_4;
output ff_border_detect_7;
output w_address_s_6_10;
output w_address_s_6_11;
output w_address_s_6_12;
output w_address_s_6_13;
output w_next_0_6;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n1058_3;
wire n1059_3;
wire n1060_3;
wire n1061_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1099_4;
wire n1101_4;
wire n1218_3;
wire n1219_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1276_3;
wire n1277_3;
wire n1278_3;
wire n1279_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1353_3;
wire n1371_3;
wire n1372_3;
wire n1373_3;
wire n1374_3;
wire n1375_3;
wire n1376_3;
wire n1377_3;
wire n1378_3;
wire n1979_8;
wire n1980_9;
wire n1981_8;
wire n1889_91;
wire n1911_95;
wire n1912_93;
wire ff_sx_9_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1974_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1910_105;
wire n1907_117;
wire n1905_112;
wire n1862_151;
wire n1535_7;
wire n1534_7;
wire n1533_7;
wire n1532_7;
wire n1439_8;
wire n1275_7;
wire n1274_7;
wire n1870_93;
wire n1869_92;
wire n1868_90;
wire n1867_90;
wire n1866_90;
wire n1865_90;
wire n1864_90;
wire n1863_92;
wire n1978_12;
wire n1977_13;
wire n1976_13;
wire n1975_12;
wire n1974_10;
wire n1973_13;
wire n1908_114;
wire n1906_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1909_126;
wire n1880_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire w_next_0_5;
wire n64_5;
wire n2534_4;
wire n307_4;
wire n307_5;
wire n307_6;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n349_4;
wire n633_7;
wire n668_4;
wire n2781_4;
wire n1058_4;
wire n1058_5;
wire n1058_6;
wire n1058_7;
wire n1059_4;
wire n1059_5;
wire n1059_6;
wire n1060_4;
wire n1060_5;
wire n1061_5;
wire n1061_6;
wire n1062_4;
wire n1063_4;
wire n1063_5;
wire n1064_4;
wire n1064_5;
wire n1065_4;
wire n1065_5;
wire n1065_6;
wire n1066_4;
wire n1066_5;
wire n1066_6;
wire n1099_5;
wire n1219_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1225_4;
wire n1276_4;
wire n1277_4;
wire n1278_4;
wire n1279_4;
wire n1280_4;
wire n1281_4;
wire n1282_4;
wire n1283_4;
wire n1979_9;
wire n1979_10;
wire n1979_11;
wire n1980_10;
wire n1980_11;
wire n1980_12;
wire n1981_9;
wire n1981_10;
wire n1981_11;
wire n1981_12;
wire n1982_10;
wire n1982_11;
wire ff_sx_9_9;
wire ff_sx_9_10;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1974_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_12;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire n1907_118;
wire n1905_113;
wire n1862_152;
wire n1535_8;
wire n1534_8;
wire n1533_8;
wire n1532_8;
wire n1439_9;
wire n1870_95;
wire n1869_94;
wire n1868_91;
wire n1868_92;
wire n1868_93;
wire n1867_91;
wire n1867_92;
wire n1867_93;
wire n1866_91;
wire n1866_92;
wire n1866_93;
wire n1865_91;
wire n1864_91;
wire n1864_92;
wire n1863_93;
wire n1863_94;
wire n1863_95;
wire n1978_13;
wire n1978_14;
wire n1978_15;
wire n1978_16;
wire n1977_15;
wire n1977_16;
wire n1976_14;
wire n1976_15;
wire n1976_17;
wire n1975_13;
wire n1975_14;
wire n1974_12;
wire n1973_14;
wire n1973_15;
wire n1908_115;
wire n1908_116;
wire n1908_117;
wire n1906_107;
wire ff_xsel_1_13;
wire ff_xsel_1_14;
wire ff_state_0_13;
wire n1909_127;
wire n1909_128;
wire n1880_97;
wire n307_8;
wire n307_10;
wire n633_8;
wire n633_9;
wire n668_5;
wire n1058_8;
wire n1058_9;
wire n1058_10;
wire n1058_12;
wire n1058_13;
wire n1059_7;
wire n1060_6;
wire n1061_8;
wire n1063_6;
wire n1064_6;
wire n1065_7;
wire n1065_8;
wire n1066_7;
wire n1099_6;
wire n1220_5;
wire n1979_12;
wire n1979_13;
wire n1979_14;
wire n1979_16;
wire n1980_13;
wire n1980_14;
wire n1980_15;
wire n1980_16;
wire n1981_13;
wire n1981_17;
wire n1981_20;
wire n1981_21;
wire n1982_12;
wire n1982_13;
wire n1982_14;
wire n1982_15;
wire n1982_16;
wire n1982_17;
wire ff_read_color_11;
wire ff_transfer_ready_9;
wire n1974_15;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_16;
wire ff_cache_vram_wdata_7_17;
wire ff_next_state_5_14;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire ff_cache_flush_start_14;
wire ff_count_valid_16;
wire ff_count_valid_18;
wire ff_count_valid_19;
wire n1907_120;
wire n1907_121;
wire n1905_115;
wire n1535_9;
wire n1534_9;
wire n1870_96;
wire n1870_97;
wire n1870_98;
wire n1869_95;
wire n1869_96;
wire n1868_94;
wire n1868_95;
wire n1868_96;
wire n1868_97;
wire n1867_94;
wire n1867_95;
wire n1867_96;
wire n1866_94;
wire n1866_95;
wire n1865_92;
wire n1865_93;
wire n1865_94;
wire n1864_93;
wire n1864_94;
wire n1864_95;
wire n1863_97;
wire n1863_98;
wire n1978_17;
wire n1978_18;
wire n1978_19;
wire n1978_20;
wire n1977_18;
wire n1977_19;
wire n1977_20;
wire n1976_18;
wire n1975_15;
wire n1974_16;
wire n1974_17;
wire n307_12;
wire n1058_14;
wire n1058_15;
wire n1065_10;
wire n1979_17;
wire n1979_20;
wire n1980_18;
wire n1980_19;
wire n1981_22;
wire n1981_24;
wire n1982_18;
wire n1982_19;
wire ff_next_state_5_15;
wire ff_state_5_19;
wire ff_state_5_20;
wire n1870_99;
wire n1870_101;
wire n1870_102;
wire n1869_98;
wire n1868_98;
wire n1867_97;
wire n1867_98;
wire n1867_99;
wire n1866_96;
wire n1866_97;
wire n1866_99;
wire n1865_95;
wire n1865_97;
wire n1864_97;
wire n1864_98;
wire n1863_99;
wire n1863_100;
wire n1978_21;
wire n1977_22;
wire n1974_18;
wire n1974_19;
wire n1974_20;
wire n1974_21;
wire n1973_17;
wire n1981_26;
wire n1870_103;
wire n1870_104;
wire n1870_105;
wire n1870_106;
wire n1869_99;
wire n1867_100;
wire n1867_101;
wire n1864_99;
wire n1863_101;
wire n1978_22;
wire n1978_23;
wire n1978_24;
wire n1062_8;
wire ff_read_color_14;
wire n1981_28;
wire n1220_7;
wire n1224_6;
wire n1528_9;
wire n1529_9;
wire n1530_9;
wire n1531_9;
wire n1905_117;
wire n1981_32;
wire ff_cache_vram_valid_16;
wire ff_cache_flush_start_16;
wire n1981_34;
wire ff_source_7_11;
wire n1058_17;
wire ff_transfer_ready_12;
wire n307_14;
wire n1863_103;
wire n1979_25;
wire n1979_27;
wire n1353_8;
wire ff_cache_vram_wdata_7_20;
wire ff_source_7_13;
wire n1061_13;
wire n1976_20;
wire n307_16;
wire n1061_15;
wire n1353_10;
wire n2650_5;
wire n2929_5;
wire n2649_5;
wire n1479_5;
wire ff_nx_8_10;
wire n1979_29;
wire n1977_24;
wire n1981_36;
wire n1907_123;
wire n1979_31;
wire n2782_5;
wire n2535_5;
wire ff_count_valid_21;
wire n2781_6;
wire n2534_6;
wire n1981_40;
wire ff_cache_vram_wdata_7_22;
wire n1974_23;
wire n1977_26;
wire n1867_104;
wire n1864_101;
wire n1865_99;
wire n1866_101;
wire n1868_101;
wire n1869_101;
wire n1870_108;
wire n1972_7;
wire n1971_7;
wire n1970_7;
wire n1969_7;
wire n1968_7;
wire n1967_7;
wire n1966_7;
wire n1965_9;
wire ff_read_color_18;
wire ff_next_state_5_17;
wire n1974_25;
wire n1981_42;
wire ff_next_state_0_14;
wire n1911_98;
wire n1353_12;
wire n1973_19;
wire n1980_21;
wire n1982_21;
wire n306_9;
wire n1977_28;
wire n1981_44;
wire n1869_103;
wire n1870_110;
wire n1889_97;
wire n1889_99;
wire n1896_93;
wire n1895_93;
wire n1894_93;
wire n1893_93;
wire n1892_93;
wire n1891_93;
wire n1890_93;
wire n1889_101;
wire n1889_103;
wire n1065_12;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire w_address_s_16_7;
wire n1394_12;
wire n1536_10;
wire ff_read_pixel_7_15;
wire n1537_10;
wire n1538_10;
wire n1539_10;
wire n1540_10;
wire n1541_10;
wire n1542_10;
wire n1543_10;
wire ff_cache_vram_write_18;
wire ff_next_state_2_13;
wire n1218_6;
wire n307_21;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire ff_read_color;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1253_1;
wire n1253_2;
wire n1252_1;
wire n1252_2;
wire n1251_1;
wire n1251_2;
wire n1250_1;
wire n1250_2;
wire n1249_1;
wire n1249_2;
wire n1248_1;
wire n1248_2;
wire n1247_1;
wire n1247_2;
wire n1246_1;
wire n1246_2;
wire n1245_1;
wire n1245_2;
wire n1244_1;
wire n1244_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1334_9;
wire n966_2;
wire n966_3;
wire n965_2;
wire n965_3;
wire n964_2;
wire n964_3;
wire n963_2;
wire n963_3;
wire n962_2;
wire n962_3;
wire n961_2;
wire n961_3;
wire n960_2;
wire n960_3;
wire n959_2;
wire n959_3;
wire n958_2;
wire n958_0_COUT;
wire n1693_1_SUM;
wire n1693_3;
wire n1694_1_SUM;
wire n1694_3;
wire n1695_1_SUM;
wire n1695_3;
wire n1696_1_SUM;
wire n1696_3;
wire n1697_1_SUM;
wire n1697_3;
wire n1698_1_SUM;
wire n1698_3;
wire n1699_1_SUM;
wire n1699_3;
wire n1700_1_SUM;
wire n1700_3;
wire n1518_9;
wire n1519_9;
wire n1880_94;
wire n1881_91;
wire n1882_91;
wire n1883_91;
wire n1884_91;
wire n1885_91;
wire n1886_91;
wire n1887_91;
wire n1888_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1880_s93 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_7) 
);
defparam n1880_s93.INIT=8'hCA;
  LUT3 n1881_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_7) 
);
defparam n1881_s88.INIT=8'hCA;
  LUT3 n1882_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_7) 
);
defparam n1882_s88.INIT=8'hCA;
  LUT3 n1883_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_7) 
);
defparam n1883_s88.INIT=8'hCA;
  LUT3 n1884_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_7) 
);
defparam n1884_s88.INIT=8'hCA;
  LUT3 n1885_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_7) 
);
defparam n1885_s88.INIT=8'hCA;
  LUT3 n1886_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_7) 
);
defparam n1886_s88.INIT=8'hCA;
  LUT3 n1887_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_7) 
);
defparam n1887_s88.INIT=8'hCA;
  LUT3 n1888_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_7) 
);
defparam n1888_s88.INIT=8'hCA;
  LUT3 n1880_s94 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_7) 
);
defparam n1880_s94.INIT=8'hCA;
  LUT3 n1881_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_7) 
);
defparam n1881_s89.INIT=8'hCA;
  LUT3 n1882_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_7) 
);
defparam n1882_s89.INIT=8'hCA;
  LUT3 n1883_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_7) 
);
defparam n1883_s89.INIT=8'hCA;
  LUT3 n1884_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_7) 
);
defparam n1884_s89.INIT=8'hCA;
  LUT3 n1885_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_7) 
);
defparam n1885_s89.INIT=8'hCA;
  LUT3 n1886_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_7) 
);
defparam n1886_s89.INIT=8'hCA;
  LUT3 n1887_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_7) 
);
defparam n1887_s89.INIT=8'hCA;
  LUT3 n1888_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_7) 
);
defparam n1888_s89.INIT=8'hCA;
  LUT3 n1518_s6 (
    .F(n1518_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1518_s6.INIT=8'hCA;
  LUT3 n1518_s7 (
    .F(n1518_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1518_s7.INIT=8'hCA;
  LUT3 n1519_s6 (
    .F(n1519_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1519_s6.INIT=8'hCA;
  LUT3 n1519_s7 (
    .F(n1519_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1519_s7.INIT=8'hCA;
  LUT4 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(n307_5),
    .I2(w_next_sx[8]),
    .I3(n307_6) 
);
defparam n307_s0.INIT=16'hF222;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(n307_5),
    .I1(n308_4),
    .I2(w_next_sx[7]),
    .I3(n307_6) 
);
defparam n308_s0.INIT=16'hE0EE;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(n307_5),
    .I2(w_next_sx[6]),
    .I3(n307_6) 
);
defparam n309_s0.INIT=16'hF222;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(n307_5),
    .I2(w_next_sx[5]),
    .I3(n307_6) 
);
defparam n310_s0.INIT=16'hF222;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n307_5),
    .I2(w_next_sx[4]),
    .I3(n307_6) 
);
defparam n311_s0.INIT=16'hF222;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(n307_5),
    .I2(w_next_sx[3]),
    .I3(n307_6) 
);
defparam n312_s0.INIT=16'hF222;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(n307_5),
    .I2(w_next_sx[2]),
    .I3(n307_6) 
);
defparam n313_s0.INIT=16'hF222;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(n307_5),
    .I2(w_next_sx[1]),
    .I3(n307_6) 
);
defparam n314_s0.INIT=16'hF222;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(n307_5),
    .I2(w_next_sx[0]),
    .I3(n307_6) 
);
defparam n315_s0.INIT=16'hF222;
  LUT3 n349_s0 (
    .F(n349_3),
    .I0(n2534_4),
    .I1(n1656_4),
    .I2(n349_4) 
);
defparam n349_s0.INIT=8'hF8;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(n2534_4),
    .I1(n1646_4),
    .I2(n349_4) 
);
defparam n357_s0.INIT=8'hF8;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n633_s3 (
    .F(n633_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n633_7) 
);
defparam n633_s3.INIT=8'hCA;
  LUT3 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_7) 
);
defparam n634_s3.INIT=8'hAC;
  LUT3 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_7) 
);
defparam n635_s3.INIT=8'hAC;
  LUT3 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_7) 
);
defparam n636_s3.INIT=8'hAC;
  LUT3 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_7) 
);
defparam n637_s3.INIT=8'hAC;
  LUT3 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_7) 
);
defparam n638_s3.INIT=8'hAC;
  LUT3 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_7) 
);
defparam n639_s3.INIT=8'hAC;
  LUT3 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_7) 
);
defparam n640_s3.INIT=8'hAC;
  LUT3 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_7) 
);
defparam n641_s3.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2534_4),
    .I1(n1686_4),
    .I2(n668_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n2534_4),
    .I1(n1680_4),
    .I2(n668_4) 
);
defparam n676_s0.INIT=8'hF8;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT4 n1058_s0 (
    .F(n1058_3),
    .I0(n1058_4),
    .I1(n1058_5),
    .I2(n1058_6),
    .I3(n1058_7) 
);
defparam n1058_s0.INIT=16'hFFF4;
  LUT3 n1059_s0 (
    .F(n1059_3),
    .I0(n1059_4),
    .I1(n1059_5),
    .I2(n1059_6) 
);
defparam n1059_s0.INIT=8'h1F;
  LUT3 n1060_s0 (
    .F(n1060_3),
    .I0(n1059_5),
    .I1(n1060_4),
    .I2(n1060_5) 
);
defparam n1060_s0.INIT=8'h1F;
  LUT4 n1061_s0 (
    .F(n1061_3),
    .I0(n1061_15),
    .I1(n1061_5),
    .I2(n1059_5),
    .I3(n1061_6) 
);
defparam n1061_s0.INIT=16'h0EFF;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(n1062_8),
    .I2(n1059_5) 
);
defparam n1062_s0.INIT=8'hC5;
  LUT3 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_4),
    .I1(n1063_5),
    .I2(n1059_5) 
);
defparam n1063_s0.INIT=8'hC5;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1061_15),
    .I1(n1064_4),
    .I2(n1059_5),
    .I3(n1064_5) 
);
defparam n1064_s0.INIT=16'h0EFF;
  LUT4 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(n1065_5),
    .I2(n1065_6),
    .I3(n1059_5) 
);
defparam n1065_s0.INIT=16'h5030;
  LUT4 n1066_s0 (
    .F(n1066_3),
    .I0(n1066_4),
    .I1(ff_nx[0]),
    .I2(n1066_5),
    .I3(n1066_6) 
);
defparam n1066_s0.INIT=16'h0007;
  LUT3 n1099_s1 (
    .F(n1099_4),
    .I0(n2781_4),
    .I1(n1656_4),
    .I2(n1099_5) 
);
defparam n1099_s1.INIT=8'hF8;
  LUT3 n1101_s1 (
    .F(n1101_4),
    .I0(n2781_4),
    .I1(n1646_4),
    .I2(n1099_5) 
);
defparam n1101_s1.INIT=8'hF8;
  LUT3 n1218_s0 (
    .F(n1218_3),
    .I0(n1218_6),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1218_s0.INIT=8'hCA;
  LUT4 n1219_s0 (
    .F(n1219_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1219_4),
    .I3(w_register_write) 
);
defparam n1219_s0.INIT=16'hAA3C;
  LUT4 n1220_s0 (
    .F(n1220_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1220_7),
    .I3(w_register_write) 
);
defparam n1220_s0.INIT=16'hAA3C;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(n1221_4),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1221_s0.INIT=8'hCA;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(n1222_4),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT4 n1223_s0 (
    .F(n1223_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1223_4),
    .I3(w_register_write) 
);
defparam n1223_s0.INIT=16'hAA3C;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(n1224_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT4 n1225_s0 (
    .F(n1225_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1225_4),
    .I3(w_register_write) 
);
defparam n1225_s0.INIT=16'hAA3C;
  LUT4 n1226_s0 (
    .F(n1226_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1226_s0.INIT=16'hAAC3;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1227_s0.INIT=8'hC5;
  LUT3 n1276_s0 (
    .F(n1276_3),
    .I0(n1276_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1276_s0.INIT=8'hCA;
  LUT3 n1277_s0 (
    .F(n1277_3),
    .I0(n1277_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1277_s0.INIT=8'hCA;
  LUT3 n1278_s0 (
    .F(n1278_3),
    .I0(n1278_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1278_s0.INIT=8'hCA;
  LUT3 n1279_s0 (
    .F(n1279_3),
    .I0(n1279_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1279_s0.INIT=8'hCA;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(n1280_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1280_s0.INIT=8'hCA;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(n1281_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(n1282_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(n1283_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT4 n1353_s0 (
    .F(n1353_3),
    .I0(w_register_write),
    .I1(n1353_12),
    .I2(ff_state[5]),
    .I3(n1353_10) 
);
defparam n1353_s0.INIT=16'hFF40;
  LUT3 n1371_s0 (
    .F(n1371_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1371_s0.INIT=8'hCA;
  LUT3 n1372_s0 (
    .F(n1372_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1372_s0.INIT=8'hCA;
  LUT3 n1373_s0 (
    .F(n1373_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1373_s0.INIT=8'hCA;
  LUT3 n1374_s0 (
    .F(n1374_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1374_s0.INIT=8'hCA;
  LUT3 n1375_s0 (
    .F(n1375_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1375_s0.INIT=8'hCA;
  LUT3 n1376_s0 (
    .F(n1376_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1376_s0.INIT=8'hCA;
  LUT3 n1377_s0 (
    .F(n1377_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1377_s0.INIT=8'hCA;
  LUT3 n1378_s0 (
    .F(n1378_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1378_s0.INIT=8'hCA;
  LUT3 n1979_s5 (
    .F(n1979_8),
    .I0(n1979_9),
    .I1(n1979_10),
    .I2(n1979_11) 
);
defparam n1979_s5.INIT=8'hEF;
  LUT3 n1980_s6 (
    .F(n1980_9),
    .I0(n1980_10),
    .I1(n1980_11),
    .I2(n1980_12) 
);
defparam n1980_s6.INIT=8'h01;
  LUT4 n1981_s5 (
    .F(n1981_8),
    .I0(n1981_9),
    .I1(n1981_10),
    .I2(n1981_11),
    .I3(n1981_12) 
);
defparam n1981_s5.INIT=16'h4F00;
  LUT3 n1889_s87 (
    .F(n1889_91),
    .I0(n1889_99),
    .I1(n1889_97),
    .I2(w_address_d_0_8) 
);
defparam n1889_s87.INIT=8'hCA;
  LUT3 n1911_s91 (
    .F(n1911_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1911_98) 
);
defparam n1911_s91.INIT=8'hCA;
  LUT3 n1912_s89 (
    .F(n1912_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1911_98) 
);
defparam n1912_s89.INIT=8'hCA;
  LUT3 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_sx_9_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_sx_9_s3.INIT=8'hF4;
  LUT3 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_10),
    .I1(ff_transfer_ready_7),
    .I2(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=8'hEF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1974_s3 (
    .F(n1974_8),
    .I0(ff_cache_vram_valid),
    .I1(n1974_11),
    .I2(ff_start) 
);
defparam n1974_s3.INIT=8'hF4;
  LUT2 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=4'h4;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1066_4),
    .I2(ff_maj),
    .I3(ff_nx_8_10) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_20),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'h0E00;
  LUT2 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_2_13) 
);
defparam ff_next_state_0_s7.INIT=4'h4;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFE0;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_16),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF10;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_13),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s7.INIT=16'hF2FF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFFB0;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_write_s11.INIT=8'hE0;
  LUT4 n1910_s91 (
    .F(n1910_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1910_s91.INIT=16'h00F8;
  LUT4 n1907_s101 (
    .F(n1907_117),
    .I0(n1907_118),
    .I1(n1907_123),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1907_s101.INIT=16'h030A;
  LUT3 n1905_s98 (
    .F(n1905_112),
    .I0(n1905_113),
    .I1(n1905_117),
    .I2(ff_state[4]) 
);
defparam n1905_s98.INIT=8'h0E;
  LUT4 n1862_s125 (
    .F(n1862_151),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_14),
    .I2(n1862_152),
    .I3(ff_state[5]) 
);
defparam n1862_s125.INIT=16'h008F;
  LUT4 n1535_s2 (
    .F(n1535_7),
    .I0(n1535_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1535_s2.INIT=16'h0C0A;
  LUT4 n1534_s2 (
    .F(n1534_7),
    .I0(n1534_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1534_s2.INIT=16'h0C0A;
  LUT4 n1533_s2 (
    .F(n1533_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_next_0_4),
    .I2(n1533_8),
    .I3(ff_start) 
);
defparam n1533_s2.INIT=16'h00F8;
  LUT4 n1532_s2 (
    .F(n1532_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_next_0_4),
    .I2(n1532_8),
    .I3(ff_start) 
);
defparam n1532_s2.INIT=16'h00F8;
  LUT3 n1439_s3 (
    .F(n1439_8),
    .I0(n1439_9),
    .I1(ff_transfer_ready_7),
    .I2(n1353_10) 
);
defparam n1439_s3.INIT=8'h0E;
  LUT4 n1275_s2 (
    .F(n1275_7),
    .I0(n1245_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1275_s2.INIT=16'h0C0A;
  LUT4 n1274_s2 (
    .F(n1274_7),
    .I0(n1244_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1274_s2.INIT=16'h0C0A;
  LUT4 n1870_s87 (
    .F(n1870_93),
    .I0(n1870_110),
    .I1(n1870_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1870_s87.INIT=16'h0305;
  LUT4 n1869_s86 (
    .F(n1869_92),
    .I0(n1869_103),
    .I1(n1869_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1869_s86.INIT=16'h0305;
  LUT4 n1868_s84 (
    .F(n1868_90),
    .I0(n1868_91),
    .I1(n1868_92),
    .I2(n1868_93),
    .I3(ff_state[5]) 
);
defparam n1868_s84.INIT=16'h000D;
  LUT4 n1867_s84 (
    .F(n1867_90),
    .I0(n1867_91),
    .I1(n1867_92),
    .I2(n1867_93),
    .I3(ff_state[5]) 
);
defparam n1867_s84.INIT=16'h000B;
  LUT3 n1866_s84 (
    .F(n1866_90),
    .I0(n1866_91),
    .I1(n1866_92),
    .I2(n1866_93) 
);
defparam n1866_s84.INIT=8'hCA;
  LUT2 n1865_s84 (
    .F(n1865_90),
    .I0(ff_state[5]),
    .I1(n1865_91) 
);
defparam n1865_s84.INIT=4'h1;
  LUT4 n1864_s84 (
    .F(n1864_90),
    .I0(w_next_0_4),
    .I1(n1866_93),
    .I2(n1864_91),
    .I3(n1864_92) 
);
defparam n1864_s84.INIT=16'hFB00;
  LUT4 n1863_s86 (
    .F(n1863_92),
    .I0(n1863_93),
    .I1(n1863_94),
    .I2(n1866_93),
    .I3(n1863_95) 
);
defparam n1863_s86.INIT=16'hBF00;
  LUT4 n1978_s7 (
    .F(n1978_12),
    .I0(n1978_13),
    .I1(n1978_14),
    .I2(n1978_15),
    .I3(n1978_16) 
);
defparam n1978_s7.INIT=16'hFFB0;
  LUT4 n1977_s8 (
    .F(n1977_13),
    .I0(n1977_26),
    .I1(n1977_15),
    .I2(n1981_11),
    .I3(n1977_16) 
);
defparam n1977_s8.INIT=16'hFFB0;
  LUT4 n1976_s8 (
    .F(n1976_13),
    .I0(n1976_14),
    .I1(n1976_15),
    .I2(n1976_20),
    .I3(n1976_17) 
);
defparam n1976_s8.INIT=16'h1F00;
  LUT4 n1975_s7 (
    .F(n1975_12),
    .I0(n1975_13),
    .I1(n1975_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1975_s7.INIT=16'h00EF;
  LUT4 n1974_s4 (
    .F(n1974_10),
    .I0(ff_eq),
    .I1(n1974_12),
    .I2(ff_state[4]),
    .I3(n1981_11) 
);
defparam n1974_s4.INIT=16'hF800;
  LUT4 n1973_s8 (
    .F(n1973_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1973_14),
    .I3(n1973_15) 
);
defparam n1973_s8.INIT=16'hFF10;
  LUT4 n1908_s98 (
    .F(n1908_114),
    .I0(ff_next_state[2]),
    .I1(n1908_115),
    .I2(n1908_116),
    .I3(n1908_117) 
);
defparam n1908_s98.INIT=16'hB0FF;
  LUT3 n1906_s92 (
    .F(n1906_106),
    .I0(n1905_117),
    .I1(n1906_107),
    .I2(ff_state[4]) 
);
defparam n1906_s92.INIT=8'hF1;
  LUT3 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_0_14),
    .I1(n1976_17),
    .I2(ff_cache_vram_write_18) 
);
defparam ff_cache_vram_address_16_s7.INIT=8'h40;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_13),
    .I1(ff_xsel_1_14),
    .I2(ff_next_state_0_14),
    .I3(ff_next_state_5_12) 
);
defparam ff_xsel_1_s8.INIT=16'h0B00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n1978_14),
    .I1(n1981_11),
    .I2(ff_state_0_13),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(n1061_22),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1909_s106 (
    .F(n1909_126),
    .I0(n1909_127),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1909_128) 
);
defparam n1909_s106.INIT=16'h000D;
  LUT2 n1880_s91 (
    .F(n1880_96),
    .I0(ff_state[4]),
    .I1(n1880_97) 
);
defparam n1880_s91.INIT=4'hE;
  LUT3 w_address_s_6_s10 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_6_s10.INIT=8'hCA;
  LUT3 w_address_s_6_s5 (
    .F(w_address_d_0_8),
    .I0(w_address_s_6_11),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_13) 
);
defparam w_address_s_6_s5.INIT=8'hBD;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s5 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_0_s5.INIT=8'hAC;
  LUT3 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam w_next_0_s1.INIT=8'h80;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT2 n64_s2 (
    .F(n64_5),
    .I0(reg_screen_mode[3]),
    .I1(n551_29) 
);
defparam n64_s2.INIT=4'h4;
  LUT4 n2534_s1 (
    .F(n2534_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2534_s1.INIT=16'h1000;
  LUT3 n307_s1 (
    .F(n307_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1061_15) 
);
defparam n307_s1.INIT=8'hAC;
  LUT3 n307_s2 (
    .F(n307_5),
    .I0(n307_16),
    .I1(n307_8),
    .I2(ff_start) 
);
defparam n307_s2.INIT=8'hC5;
  LUT3 n307_s3 (
    .F(n307_6),
    .I0(n307_14),
    .I1(n307_10),
    .I2(ff_start) 
);
defparam n307_s3.INIT=8'h0E;
  LUT3 n308_s1 (
    .F(n308_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1061_15) 
);
defparam n308_s1.INIT=8'hAC;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1061_15) 
);
defparam n309_s1.INIT=8'hAC;
  LUT3 n310_s1 (
    .F(n310_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1061_15) 
);
defparam n310_s1.INIT=8'hAC;
  LUT3 n311_s1 (
    .F(n311_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1061_15) 
);
defparam n311_s1.INIT=8'hAC;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1061_15) 
);
defparam n312_s1.INIT=8'hAC;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1061_15) 
);
defparam n313_s1.INIT=8'hAC;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1061_15) 
);
defparam n314_s1.INIT=8'hAC;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1061_15) 
);
defparam n315_s1.INIT=8'hAC;
  LUT4 n349_s1 (
    .F(n349_4),
    .I0(w_register_write),
    .I1(n307_8),
    .I2(n307_16),
    .I3(ff_sx_9_10) 
);
defparam n349_s1.INIT=16'h1000;
  LUT4 n633_s4 (
    .F(n633_7),
    .I0(n633_8),
    .I1(n307_10),
    .I2(ff_start),
    .I3(n633_9) 
);
defparam n633_s4.INIT=16'h050C;
  LUT3 n668_s1 (
    .F(n668_4),
    .I0(w_register_write),
    .I1(ff_sx_9_10),
    .I2(n668_5) 
);
defparam n668_s1.INIT=8'h40;
  LUT4 n2781_s1 (
    .F(n2781_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2781_s1.INIT=16'h4000;
  LUT4 n1058_s1 (
    .F(n1058_4),
    .I0(n1058_8),
    .I1(n1058_9),
    .I2(n1061_15),
    .I3(reg_nx[8]) 
);
defparam n1058_s1.INIT=16'h0807;
  LUT3 n1058_s2 (
    .F(n1058_5),
    .I0(n1061_15),
    .I1(w_next_0_4),
    .I2(ff_start) 
);
defparam n1058_s2.INIT=8'h70;
  LUT4 n1058_s3 (
    .F(n1058_6),
    .I0(n1058_10),
    .I1(n1058_17),
    .I2(ff_nx[8]),
    .I3(n1066_4) 
);
defparam n1058_s3.INIT=16'h7800;
  LUT4 n1058_s4 (
    .F(n1058_7),
    .I0(n1058_4),
    .I1(n958_2),
    .I2(n1058_12),
    .I3(n1058_13) 
);
defparam n1058_s4.INIT=16'hC500;
  LUT4 n1059_s1 (
    .F(n1059_4),
    .I0(reg_nx[6]),
    .I1(n1058_8),
    .I2(n1061_15),
    .I3(reg_nx[7]) 
);
defparam n1059_s1.INIT=16'h040B;
  LUT3 n1059_s2 (
    .F(n1059_5),
    .I0(n1058_12),
    .I1(n633_9),
    .I2(ff_start) 
);
defparam n1059_s2.INIT=8'h0E;
  LUT4 n1059_s3 (
    .F(n1059_6),
    .I0(n1058_12),
    .I1(n1058_13),
    .I2(n959_2),
    .I3(n1059_7) 
);
defparam n1059_s3.INIT=16'h007F;
  LUT3 n1060_s1 (
    .F(n1060_4),
    .I0(n1061_15),
    .I1(reg_nx[6]),
    .I2(n1058_8) 
);
defparam n1060_s1.INIT=8'h41;
  LUT4 n1060_s2 (
    .F(n1060_5),
    .I0(n1058_12),
    .I1(n1058_13),
    .I2(n960_2),
    .I3(n1060_6) 
);
defparam n1060_s2.INIT=16'h007F;
  LUT4 n1061_s2 (
    .F(n1061_5),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1061_8),
    .I3(reg_nx[5]) 
);
defparam n1061_s2.INIT=16'hEF10;
  LUT4 n1061_s3 (
    .F(n1061_6),
    .I0(n1058_12),
    .I1(n1058_13),
    .I2(n961_2),
    .I3(n1061_13) 
);
defparam n1061_s3.INIT=16'h007F;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(reg_nx[3]),
    .I1(n1061_8),
    .I2(n1061_15),
    .I3(reg_nx[4]) 
);
defparam n1062_s1.INIT=16'h040B;
  LUT3 n1063_s1 (
    .F(n1063_4),
    .I0(n1061_15),
    .I1(reg_nx[3]),
    .I2(n1061_8) 
);
defparam n1063_s1.INIT=8'h41;
  LUT3 n1063_s2 (
    .F(n1063_5),
    .I0(n963_2),
    .I1(n1063_6),
    .I2(n633_9) 
);
defparam n1063_s2.INIT=8'hCA;
  LUT4 n1064_s1 (
    .F(n1064_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n633_9),
    .I3(reg_nx[2]) 
);
defparam n1064_s1.INIT=16'hFE01;
  LUT4 n1064_s2 (
    .F(n1064_5),
    .I0(n1058_12),
    .I1(n1058_13),
    .I2(n964_2),
    .I3(n1064_6) 
);
defparam n1064_s2.INIT=16'h007F;
  LUT2 n1065_s1 (
    .F(n1065_4),
    .I0(n965_2),
    .I1(n633_9) 
);
defparam n1065_s1.INIT=4'h1;
  LUT2 n1065_s2 (
    .F(n1065_5),
    .I0(n1065_7),
    .I1(n1065_8) 
);
defparam n1065_s2.INIT=4'h4;
  LUT4 n1065_s3 (
    .F(n1065_6),
    .I0(n1066_4),
    .I1(ff_nx[1]),
    .I2(ff_nx[0]),
    .I3(n1065_12) 
);
defparam n1065_s3.INIT=16'h00D7;
  LUT2 n1066_s1 (
    .F(n1066_4),
    .I0(ff_start),
    .I1(n633_9) 
);
defparam n1066_s1.INIT=4'h4;
  LUT4 n1066_s2 (
    .F(n1066_5),
    .I0(n1066_7),
    .I1(n966_2),
    .I2(n1058_12),
    .I3(n1058_13) 
);
defparam n1066_s2.INIT=16'h3500;
  LUT4 n1066_s3 (
    .F(n1066_6),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n633_9),
    .I3(n1058_5) 
);
defparam n1066_s3.INIT=16'h3D00;
  LUT3 n1099_s2 (
    .F(n1099_5),
    .I0(w_register_write),
    .I1(n633_9),
    .I2(n1099_6) 
);
defparam n1099_s2.INIT=8'h01;
  LUT2 n1219_s1 (
    .F(n1219_4),
    .I0(ff_ny[7]),
    .I1(n1220_7) 
);
defparam n1219_s1.INIT=4'h4;
  LUT4 n1221_s1 (
    .F(n1221_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1223_4),
    .I3(ff_ny[6]) 
);
defparam n1221_s1.INIT=16'hEF10;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(ff_ny[4]),
    .I1(n1223_4),
    .I2(ff_ny[5]) 
);
defparam n1222_s1.INIT=8'hB4;
  LUT4 n1223_s1 (
    .F(n1223_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1223_s1.INIT=16'h0001;
  LUT2 n1225_s1 (
    .F(n1225_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1225_s1.INIT=4'h1;
  LUT3 n1276_s1 (
    .F(n1276_4),
    .I0(n1246_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1276_s1.INIT=8'hCA;
  LUT3 n1277_s1 (
    .F(n1277_4),
    .I0(n1247_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1277_s1.INIT=8'hCA;
  LUT3 n1278_s1 (
    .F(n1278_4),
    .I0(n1248_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1278_s1.INIT=8'hCA;
  LUT3 n1279_s1 (
    .F(n1279_4),
    .I0(n1249_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1279_s1.INIT=8'hCA;
  LUT3 n1280_s1 (
    .F(n1280_4),
    .I0(n1250_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1280_s1.INIT=8'hCA;
  LUT3 n1281_s1 (
    .F(n1281_4),
    .I0(n1251_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1281_s1.INIT=8'hCA;
  LUT3 n1282_s1 (
    .F(n1282_4),
    .I0(n1252_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1282_s1.INIT=8'hCA;
  LUT3 n1283_s1 (
    .F(n1283_4),
    .I0(n1253_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1283_s1.INIT=8'hCA;
  LUT4 n1979_s6 (
    .F(n1979_9),
    .I0(n1979_12),
    .I1(n1979_13),
    .I2(n1981_11),
    .I3(n1978_14) 
);
defparam n1979_s6.INIT=16'hD000;
  LUT4 n1979_s7 (
    .F(n1979_10),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1979_s7.INIT=16'hE000;
  LUT4 n1979_s8 (
    .F(n1979_11),
    .I0(n1979_14),
    .I1(n1979_31),
    .I2(n1979_16),
    .I3(n1981_11) 
);
defparam n1979_s8.INIT=16'hB0BB;
  LUT4 n1980_s7 (
    .F(n1980_10),
    .I0(n1980_13),
    .I1(n1980_14),
    .I2(n1980_15),
    .I3(n1973_14) 
);
defparam n1980_s7.INIT=16'hF100;
  LUT4 n1980_s8 (
    .F(n1980_11),
    .I0(ff_xsel_1_13),
    .I1(ff_state[0]),
    .I2(n1980_16),
    .I3(n1980_21) 
);
defparam n1980_s8.INIT=16'hF800;
  LUT4 n1980_s9 (
    .F(n1980_12),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1980_s9.INIT=16'h3D00;
  LUT4 n1981_s6 (
    .F(n1981_9),
    .I0(n1981_13),
    .I1(ff_state[2]),
    .I2(n1981_44),
    .I3(n1981_40) 
);
defparam n1981_s6.INIT=16'h0E00;
  LUT4 n1981_s7 (
    .F(n1981_10),
    .I0(n1981_42),
    .I1(n1981_17),
    .I2(n1981_32),
    .I3(n1981_36) 
);
defparam n1981_s7.INIT=16'h0007;
  LUT2 n1981_s8 (
    .F(n1981_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1981_s8.INIT=4'h1;
  LUT4 n1981_s9 (
    .F(n1981_12),
    .I0(n1981_20),
    .I1(n1980_15),
    .I2(n1973_14),
    .I3(n1981_21) 
);
defparam n1981_s9.INIT=16'h001F;
  LUT4 n1982_s7 (
    .F(n1982_10),
    .I0(n1982_12),
    .I1(n1982_13),
    .I2(n1982_14),
    .I3(n1982_15) 
);
defparam n1982_s7.INIT=16'h0B00;
  LUT4 n1982_s8 (
    .F(n1982_11),
    .I0(n1982_16),
    .I1(n1353_12),
    .I2(n1973_14),
    .I3(n1982_17) 
);
defparam n1982_s8.INIT=16'h00EF;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam ff_sx_9_s4.INIT=8'h80;
  LUT3 ff_sx_9_s5 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=8'h40;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(n961_40),
    .I3(n1061_22) 
);
defparam ff_read_color_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_sx_9_9),
    .I3(ff_transfer_ready_9) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_12),
    .I3(n1353_10) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT4 n1974_s5 (
    .F(n1974_11),
    .I0(n1974_25),
    .I1(n1974_23),
    .I2(n1974_15),
    .I3(ff_state[5]) 
);
defparam n1974_s5.INIT=16'hF0EE;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(n1908_117),
    .I1(ff_source_7_13),
    .I2(ff_source_7_11),
    .I3(ff_start) 
);
defparam ff_source_7_s3.INIT=16'h00EF;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1334_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(ff_cache_vram_wdata_7_17) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=8'h10;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_wdata_7_22),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h000B;
  LUT2 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(ff_next_state_5_17),
    .I1(ff_next_state_5_14) 
);
defparam ff_next_state_5_s8.INIT=4'h4;
  LUT2 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16) 
);
defparam ff_state_5_s7.INIT=4'h8;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(w_status_transfer_ready),
    .I1(ff_transfer_ready_9),
    .I2(ff_read_color),
    .I3(ff_read_color_14) 
);
defparam ff_state_5_s8.INIT=16'h7077;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_17),
    .I1(ff_read_color_11),
    .I2(ff_state_5_18),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=16'h00F7;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1976_15),
    .I1(n1974_23),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF0EE;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid_16),
    .I1(ff_cache_vram_wdata_7_22),
    .I2(ff_next_state_5_17),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_valid_s8.INIT=16'h0C0A;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_16),
    .I1(ff_count_valid_21),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'h0C0A;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_count_valid_18),
    .I3(ff_cache_vram_wdata_7_20) 
);
defparam ff_count_valid_s9.INIT=16'h5CDD;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_count_valid_19),
    .I1(ff_state_0_13),
    .I2(ff_cache_vram_valid),
    .I3(n1974_23) 
);
defparam ff_count_valid_s10.INIT=16'h0007;
  LUT4 n1907_s102 (
    .F(n1907_118),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(n1907_120),
    .I3(n1909_127) 
);
defparam n1907_s102.INIT=16'h00BF;
  LUT4 n1905_s99 (
    .F(n1905_113),
    .I0(ff_next_state[5]),
    .I1(n1907_120),
    .I2(ff_state[0]),
    .I3(n1908_116) 
);
defparam n1905_s99.INIT=16'h8F00;
  LUT4 n1862_s126 (
    .F(n1862_152),
    .I0(ff_state[3]),
    .I1(ff_state_0_13),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_20) 
);
defparam n1862_s126.INIT=16'h004F;
  LUT3 n1535_s3 (
    .F(n1535_8),
    .I0(n1535_9),
    .I1(n1519_9),
    .I2(n551_29) 
);
defparam n1535_s3.INIT=8'hCA;
  LUT3 n1534_s3 (
    .F(n1534_8),
    .I0(n1534_9),
    .I1(n1518_9),
    .I2(n551_29) 
);
defparam n1534_s3.INIT=8'hCA;
  LUT4 n1533_s3 (
    .F(n1533_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(n551_29),
    .I3(ff_xsel[0]) 
);
defparam n1533_s3.INIT=16'h0C0A;
  LUT4 n1532_s3 (
    .F(n1532_8),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(n551_29),
    .I3(ff_xsel[0]) 
);
defparam n1532_s3.INIT=16'h0A0C;
  LUT3 n1439_s4 (
    .F(n1439_9),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_12) 
);
defparam n1439_s4.INIT=8'h40;
  LUT3 n1870_s89 (
    .F(n1870_95),
    .I0(n1870_97),
    .I1(ff_read_byte[0]),
    .I2(n1870_98) 
);
defparam n1870_s89.INIT=8'hA3;
  LUT3 n1869_s88 (
    .F(n1869_94),
    .I0(n1869_96),
    .I1(ff_read_byte[1]),
    .I2(n1870_98) 
);
defparam n1869_s88.INIT=8'hA3;
  LUT4 n1868_s85 (
    .F(n1868_91),
    .I0(n1868_94),
    .I1(n1868_95),
    .I2(w_next_0_4),
    .I3(n1866_93) 
);
defparam n1868_s85.INIT=16'h1F00;
  LUT4 n1868_s86 (
    .F(n1868_92),
    .I0(n1868_96),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_4),
    .I3(n1868_97) 
);
defparam n1868_s86.INIT=16'h0C0A;
  LUT4 n1868_s87 (
    .F(n1868_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1866_93),
    .I3(ff_state[4]) 
);
defparam n1868_s87.INIT=16'h0305;
  LUT4 n1867_s85 (
    .F(n1867_91),
    .I0(n1868_97),
    .I1(ff_read_byte[3]),
    .I2(n1867_94),
    .I3(w_next_0_4) 
);
defparam n1867_s85.INIT=16'h00F8;
  LUT4 n1867_s86 (
    .F(n1867_92),
    .I0(n1867_95),
    .I1(w_next_0_4),
    .I2(n1867_96),
    .I3(n1866_93) 
);
defparam n1867_s86.INIT=16'hF100;
  LUT4 n1867_s87 (
    .F(n1867_93),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(n1866_93),
    .I3(ff_state[4]) 
);
defparam n1867_s87.INIT=16'h0305;
  LUT4 n1866_s85 (
    .F(n1866_91),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1866_s85.INIT=16'h0C0A;
  LUT3 n1866_s86 (
    .F(n1866_92),
    .I0(ff_state[5]),
    .I1(n1866_94),
    .I2(n1866_95) 
);
defparam n1866_s86.INIT=8'h01;
  LUT4 n1866_s87 (
    .F(n1866_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1866_s87.INIT=16'hC788;
  LUT4 n1865_s85 (
    .F(n1865_91),
    .I0(n1865_92),
    .I1(n1865_93),
    .I2(n1865_94),
    .I3(n1866_93) 
);
defparam n1865_s85.INIT=16'hEE0F;
  LUT3 n1864_s85 (
    .F(n1864_91),
    .I0(n1868_96),
    .I1(ff_read_byte[6]),
    .I2(n1864_93) 
);
defparam n1864_s85.INIT=8'hAC;
  LUT4 n1864_s86 (
    .F(n1864_92),
    .I0(n1864_94),
    .I1(n1864_95),
    .I2(ff_state[5]),
    .I3(n1866_93) 
);
defparam n1864_s86.INIT=16'h030A;
  LUT4 n1863_s87 (
    .F(n1863_93),
    .I0(n1867_96),
    .I1(n1869_96),
    .I2(n551_29),
    .I3(n1863_103) 
);
defparam n1863_s87.INIT=16'h3500;
  LUT4 n1863_s88 (
    .F(n1863_94),
    .I0(n1864_93),
    .I1(ff_read_byte[7]),
    .I2(n1863_97),
    .I3(w_next_0_4) 
);
defparam n1863_s88.INIT=16'hF0BB;
  LUT3 n1863_s89 (
    .F(n1863_95),
    .I0(n1863_98),
    .I1(n1866_93),
    .I2(ff_state[5]) 
);
defparam n1863_s89.INIT=8'h0E;
  LUT4 n1978_s8 (
    .F(n1978_13),
    .I0(n1907_121),
    .I1(ff_state_5_12),
    .I2(n1978_17),
    .I3(ff_xsel_1_13) 
);
defparam n1978_s8.INIT=16'h0FDD;
  LUT2 n1978_s9 (
    .F(n1978_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1978_s9.INIT=4'h4;
  LUT4 n1978_s10 (
    .F(n1978_15),
    .I0(n1978_18),
    .I1(n1978_19),
    .I2(n1353_12),
    .I3(n1981_11) 
);
defparam n1978_s10.INIT=16'h0D00;
  LUT2 n1978_s11 (
    .F(n1978_16),
    .I0(n1978_20),
    .I1(n1979_31) 
);
defparam n1978_s11.INIT=4'h4;
  LUT4 n1977_s10 (
    .F(n1977_15),
    .I0(n1981_13),
    .I1(n1977_18),
    .I2(ff_state_0_13),
    .I3(n1977_19) 
);
defparam n1977_s10.INIT=16'h00BF;
  LUT3 n1977_s11 (
    .F(n1977_16),
    .I0(n1977_20),
    .I1(n1977_28),
    .I2(n1979_31) 
);
defparam n1977_s11.INIT=8'hE0;
  LUT2 n1976_s9 (
    .F(n1976_14),
    .I0(n1976_18),
    .I1(ff_cache_vram_wdata_7_17) 
);
defparam n1976_s9.INIT=4'h4;
  LUT2 n1976_s10 (
    .F(n1976_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1976_s10.INIT=4'h1;
  LUT3 n1976_s12 (
    .F(n1976_17),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1976_s12.INIT=8'h01;
  LUT2 n1975_s8 (
    .F(n1975_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1975_s8.INIT=4'h4;
  LUT4 n1975_s9 (
    .F(n1975_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1975_15) 
);
defparam n1975_s9.INIT=16'h8000;
  LUT3 n1974_s6 (
    .F(n1974_12),
    .I0(ff_sx[9]),
    .I1(n1974_16),
    .I2(n1974_17) 
);
defparam n1974_s6.INIT=8'h40;
  LUT2 n1973_s9 (
    .F(n1973_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1973_s9.INIT=4'h4;
  LUT4 n1973_s10 (
    .F(n1973_15),
    .I0(ff_eq),
    .I1(n1974_12),
    .I2(n1976_15),
    .I3(n1973_19) 
);
defparam n1973_s10.INIT=16'h4F00;
  LUT3 n1908_s99 (
    .F(n1908_115),
    .I0(n1760_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1908_s99.INIT=8'h40;
  LUT4 n1908_s100 (
    .F(n1908_116),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1908_s100.INIT=16'h004F;
  LUT4 n1908_s101 (
    .F(n1908_117),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1908_s101.INIT=16'h00BF;
  LUT4 n1906_s93 (
    .F(n1906_107),
    .I0(n1907_120),
    .I1(ff_next_state[4]),
    .I2(n1909_127),
    .I3(ff_count_valid_19) 
);
defparam n1906_s93.INIT=16'h0700;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s9.INIT=4'h1;
  LUT2 ff_xsel_1_s10 (
    .F(ff_xsel_1_14),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_xsel_1_s10.INIT=4'h4;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT2 n1909_s107 (
    .F(n1909_127),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1909_s107.INIT=4'h8;
  LUT3 n1909_s108 (
    .F(n1909_128),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam n1909_s108.INIT=8'hB0;
  LUT4 n1880_s92 (
    .F(n1880_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1880_s92.INIT=16'hB7CA;
  LUT3 w_address_s_6_s6 (
    .F(w_address_s_6_10),
    .I0(w_address_s_6_11),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_13) 
);
defparam w_address_s_6_s6.INIT=8'h40;
  LUT4 w_address_s_6_s7 (
    .F(w_address_s_6_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6),
    .I3(ff_next_vram4_7_8) 
);
defparam w_address_s_6_s7.INIT=16'h008F;
  LUT3 w_address_s_6_s8 (
    .F(w_address_s_6_12),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram2_7_9),
    .I2(w_sprite_mode2_5) 
);
defparam w_address_s_6_s8.INIT=8'hE4;
  LUT3 w_address_s_6_s9 (
    .F(w_address_s_6_13),
    .I0(n551_29),
    .I1(n1760_5),
    .I2(ff_next_vram2_7_9) 
);
defparam w_address_s_6_s9.INIT=8'h01;
  LUT3 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s3.INIT=8'h10;
  LUT3 n307_s5 (
    .F(n307_8),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n307_s5.INIT=8'h90;
  LUT3 n307_s7 (
    .F(n307_10),
    .I0(ff_state_5_15),
    .I1(n307_21),
    .I2(n307_12) 
);
defparam n307_s7.INIT=8'h40;
  LUT2 n633_s5 (
    .F(n633_8),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n633_s5.INIT=4'h8;
  LUT4 n633_s6 (
    .F(n633_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n633_s6.INIT=16'h4000;
  LUT4 n668_s2 (
    .F(n668_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(n307_10),
    .I3(n633_9) 
);
defparam n668_s2.INIT=16'hBB0F;
  LUT4 n1058_s5 (
    .F(n1058_8),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(n1061_8) 
);
defparam n1058_s5.INIT=16'h0100;
  LUT2 n1058_s6 (
    .F(n1058_9),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]) 
);
defparam n1058_s6.INIT=4'h1;
  LUT2 n1058_s7 (
    .F(n1058_10),
    .I0(ff_nx[4]),
    .I1(n1058_14) 
);
defparam n1058_s7.INIT=4'h4;
  LUT4 n1058_s9 (
    .F(n1058_12),
    .I0(ff_transfer_ready_12),
    .I1(n307_21),
    .I2(ff_state_5_15),
    .I3(n307_12) 
);
defparam n1058_s9.INIT=16'h0E00;
  LUT2 n1058_s10 (
    .F(n1058_13),
    .I0(ff_start),
    .I1(n633_9) 
);
defparam n1058_s10.INIT=4'h1;
  LUT4 n1059_s4 (
    .F(n1059_7),
    .I0(n1058_15),
    .I1(n1058_10),
    .I2(ff_nx[7]),
    .I3(n1066_4) 
);
defparam n1059_s4.INIT=16'h7800;
  LUT4 n1060_s3 (
    .F(n1060_6),
    .I0(ff_nx[5]),
    .I1(n1058_10),
    .I2(ff_nx[6]),
    .I3(n1066_4) 
);
defparam n1060_s3.INIT=16'hB400;
  LUT4 n1061_s5 (
    .F(n1061_8),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n633_9) 
);
defparam n1061_s5.INIT=16'h0001;
  LUT4 n1063_s3 (
    .F(n1063_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1063_s3.INIT=16'hFE01;
  LUT4 n1064_s3 (
    .F(n1064_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n1066_4) 
);
defparam n1064_s3.INIT=16'hE100;
  LUT4 n1065_s4 (
    .F(n1065_7),
    .I0(w_address_s_6_11),
    .I1(w_next_0_5),
    .I2(n1760_5),
    .I3(n1065_10) 
);
defparam n1065_s4.INIT=16'h00BF;
  LUT4 n1065_s5 (
    .F(n1065_8),
    .I0(reg_nx[1]),
    .I1(ff_start),
    .I2(n633_9),
    .I3(n1061_15) 
);
defparam n1065_s5.INIT=16'h004F;
  LUT3 n1066_s4 (
    .F(n1066_7),
    .I0(reg_nx[0]),
    .I1(n1061_15),
    .I2(w_next[0]) 
);
defparam n1066_s4.INIT=8'h10;
  LUT4 n1099_s3 (
    .F(n1099_6),
    .I0(n1058_12),
    .I1(ff_state_5_16),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam n1099_s3.INIT=16'h00EF;
  LUT3 n1220_s2 (
    .F(n1220_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n1220_s2.INIT=8'h01;
  LUT4 n1979_s9 (
    .F(n1979_12),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state_0_13),
    .I3(n1979_17) 
);
defparam n1979_s9.INIT=16'h001F;
  LUT4 n1979_s10 (
    .F(n1979_13),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state[1]),
    .I3(n1979_27) 
);
defparam n1979_s10.INIT=16'hF800;
  LUT4 n1979_s11 (
    .F(n1979_14),
    .I0(ff_next_state[3]),
    .I1(n1979_29),
    .I2(ff_count_valid_21),
    .I3(ff_state[0]) 
);
defparam n1979_s11.INIT=16'h0733;
  LUT4 n1979_s13 (
    .F(n1979_16),
    .I0(n1979_20),
    .I1(n1979_25),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1979_s13.INIT=16'hCAFC;
  LUT4 n1980_s10 (
    .F(n1980_13),
    .I0(ff_state[0]),
    .I1(ff_state_5_15),
    .I2(ff_state_5_16),
    .I3(ff_count_valid_21) 
);
defparam n1980_s10.INIT=16'h8000;
  LUT3 n1980_s11 (
    .F(n1980_14),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(n1979_29) 
);
defparam n1980_s11.INIT=8'hE0;
  LUT2 n1980_s12 (
    .F(n1980_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1980_s12.INIT=4'h6;
  LUT4 n1980_s13 (
    .F(n1980_16),
    .I0(ff_count_valid_19),
    .I1(ff_state_5_12),
    .I2(ff_state[4]),
    .I3(n1980_18) 
);
defparam n1980_s13.INIT=16'h00BF;
  LUT4 n1981_s10 (
    .F(n1981_13),
    .I0(ff_state_5_15),
    .I1(n307_21),
    .I2(n1981_22),
    .I3(n1981_34) 
);
defparam n1981_s10.INIT=16'h004F;
  LUT3 n1981_s14 (
    .F(n1981_17),
    .I0(n1908_115),
    .I1(ff_state[1]),
    .I2(n1981_24) 
);
defparam n1981_s14.INIT=8'h0D;
  LUT4 n1981_s17 (
    .F(n1981_20),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(n1979_29),
    .I3(n1980_13) 
);
defparam n1981_s17.INIT=16'h001F;
  LUT4 n1981_s18 (
    .F(n1981_21),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1981_s18.INIT=16'hF100;
  LUT4 n1982_s9 (
    .F(n1982_12),
    .I0(ff_state_5_12),
    .I1(n1982_18),
    .I2(ff_state[1]),
    .I3(n1907_123) 
);
defparam n1982_s9.INIT=16'h3500;
  LUT4 n1982_s10 (
    .F(n1982_13),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(n1979_27),
    .I3(n1977_18) 
);
defparam n1982_s10.INIT=16'h8F00;
  LUT4 n1982_s11 (
    .F(n1982_14),
    .I0(ff_state[2]),
    .I1(n1978_17),
    .I2(n1979_13),
    .I3(n1978_14) 
);
defparam n1982_s11.INIT=16'hF100;
  LUT4 n1982_s12 (
    .F(n1982_15),
    .I0(n1909_128),
    .I1(n1982_19),
    .I2(n1353_12),
    .I3(n1974_25) 
);
defparam n1982_s12.INIT=16'h0007;
  LUT4 n1982_s13 (
    .F(n1982_16),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state_5_17) 
);
defparam n1982_s13.INIT=16'h2C00;
  LUT4 n1982_s14 (
    .F(n1982_17),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1982_s14.INIT=16'h0E00;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[0]),
    .I1(ff_state[5]) 
);
defparam ff_read_color_s6.INIT=4'h8;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_state[5]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1977_18) 
);
defparam ff_transfer_ready_s6.INIT=16'h4000;
  LUT2 n1974_s9 (
    .F(n1974_15),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_22) 
);
defparam n1974_s9.INIT=4'h8;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT2 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam ff_dx_8_s6.INIT=4'h1;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h4300;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_count_valid_18),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h7D00;
  LUT4 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_read_color_18),
    .I1(ff_source_7_13),
    .I2(ff_reset_n2_1),
    .I3(n1976_17) 
);
defparam ff_next_state_5_s10.INIT=16'h1000;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_nx[4]),
    .I1(n1058_14),
    .I2(n1058_15),
    .I3(ff_state_5_19) 
);
defparam ff_state_5_s10.INIT=16'h4000;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_ny[9]),
    .I1(n1223_4),
    .I2(ff_state_5_20),
    .I3(n1220_5) 
);
defparam ff_state_5_s11.INIT=16'h4000;
  LUT3 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_state_5_s12.INIT=8'h80;
  LUT3 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s13.INIT=8'hCA;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_state_5_17) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n1760_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1905_115) 
);
defparam ff_count_valid_s11.INIT=16'hF400;
  LUT2 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam ff_count_valid_s13.INIT=4'h4;
  LUT2 ff_count_valid_s14 (
    .F(ff_count_valid_19),
    .I0(ff_state[3]),
    .I1(ff_state[0]) 
);
defparam ff_count_valid_s14.INIT=4'h4;
  LUT2 n1907_s104 (
    .F(n1907_120),
    .I0(n1760_5),
    .I1(ff_dx[8]) 
);
defparam n1907_s104.INIT=4'h4;
  LUT2 n1907_s105 (
    .F(n1907_121),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1907_s105.INIT=4'h6;
  LUT3 n1905_s101 (
    .F(n1905_115),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1905_s101.INIT=8'h10;
  LUT3 n1535_s4 (
    .F(n1535_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1535_s4.INIT=8'hCA;
  LUT3 n1534_s4 (
    .F(n1534_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1534_s4.INIT=8'hCA;
  LUT4 n1870_s90 (
    .F(n1870_96),
    .I0(n1870_97),
    .I1(ff_read_byte[0]),
    .I2(n1870_99),
    .I3(n1909_127) 
);
defparam n1870_s90.INIT=16'hC500;
  LUT4 n1870_s91 (
    .F(n1870_97),
    .I0(n1870_108),
    .I1(w_status_color[0]),
    .I2(n1870_101),
    .I3(n1870_102) 
);
defparam n1870_s91.INIT=16'h0305;
  LUT4 n1870_s92 (
    .F(n1870_98),
    .I0(n1909_127),
    .I1(ff_state[2]),
    .I2(n1870_99),
    .I3(ff_state[3]) 
);
defparam n1870_s92.INIT=16'h0C05;
  LUT4 n1869_s89 (
    .F(n1869_95),
    .I0(n1869_96),
    .I1(ff_read_byte[1]),
    .I2(n1870_99),
    .I3(n1909_127) 
);
defparam n1869_s89.INIT=16'hC500;
  LUT4 n1869_s90 (
    .F(n1869_96),
    .I0(n1869_101),
    .I1(w_status_color[1]),
    .I2(n1869_98),
    .I3(n1870_102) 
);
defparam n1869_s90.INIT=16'h0305;
  LUT2 n1868_s88 (
    .F(n1868_94),
    .I0(ff_logical_opration[2]),
    .I1(n1868_98) 
);
defparam n1868_s88.INIT=4'h4;
  LUT3 n1868_s89 (
    .F(n1868_95),
    .I0(n1868_101),
    .I1(w_status_color[2]),
    .I2(n1870_102) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT4 n1868_s90 (
    .F(n1868_96),
    .I0(n1868_95),
    .I1(n1870_97),
    .I2(n551_29),
    .I3(n1868_94) 
);
defparam n1868_s90.INIT=16'h3F3A;
  LUT3 n1868_s91 (
    .F(n1868_97),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_29) 
);
defparam n1868_s91.INIT=8'hD3;
  LUT4 n1867_s88 (
    .F(n1867_94),
    .I0(ff_dx[0]),
    .I1(n1869_96),
    .I2(n551_29),
    .I3(ff_dx[1]) 
);
defparam n1867_s88.INIT=16'h1000;
  LUT2 n1867_s89 (
    .F(n1867_95),
    .I0(n551_29),
    .I1(ff_dx[0]) 
);
defparam n1867_s89.INIT=4'h4;
  LUT3 n1867_s90 (
    .F(n1867_96),
    .I0(n1867_97),
    .I1(n1867_98),
    .I2(n1867_99) 
);
defparam n1867_s90.INIT=8'h01;
  LUT4 n1866_s88 (
    .F(n1866_94),
    .I0(n1870_97),
    .I1(ff_read_byte[4]),
    .I2(w_next_0_4),
    .I3(n1866_96) 
);
defparam n1866_s88.INIT=16'h030A;
  LUT4 n1866_s89 (
    .F(n1866_95),
    .I0(n1866_97),
    .I1(n1866_101),
    .I2(ff_logical_opration[2]),
    .I3(n1866_99) 
);
defparam n1866_s89.INIT=16'hC500;
  LUT4 n1865_s86 (
    .F(n1865_92),
    .I0(n1865_95),
    .I1(n1865_99),
    .I2(ff_logical_opration[2]),
    .I3(n1865_97) 
);
defparam n1865_s86.INIT=16'hC500;
  LUT4 n1865_s87 (
    .F(n1865_93),
    .I0(n1869_96),
    .I1(ff_read_byte[5]),
    .I2(w_next_0_4),
    .I3(n1866_96) 
);
defparam n1865_s87.INIT=16'h030A;
  LUT3 n1865_s88 (
    .F(n1865_94),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1865_s88.INIT=8'hCA;
  LUT3 n1864_s87 (
    .F(n1864_93),
    .I0(n551_29),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1864_s87.INIT=8'h07;
  LUT3 n1864_s88 (
    .F(n1864_94),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1864_s88.INIT=8'hCA;
  LUT4 n1864_s89 (
    .F(n1864_95),
    .I0(n1864_101),
    .I1(n1864_97),
    .I2(ff_source[6]),
    .I3(n1864_98) 
);
defparam n1864_s89.INIT=16'h3500;
  LUT4 n1863_s91 (
    .F(n1863_97),
    .I0(n1864_101),
    .I1(n1863_99),
    .I2(n1863_100),
    .I3(ff_source[7]) 
);
defparam n1863_s91.INIT=16'h0305;
  LUT3 n1863_s92 (
    .F(n1863_98),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1863_s92.INIT=8'hCA;
  LUT4 n1978_s12 (
    .F(n1978_17),
    .I0(ff_state[0]),
    .I1(ff_state_5_15),
    .I2(n1978_21),
    .I3(n307_21) 
);
defparam n1978_s12.INIT=16'h0100;
  LUT4 n1978_s13 (
    .F(n1978_18),
    .I0(n307_21),
    .I1(ff_state_0_13),
    .I2(ff_state_5_16),
    .I3(n1977_18) 
);
defparam n1978_s13.INIT=16'hBF00;
  LUT4 n1978_s14 (
    .F(n1978_19),
    .I0(ff_state[1]),
    .I1(ff_state_5_12),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1978_s14.INIT=16'hCAFC;
  LUT4 n1978_s15 (
    .F(n1978_20),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(n1979_29),
    .I3(n1980_13) 
);
defparam n1978_s15.INIT=16'h001F;
  LUT2 n1977_s13 (
    .F(n1977_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1977_s13.INIT=4'h8;
  LUT4 n1977_s14 (
    .F(n1977_19),
    .I0(ff_state_5_12),
    .I1(ff_state[4]),
    .I2(n1977_22),
    .I3(n1353_8) 
);
defparam n1977_s14.INIT=16'hB838;
  LUT3 n1977_s15 (
    .F(n1977_20),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n1979_29) 
);
defparam n1977_s15.INIT=8'hE0;
  LUT4 n1976_s13 (
    .F(n1976_18),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1976_s13.INIT=16'h3500;
  LUT4 n1975_s10 (
    .F(n1975_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1975_s10.INIT=16'h4000;
  LUT4 n1974_s10 (
    .F(n1974_16),
    .I0(n1974_18),
    .I1(n1974_19),
    .I2(n1974_20),
    .I3(n1974_21) 
);
defparam n1974_s10.INIT=16'h0800;
  LUT4 n1974_s11 (
    .F(n1974_17),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1974_s11.INIT=16'h9009;
  LUT3 n307_s9 (
    .F(n307_12),
    .I0(n1760_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n307_s9.INIT=8'h0B;
  LUT4 n1058_s11 (
    .F(n1058_14),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1058_s11.INIT=16'h0001;
  LUT2 n1058_s12 (
    .F(n1058_15),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]) 
);
defparam n1058_s12.INIT=4'h1;
  LUT3 n1065_s7 (
    .F(n1065_10),
    .I0(n633_9),
    .I1(reg_nx[0]),
    .I2(reg_nx[1]) 
);
defparam n1065_s7.INIT=8'h3E;
  LUT4 n1979_s14 (
    .F(n1979_17),
    .I0(ff_state_5_15),
    .I1(n1978_21),
    .I2(n307_21),
    .I3(n1353_8) 
);
defparam n1979_s14.INIT=16'hEF00;
  LUT3 n1979_s17 (
    .F(n1979_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1979_s17.INIT=8'h90;
  LUT4 n1980_s15 (
    .F(n1980_18),
    .I0(n1978_14),
    .I1(ff_state[0]),
    .I2(n1981_40),
    .I3(n1909_127) 
);
defparam n1980_s15.INIT=16'h30FA;
  LUT4 n1980_s16 (
    .F(n1980_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1980_s16.INIT=16'h7FFE;
  LUT2 n1981_s19 (
    .F(n1981_22),
    .I0(n1220_7),
    .I1(n1981_28) 
);
defparam n1981_s19.INIT=4'h8;
  LUT4 n1981_s21 (
    .F(n1981_24),
    .I0(n1981_26),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1981_s21.INIT=16'h0A0C;
  LUT2 n1982_s15 (
    .F(n1982_18),
    .I0(ff_eq),
    .I1(n1700_3) 
);
defparam n1982_s15.INIT=4'h6;
  LUT2 n1982_s16 (
    .F(n1982_19),
    .I0(ff_state[4]),
    .I1(ff_state[1]) 
);
defparam n1982_s16.INIT=4'h4;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1760_5),
    .I3(w_status_border_position[8]) 
);
defparam ff_next_state_5_s11.INIT=16'h0100;
  LUT2 ff_state_5_s14 (
    .F(ff_state_5_19),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam ff_state_5_s14.INIT=4'h1;
  LUT2 ff_state_5_s15 (
    .F(ff_state_5_20),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam ff_state_5_s15.INIT=4'h1;
  LUT4 n1870_s93 (
    .F(n1870_99),
    .I0(ff_dx[1]),
    .I1(n64_5),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n1870_s93.INIT=16'h004F;
  LUT2 n1870_s95 (
    .F(n1870_101),
    .I0(ff_logical_opration[2]),
    .I1(n1870_104) 
);
defparam n1870_s95.INIT=4'h4;
  LUT4 n1870_s96 (
    .F(n1870_102),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1870_105),
    .I3(n1870_106) 
);
defparam n1870_s96.INIT=16'h1000;
  LUT2 n1869_s92 (
    .F(n1869_98),
    .I0(ff_logical_opration[2]),
    .I1(n1869_99) 
);
defparam n1869_s92.INIT=4'h4;
  LUT4 n1868_s92 (
    .F(n1868_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1868_s92.INIT=16'h7CC4;
  LUT4 n1867_s91 (
    .F(n1867_97),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[3]),
    .I2(n1867_100),
    .I3(ff_source[3]) 
);
defparam n1867_s91.INIT=16'h0B00;
  LUT4 n1867_s92 (
    .F(n1867_98),
    .I0(n1870_103),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[2]),
    .I3(n1867_101) 
);
defparam n1867_s92.INIT=16'h0E00;
  LUT3 n1867_s93 (
    .F(n1867_99),
    .I0(n1867_104),
    .I1(w_status_color[3]),
    .I2(n1870_102) 
);
defparam n1867_s93.INIT=8'hCA;
  LUT3 n1866_s90 (
    .F(n1866_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_29) 
);
defparam n1866_s90.INIT=8'hBC;
  LUT4 n1866_s91 (
    .F(n1866_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1866_s91.INIT=16'h7CC4;
  LUT3 n1866_s93 (
    .F(n1866_99),
    .I0(n1870_102),
    .I1(w_status_color[4]),
    .I2(w_next_0_4) 
);
defparam n1866_s93.INIT=8'h70;
  LUT4 n1865_s89 (
    .F(n1865_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1865_s89.INIT=16'h7CC4;
  LUT3 n1865_s91 (
    .F(n1865_97),
    .I0(n1870_102),
    .I1(w_status_color[5]),
    .I2(w_next_0_4) 
);
defparam n1865_s91.INIT=8'h70;
  LUT4 n1864_s91 (
    .F(n1864_97),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1864_s91.INIT=16'hFC53;
  LUT4 n1864_s92 (
    .F(n1864_98),
    .I0(n1870_102),
    .I1(n1864_99),
    .I2(w_status_color[6]),
    .I3(w_next_0_4) 
);
defparam n1864_s92.INIT=16'h1F00;
  LUT4 n1863_s93 (
    .F(n1863_99),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1863_s93.INIT=16'hFC53;
  LUT3 n1863_s94 (
    .F(n1863_100),
    .I0(n1863_101),
    .I1(n1870_102),
    .I2(w_status_color[7]) 
);
defparam n1863_s94.INIT=8'hE0;
  LUT3 n1978_s16 (
    .F(n1978_21),
    .I0(n1978_22),
    .I1(n1978_23),
    .I2(n1978_24) 
);
defparam n1978_s16.INIT=8'h80;
  LUT4 n1977_s17 (
    .F(n1977_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1977_s17.INIT=16'h3DFE;
  LUT4 n1974_s12 (
    .F(n1974_18),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1974_s12.INIT=16'h9009;
  LUT4 n1974_s13 (
    .F(n1974_19),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1974_s13.INIT=16'h9009;
  LUT2 n1974_s14 (
    .F(n1974_20),
    .I0(w_status_border_position[1]),
    .I1(reg_sx[1]) 
);
defparam n1974_s14.INIT=4'h6;
  LUT4 n1974_s15 (
    .F(n1974_21),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1974_s15.INIT=16'h9009;
  LUT4 n1973_s12 (
    .F(n1973_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1973_s12.INIT=16'h4B00;
  LUT4 n1981_s23 (
    .F(n1981_26),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(n1760_5),
    .I3(ff_state[0]) 
);
defparam n1981_s23.INIT=16'h0A0C;
  LUT2 n1870_s97 (
    .F(n1870_103),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1870_s97.INIT=4'h1;
  LUT4 n1870_s98 (
    .F(n1870_104),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[0]),
    .I2(w_status_color[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1870_s98.INIT=16'h7CC4;
  LUT4 n1870_s99 (
    .F(n1870_105),
    .I0(ff_source[3]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1870_s99.INIT=16'h0100;
  LUT3 n1870_s100 (
    .F(n1870_106),
    .I0(ff_source[2]),
    .I1(ff_source[4]),
    .I2(ff_source[5]) 
);
defparam n1870_s100.INIT=8'h01;
  LUT4 n1869_s93 (
    .F(n1869_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[1]),
    .I2(w_status_color[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n1869_s93.INIT=16'h7CC4;
  LUT3 n1867_s94 (
    .F(n1867_100),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1867_s94.INIT=8'h07;
  LUT3 n1867_s95 (
    .F(n1867_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[1]) 
);
defparam n1867_s95.INIT=8'h7C;
  LUT4 n1864_s93 (
    .F(n1864_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1864_s93.INIT=16'h070C;
  LUT4 n1863_s95 (
    .F(n1863_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1863_s95.INIT=16'h070C;
  LUT4 n1978_s17 (
    .F(n1978_22),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(w_next_dy[9]) 
);
defparam n1978_s17.INIT=16'h0100;
  LUT4 n1978_s18 (
    .F(n1978_23),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_dy[9]),
    .I3(ff_diy) 
);
defparam n1978_s18.INIT=16'h0100;
  LUT4 n1978_s19 (
    .F(n1978_24),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_dy[5]),
    .I3(ff_dy[6]) 
);
defparam n1978_s19.INIT=16'h0001;
  LUT4 n1062_s4 (
    .F(n1062_8),
    .I0(n962_2),
    .I1(ff_nx[4]),
    .I2(n1058_14),
    .I3(n633_9) 
);
defparam n1062_s4.INIT=16'h3CAA;
  LUT3 ff_read_color_s8 (
    .F(ff_read_color_14),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_read_color_18) 
);
defparam ff_read_color_s8.INIT=8'h80;
  LUT4 n1981_s24 (
    .F(n1981_28),
    .I0(ff_ny[9]),
    .I1(ff_state[0]),
    .I2(ff_ny[7]),
    .I3(ff_ny[8]) 
);
defparam n1981_s24.INIT=16'h0001;
  LUT4 n1220_s3 (
    .F(n1220_7),
    .I0(n1223_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1220_s3.INIT=16'h0002;
  LUT4 n1224_s2 (
    .F(n1224_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1224_s2.INIT=16'hFE01;
  LUT3 n1528_s3 (
    .F(n1528_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1528_s3.INIT=8'h20;
  LUT3 n1529_s3 (
    .F(n1529_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1529_s3.INIT=8'h20;
  LUT3 n1530_s3 (
    .F(n1530_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1530_s3.INIT=8'h20;
  LUT3 n1531_s3 (
    .F(n1531_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1531_s3.INIT=8'h20;
  LUT4 n1905_s102 (
    .F(n1905_117),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1909_128) 
);
defparam n1905_s102.INIT=16'hEF00;
  LUT4 n1981_s26 (
    .F(n1981_32),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1981_s26.INIT=16'h0B00;
  LUT3 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_read_color_18),
    .I1(n1976_18),
    .I2(ff_cache_vram_wdata_7_17) 
);
defparam ff_cache_vram_valid_s10.INIT=8'h45;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[4]),
    .I1(n1908_115),
    .I2(ff_state[1]),
    .I3(n1981_24) 
);
defparam ff_cache_flush_start_s10.INIT=16'h0051;
  LUT3 n1981_s27 (
    .F(n1981_34),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n1700_3) 
);
defparam n1981_s27.INIT=8'h82;
  LUT4 ff_source_7_s6 (
    .F(ff_source_7_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[1]) 
);
defparam ff_source_7_s6.INIT=16'h1011;
  LUT3 n1058_s13 (
    .F(n1058_17),
    .I0(ff_nx[7]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n1058_s13.INIT=8'h01;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam ff_transfer_ready_s8.INIT=16'h0400;
  LUT4 n307_s10 (
    .F(n307_14),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n307_s10.INIT=16'h0400;
  LUT4 n1863_s96 (
    .F(n1863_103),
    .I0(w_next_0_4),
    .I1(n551_29),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1863_s96.INIT=16'h0015;
  LUT4 n1979_s20 (
    .F(n1979_25),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1979_s20.INIT=16'h0009;
  LUT3 n1979_s21 (
    .F(n1979_27),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1979_s21.INIT=8'hE0;
  LUT3 n1353_s4 (
    .F(n1353_8),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1353_s4.INIT=8'h01;
  LUT3 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1909_128) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=8'hE0;
  LUT4 ff_source_7_s7 (
    .F(ff_source_7_13),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state_0_13),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s7.INIT=16'hBF00;
  LUT4 n1061_s8 (
    .F(n1061_13),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1058_14),
    .I3(n1066_4) 
);
defparam n1061_s8.INIT=16'h9A00;
  LUT4 n1976_s14 (
    .F(n1976_20),
    .I0(n1909_127),
    .I1(n1760_5),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n1976_s14.INIT=16'h1000;
  LUT4 n307_s11 (
    .F(n307_16),
    .I0(ff_state_5_15),
    .I1(n307_21),
    .I2(n307_12),
    .I3(n307_14) 
);
defparam n307_s11.INIT=16'h00BF;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1061_s9.INIT=16'h0800;
  LUT3 w_next_0_s4 (
    .F(w_next[0]),
    .I0(w_next_0_4),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s4.INIT=8'hBF;
  LUT4 n1353_s5 (
    .F(n1353_10),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n1353_s5.INIT=16'h1000;
  LUT4 n2650_s1 (
    .F(n2650_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2650_s1.INIT=16'h1000;
  LUT4 n2929_s1 (
    .F(n2929_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n2929_s1.INIT=16'h4000;
  LUT4 n2649_s1 (
    .F(n2649_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2649_s1.INIT=16'h4000;
  LUT4 n1479_s1 (
    .F(n1479_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n1479_s1.INIT=16'h4000;
  LUT4 ff_nx_8_s4 (
    .F(ff_nx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_nx_8_s4.INIT=16'hBAAA;
  LUT4 n1979_s22 (
    .F(n1979_29),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1979_s22.INIT=16'h6000;
  LUT4 n1977_s18 (
    .F(n1977_24),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state_5_12),
    .I3(ff_state[2]) 
);
defparam n1977_s18.INIT=16'h6000;
  LUT4 n1981_s28 (
    .F(n1981_36),
    .I0(n1979_17),
    .I1(n1978_14),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1981_s28.INIT=16'h4004;
  LUT3 n1907_s106 (
    .F(n1907_123),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1907_s106.INIT=8'h41;
  LUT4 n1979_s23 (
    .F(n1979_31),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1979_s23.INIT=16'h0900;
  LUT4 n2782_s1 (
    .F(n2782_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2781_4) 
);
defparam n2782_s1.INIT=16'h0100;
  LUT4 n2535_s1 (
    .F(n2535_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2534_4) 
);
defparam n2535_s1.INIT=16'h0100;
  LUT3 ff_count_valid_s15 (
    .F(ff_count_valid_21),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s15.INIT=8'h01;
  LUT4 n2781_s2 (
    .F(n2781_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2781_4) 
);
defparam n2781_s2.INIT=16'h1000;
  LUT4 n2534_s2 (
    .F(n2534_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2534_4) 
);
defparam n2534_s2.INIT=16'h1000;
  LUT4 n1981_s30 (
    .F(n1981_40),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1981_s30.INIT=16'hE000;
  LUT4 ff_cache_vram_wdata_7_s15 (
    .F(ff_cache_vram_wdata_7_22),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1909_127) 
);
defparam ff_cache_vram_wdata_7_s15.INIT=16'h8000;
  LUT4 n1974_s16 (
    .F(n1974_23),
    .I0(ff_state_0_13),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1981_34) 
);
defparam n1974_s16.INIT=16'h8000;
  LUT4 n1977_s19 (
    .F(n1977_26),
    .I0(n1977_24),
    .I1(n1979_12),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1977_s19.INIT=16'h0B00;
  LUT4 n1867_s97 (
    .F(n1867_104),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1867_s97.INIT=16'h0004;
  LUT4 n1864_s94 (
    .F(n1864_101),
    .I0(n1870_102),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1864_s94.INIT=16'h0100;
  LUT4 n1865_s92 (
    .F(n1865_99),
    .I0(n1870_102),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1865_s92.INIT=16'h333E;
  LUT4 n1866_s94 (
    .F(n1866_101),
    .I0(n1870_102),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1866_s94.INIT=16'h333E;
  LUT4 n1868_s94 (
    .F(n1868_101),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1868_s94.INIT=16'hA900;
  LUT4 n1869_s94 (
    .F(n1869_101),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1869_s94.INIT=16'hA900;
  LUT4 n1870_s101 (
    .F(n1870_108),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1870_s101.INIT=16'hA900;
  LUT4 n1972_s3 (
    .F(n1972_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1972_s3.INIT=16'hACAA;
  LUT4 n1971_s3 (
    .F(n1971_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1971_s3.INIT=16'hACAA;
  LUT4 n1970_s3 (
    .F(n1970_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1970_s3.INIT=16'hACAA;
  LUT4 n1969_s3 (
    .F(n1969_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1969_s3.INIT=16'hACAA;
  LUT4 n1968_s3 (
    .F(n1968_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1968_s3.INIT=16'hACAA;
  LUT4 n1967_s3 (
    .F(n1967_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1967_s3.INIT=16'hACAA;
  LUT4 n1966_s3 (
    .F(n1966_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1966_s3.INIT=16'hACAA;
  LUT4 n1965_s5 (
    .F(n1965_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1965_s5.INIT=16'hACAA;
  LUT4 ff_read_color_s10 (
    .F(ff_read_color_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_read_color_s10.INIT=16'h0001;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_17),
    .I0(ff_next_state_5_15),
    .I1(ff_count_valid_16),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s12.INIT=16'h000E;
  LUT3 n1974_s17 (
    .F(n1974_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_count_valid_16) 
);
defparam n1974_s17.INIT=8'h10;
  LUT3 n1981_s31 (
    .F(n1981_42),
    .I0(ff_count_valid_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1981_s31.INIT=8'h01;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(n1909_127),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1908_115) 
);
defparam ff_next_state_0_s9.INIT=16'h0100;
  LUT4 n1911_s93 (
    .F(n1911_98),
    .I0(ff_state[0]),
    .I1(n1909_127),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1911_s93.INIT=16'h0009;
  LUT3 n1353_s6 (
    .F(n1353_12),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n1353_8) 
);
defparam n1353_s6.INIT=8'h10;
  LUT4 n1973_s13 (
    .F(n1973_19),
    .I0(n1973_17),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1973_s13.INIT=16'h000B;
  LUT4 n1980_s17 (
    .F(n1980_21),
    .I0(n1980_19),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1980_s17.INIT=16'h000D;
  LUT4 n1982_s17 (
    .F(n1982_21),
    .I0(n1982_10),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1982_11) 
);
defparam n1982_s17.INIT=16'hFE00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_next_sx[9]),
    .I1(n307_14),
    .I2(n307_10),
    .I3(ff_start) 
);
defparam n306_s3.INIT=16'h00A8;
  LUT4 n1977_s20 (
    .F(n1977_28),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state[0]),
    .I3(ff_count_valid_21) 
);
defparam n1977_s20.INIT=16'h8F00;
  LUT4 n1981_s32 (
    .F(n1981_44),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state[0]),
    .I3(n1979_27) 
);
defparam n1981_s32.INIT=16'h8F00;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n1760_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n1760_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1869_s95 (
    .F(n1869_103),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[1]),
    .I3(n1869_95) 
);
defparam n1869_s95.INIT=16'h008F;
  LUT4 n1870_s102 (
    .F(n1870_110),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[0]),
    .I3(n1870_96) 
);
defparam n1870_s102.INIT=16'h008F;
  LUT4 n1889_s92 (
    .F(n1889_97),
    .I0(n1889_103),
    .I1(n1889_101),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1889_s92.INIT=16'hCCCA;
  LUT4 n1889_s93 (
    .F(n1889_99),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1889_s93.INIT=16'hAAAC;
  LUT4 n1896_s88 (
    .F(n1896_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1896_s88.INIT=16'hAAAC;
  LUT4 n1895_s88 (
    .F(n1895_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1895_s88.INIT=16'hAAAC;
  LUT4 n1894_s88 (
    .F(n1894_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1894_s88.INIT=16'hAAAC;
  LUT4 n1893_s88 (
    .F(n1893_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1893_s88.INIT=16'hAAAC;
  LUT4 n1892_s88 (
    .F(n1892_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1892_s88.INIT=16'hAAAC;
  LUT4 n1891_s88 (
    .F(n1891_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1891_s88.INIT=16'hAAAC;
  LUT4 n1890_s88 (
    .F(n1890_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(ff_state[4]),
    .I3(n1880_97) 
);
defparam n1890_s88.INIT=16'hAAAC;
  LUT4 n1889_s94 (
    .F(n1889_101),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam n1889_s94.INIT=16'hCACC;
  LUT4 n1889_s95 (
    .F(n1889_103),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam n1889_s95.INIT=16'hCACC;
  LUT4 n1065_s8 (
    .F(n1065_12),
    .I0(ff_start),
    .I1(reg_screen_mode[3]),
    .I2(n551_29),
    .I3(n1061_15) 
);
defparam n1065_s8.INIT=16'h2000;
  LUT4 w_address_d_0_s6 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_0_s6.INIT=16'hACAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_1_s6.INIT=16'hACAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_2_s6.INIT=16'hACAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_3_s6.INIT=16'hACAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_4_s6.INIT=16'hACAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_5_s6.INIT=16'hACAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_d_6_s6.INIT=16'hACAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_0_s6.INIT=16'hACAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_1_s6.INIT=16'hACAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_2_s6.INIT=16'hACAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_3_s6.INIT=16'hACAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_4_s6.INIT=16'hACAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_5_s6.INIT=16'hACAA;
  LUT4 w_address_s_6_s11 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_29) 
);
defparam w_address_s_6_s11.INIT=16'hACAA;
  LUT3 w_address_s_16_s3 (
    .F(w_address_s_16_7),
    .I0(w_address_s_6_11),
    .I1(w_address_s_6_12),
    .I2(w_address_s_6_13) 
);
defparam w_address_s_16_s3.INIT=8'h42;
  LUT4 n1394_s6 (
    .F(n1394_12),
    .I0(ff_read_color_14),
    .I1(ff_read_color),
    .I2(ff_read_color_10),
    .I3(ff_start) 
);
defparam n1394_s6.INIT=16'h00F4;
  LUT4 n1536_s4 (
    .F(n1536_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1536_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1537_s4 (
    .F(n1537_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1537_s4.INIT=16'h0C0A;
  LUT4 n1538_s4 (
    .F(n1538_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1538_s4.INIT=16'h0C0A;
  LUT4 n1539_s4 (
    .F(n1539_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1539_s4.INIT=16'h0C0A;
  LUT4 n1540_s4 (
    .F(n1540_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1540_s4.INIT=16'h0C0A;
  LUT4 n1541_s4 (
    .F(n1541_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1541_s4.INIT=16'h0C0A;
  LUT4 n1542_s4 (
    .F(n1542_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1542_s4.INIT=16'h0C0A;
  LUT4 n1543_s4 (
    .F(n1543_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1543_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_17),
    .I1(ff_read_color_18),
    .I2(n1976_18),
    .I3(ff_cache_vram_wdata_7_17) 
);
defparam ff_cache_vram_write_s13.INIT=16'h1011;
  LUT3 ff_next_state_2_s8 (
    .F(ff_next_state_2_13),
    .I0(ff_cache_vram_wdata_7_20),
    .I1(ff_next_state_5_17),
    .I2(ff_next_state_5_14) 
);
defparam ff_next_state_2_s8.INIT=8'h10;
  LUT4 n1218_s2 (
    .F(n1218_6),
    .I0(ff_ny[8]),
    .I1(ff_ny[7]),
    .I2(n1220_7),
    .I3(ff_ny[9]) 
);
defparam n1218_s2.INIT=16'hEF10;
  LUT4 n307_s13 (
    .F(n307_21),
    .I0(n1760_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n307_s13.INIT=16'hB00B;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2535_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2649_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2650_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2781_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2782_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2929_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2929_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2929_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2929_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1479_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1479_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1880_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1881_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1882_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1883_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1884_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1885_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1886_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1887_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1888_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1889_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1890_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1891_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1892_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1893_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1894_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1895_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1896_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1862_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1863_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1864_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1865_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1866_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1867_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1868_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1869_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1870_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1965_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1966_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1967_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1968_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1969_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1970_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1971_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1972_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1905_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1906_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1907_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1908_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1909_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1910_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1911_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1912_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2534_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1058_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1059_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1060_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1061_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1218_3),
    .CLK(clk85m),
    .CE(n1099_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1219_3),
    .CLK(clk85m),
    .CE(n1099_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(n1101_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1274_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1275_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1276_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1277_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1278_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1279_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1280_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1281_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1282_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1283_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1371_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1372_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1373_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1374_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1375_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1376_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1377_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1378_3),
    .CLK(clk85m),
    .CE(n1353_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1439_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1528_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1529_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1530_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1532_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1533_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1534_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1535_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1977_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1978_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1979_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1980_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1981_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1982_21),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1975_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1976_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1973_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1974_10),
    .CLK(clk85m),
    .CE(n1974_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_color_s11 (
    .Q(ff_read_color),
    .D(n1394_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s11.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1536_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1537_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1538_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1539_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1540_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1541_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1542_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1543_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1253_s (
    .SUM(n1253_1),
    .COUT(n1253_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1253_s.ALU_MODE=0;
  ALU n1252_s (
    .SUM(n1252_1),
    .COUT(n1252_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1253_2) 
);
defparam n1252_s.ALU_MODE=0;
  ALU n1251_s (
    .SUM(n1251_1),
    .COUT(n1251_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1252_2) 
);
defparam n1251_s.ALU_MODE=0;
  ALU n1250_s (
    .SUM(n1250_1),
    .COUT(n1250_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1251_2) 
);
defparam n1250_s.ALU_MODE=0;
  ALU n1249_s (
    .SUM(n1249_1),
    .COUT(n1249_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1250_2) 
);
defparam n1249_s.ALU_MODE=0;
  ALU n1248_s (
    .SUM(n1248_1),
    .COUT(n1248_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1249_2) 
);
defparam n1248_s.ALU_MODE=0;
  ALU n1247_s (
    .SUM(n1247_1),
    .COUT(n1247_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1248_2) 
);
defparam n1247_s.ALU_MODE=0;
  ALU n1246_s (
    .SUM(n1246_1),
    .COUT(n1246_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1247_2) 
);
defparam n1246_s.ALU_MODE=0;
  ALU n1245_s (
    .SUM(n1245_1),
    .COUT(n1245_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1246_2) 
);
defparam n1245_s.ALU_MODE=0;
  ALU n1244_s (
    .SUM(n1244_1),
    .COUT(n1244_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1245_2) 
);
defparam n1244_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1334_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n966_s (
    .SUM(n966_2),
    .COUT(n966_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n966_s.ALU_MODE=1;
  ALU n965_s (
    .SUM(n965_2),
    .COUT(n965_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n966_3) 
);
defparam n965_s.ALU_MODE=1;
  ALU n964_s (
    .SUM(n964_2),
    .COUT(n964_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n965_3) 
);
defparam n964_s.ALU_MODE=1;
  ALU n963_s (
    .SUM(n963_2),
    .COUT(n963_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n964_3) 
);
defparam n963_s.ALU_MODE=1;
  ALU n962_s (
    .SUM(n962_2),
    .COUT(n962_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n963_3) 
);
defparam n962_s.ALU_MODE=1;
  ALU n961_s (
    .SUM(n961_2),
    .COUT(n961_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n962_3) 
);
defparam n961_s.ALU_MODE=1;
  ALU n960_s (
    .SUM(n960_2),
    .COUT(n960_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n961_3) 
);
defparam n960_s.ALU_MODE=1;
  ALU n959_s (
    .SUM(n959_2),
    .COUT(n959_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n960_3) 
);
defparam n959_s.ALU_MODE=1;
  ALU n958_s (
    .SUM(n958_2),
    .COUT(n958_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n959_3) 
);
defparam n958_s.ALU_MODE=1;
  ALU n1693_s0 (
    .SUM(n1693_1_SUM),
    .COUT(n1693_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1693_s0.ALU_MODE=3;
  ALU n1694_s0 (
    .SUM(n1694_1_SUM),
    .COUT(n1694_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1693_3) 
);
defparam n1694_s0.ALU_MODE=3;
  ALU n1695_s0 (
    .SUM(n1695_1_SUM),
    .COUT(n1695_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1694_3) 
);
defparam n1695_s0.ALU_MODE=3;
  ALU n1696_s0 (
    .SUM(n1696_1_SUM),
    .COUT(n1696_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1695_3) 
);
defparam n1696_s0.ALU_MODE=3;
  ALU n1697_s0 (
    .SUM(n1697_1_SUM),
    .COUT(n1697_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1696_3) 
);
defparam n1697_s0.ALU_MODE=3;
  ALU n1698_s0 (
    .SUM(n1698_1_SUM),
    .COUT(n1698_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1697_3) 
);
defparam n1698_s0.ALU_MODE=3;
  ALU n1699_s0 (
    .SUM(n1699_1_SUM),
    .COUT(n1699_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1698_3) 
);
defparam n1699_s0.ALU_MODE=3;
  ALU n1700_s0 (
    .SUM(n1700_1_SUM),
    .COUT(n1700_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1699_3) 
);
defparam n1700_s0.ALU_MODE=3;
  MUX2_LUT5 n1518_s5 (
    .O(n1518_9),
    .I0(n1518_6),
    .I1(n1518_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1519_s5 (
    .O(n1519_9),
    .I0(n1519_6),
    .I1(n1519_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1880_s90 (
    .O(n1880_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1881_s87 (
    .O(n1881_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1882_s87 (
    .O(n1882_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1883_s87 (
    .O(n1883_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1884_s87 (
    .O(n1884_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1885_s87 (
    .O(n1885_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1886_s87 (
    .O(n1886_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1887_s87 (
    .O(n1887_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 n1888_s87 (
    .O(n1888_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1880_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_8) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_8) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  n551_29,
  w_pulse1,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n1760_4,
  ff_vram_valid,
  n317_8,
  w_ic_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  w_screen_mode_vram_address,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n355_7,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input n551_29;
input w_pulse1;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n1760_4;
input ff_vram_valid;
input n317_8;
input w_ic_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:0] w_screen_mode_vram_address;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n355_7;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire n354_9;
wire n354_10;
wire n354_11;
wire n355_8;
wire n355_9;
wire n355_10;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n369_9;
wire n370_7;
wire n370_8;
wire n354_12;
wire n355_11;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire ff_vram_wdata_mask_3_11;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n551_29) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n551_29) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n551_29) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n551_29) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n551_29) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n551_29) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n551_29) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n551_29) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n551_29) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n551_29) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n551_29) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n551_29) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n551_29) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n551_29) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(n551_29) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(n551_29) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(n551_29) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(n551_29) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(n551_29) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(n551_29) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(n551_29) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(n551_29) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(n551_29) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(n551_29) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(n551_29) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(n551_29) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(n551_29) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(n551_29) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'hC5;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n355_7) 
);
defparam n355_s2.INIT=8'hC5;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n191_4),
    .I2(n355_7) 
);
defparam n356_s2.INIT=8'hC5;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n192_4),
    .I2(n355_7) 
);
defparam n357_s2.INIT=8'hC5;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n193_4),
    .I2(n355_7) 
);
defparam n358_s2.INIT=8'hC5;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n194_4),
    .I2(n355_7) 
);
defparam n359_s2.INIT=8'hC5;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n195_4),
    .I2(n355_7) 
);
defparam n360_s2.INIT=8'hC5;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n196_4),
    .I2(n355_7) 
);
defparam n361_s2.INIT=8'hC5;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n197_4),
    .I2(n355_7) 
);
defparam n362_s2.INIT=8'hC5;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n198_4),
    .I2(n355_7) 
);
defparam n363_s2.INIT=8'hC5;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n199_4),
    .I2(n355_7) 
);
defparam n364_s2.INIT=8'hC5;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n200_4),
    .I2(n355_7) 
);
defparam n365_s2.INIT=8'hC5;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n201_4),
    .I2(n355_7) 
);
defparam n366_s2.INIT=8'hC5;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n355_7) 
);
defparam n367_s2.INIT=8'hC5;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n355_7) 
);
defparam n368_s2.INIT=8'hC5;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n355_7),
    .I2(n369_7) 
);
defparam n369_s2.INIT=8'h07;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n355_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n355_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n355_7),
    .I2(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_8),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n355_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_29) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(n551_29),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(w_ic_vram_address[0]),
    .I2(n551_29) 
);
defparam n354_s3.INIT=8'h3A;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_10),
    .I1(n354_11),
    .I2(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=8'hC5;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(n1760_4),
    .I1(ff_vram_valid),
    .I2(n317_8),
    .I3(w_ic_vram_valid) 
);
defparam n354_s5.INIT=16'h00BF;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_8),
    .I1(n355_9),
    .I2(n551_29) 
);
defparam n355_s3.INIT=8'hCA;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(n1760_4),
    .I1(n317_8),
    .I2(ff_vram_valid),
    .I3(n355_10) 
);
defparam n355_s4.INIT=16'hBF00;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_8),
    .I2(n551_29) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(n551_29) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(n551_29) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(n551_29) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(n551_29) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(n551_29) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(n551_29) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(n551_29) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(n551_29) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(n551_29) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(n551_29) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(n551_29) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(n551_29) 
);
defparam n368_s3.INIT=8'hCA;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(n127_3),
    .I1(n551_29),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s3.INIT=16'h00BF;
  LUT3 n369_s4 (
    .F(n369_7),
    .I0(n369_8),
    .I1(n369_9),
    .I2(n354_8) 
);
defparam n369_s4.INIT=8'hCA;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n370_8),
    .I2(n551_29) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s6.INIT=8'h07;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(n551_29),
    .I1(w_command_vram_address[16]),
    .I2(n354_12),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'h0FBB;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_29) 
);
defparam n354_s8.INIT=8'hAC;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_11),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n354_8) 
);
defparam n355_s5.INIT=8'h3A;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(n354_9),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n354_8) 
);
defparam n355_s6.INIT=8'h3A;
  LUT2 n355_s7 (
    .F(n355_10),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n355_s7.INIT=4'h1;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n354_8) 
);
defparam n356_s4.INIT=8'h3A;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n354_8) 
);
defparam n357_s4.INIT=8'h3A;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n354_8) 
);
defparam n358_s4.INIT=8'h3A;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n354_8) 
);
defparam n359_s4.INIT=8'h3A;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n354_8) 
);
defparam n360_s4.INIT=8'h3A;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n354_8) 
);
defparam n361_s4.INIT=8'h3A;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n354_8) 
);
defparam n362_s4.INIT=8'h3A;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n354_8) 
);
defparam n363_s4.INIT=8'h3A;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n354_8) 
);
defparam n364_s4.INIT=8'h3A;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n354_8) 
);
defparam n365_s4.INIT=8'h3A;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n354_8) 
);
defparam n366_s4.INIT=8'h3A;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n354_8) 
);
defparam n367_s4.INIT=8'h3A;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_8) 
);
defparam n368_s4.INIT=8'h3A;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(n368_8),
    .I1(w_ic_vram_address[1]),
    .I2(n551_29) 
);
defparam n369_s5.INIT=8'hA3;
  LUT4 n369_s6 (
    .F(n369_9),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n551_29),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s6.INIT=16'h5300;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_8) 
);
defparam n370_s4.INIT=8'hAC;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_8) 
);
defparam n370_s5.INIT=8'hCA;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_29) 
);
defparam n354_s9.INIT=8'hCA;
  LUT3 n355_s8 (
    .F(n355_11),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s8.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(n602_3),
    .I2(w_pre_vram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0008;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n355_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_7) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  LUT4 ff_vram_wdata_mask_3_s6 (
    .F(ff_vram_wdata_mask_3_11),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s6.INIT=16'h00FD;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  n550_4,
  w_palette_valid,
  n550_6,
  n256_15,
  n1760_5,
  w_next_0_6,
  w_screen_mode_3_3,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_sprite_display_color,
  reg_screen_mode,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input n550_4;
input w_palette_valid;
input n550_6;
input n256_15;
input n1760_5;
input w_next_0_6;
input w_screen_mode_3_3;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
input [4:2] reg_screen_mode;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n199_7;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n199_8;
wire n288_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n195_11;
wire n195_13;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n240_6;
wire n288_9;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_4) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_4) 
);
defparam n367_s0.INIT=8'hCA;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_9),
    .I2(n550_4),
    .I3(w_next_0_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_next_0_4),
    .I2(n288_9),
    .I3(n550_4) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_13),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_13),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n550_6),
    .I2(n199_7) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n199_6),
    .I2(n197_8),
    .I3(n199_7) 
);
defparam n197_s2.INIT=16'hF100;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n199_6),
    .I2(n196_8),
    .I3(n199_7) 
);
defparam n196_s2.INIT=16'hF100;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n195_11),
    .I1(n199_6),
    .I2(n199_7) 
);
defparam n195_s4.INIT=8'hE0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_8),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(n199_6),
    .I1(w_next_0_4),
    .I2(n256_15) 
);
defparam n199_s4.INIT=8'hB0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n550_6) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_11),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n550_6) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_11),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT4 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=16'h0001;
  LUT4 n288_s3 (
    .F(n288_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_9),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s3.INIT=16'h1000;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n550_6),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n550_6),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n550_6),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n550_6),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n195_s6 (
    .F(n195_11),
    .I0(n550_6),
    .I1(reg_screen_mode[2]),
    .I2(n1760_5) 
);
defparam n195_s6.INIT=8'h10;
  LUT3 n195_s7 (
    .F(n195_13),
    .I0(reg_screen_mode[2]),
    .I1(n1760_5),
    .I2(n199_7) 
);
defparam n195_s7.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1760_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1760_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(n1760_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n1760_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  LUT4 n288_s4 (
    .F(n288_9),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1760_5),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n288_s4.INIT=16'h0B00;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_7),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13161_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13161_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13161_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13161_DIAREG_G[22]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13161_DIAREG_G[21]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13161_DIAREG_G[20]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13161_DIAREG_G[19]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13161_DIAREG_G[18]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13161_DIAREG_G[17]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13161_DIAREG_G[16]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13161_DIAREG_G[15]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13161_DIAREG_G[14]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13161_DIAREG_G[13]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13161_DIAREG_G[12]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13161_DIAREG_G[11]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13161_DIAREG_G[10]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13161_DIAREG_G[9]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13161_DIAREG_G[8]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13161_DIAREG_G[7]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13161_DIAREG_G[6]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13161_DIAREG_G[5]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13161_DIAREG_G[4]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13161_DIAREG_G[3]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13161_DIAREG_G[2]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13161_DIAREG_G[1]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13161_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13161_DIAREG_G[23]),
    .I2(ff_imem_13161_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n87),
    .I1(ff_address_even[0]),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_REDUCAREG_G_s (
    .Q(ff_imem_13161_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_0_s (
    .Q(ff_imem_13161_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_1_s (
    .Q(ff_imem_13161_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_2_s (
    .Q(ff_imem_13161_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_3_s (
    .Q(ff_imem_13161_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_4_s (
    .Q(ff_imem_13161_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_5_s (
    .Q(ff_imem_13161_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_6_s (
    .Q(ff_imem_13161_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_7_s (
    .Q(ff_imem_13161_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_8_s (
    .Q(ff_imem_13161_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_9_s (
    .Q(ff_imem_13161_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_10_s (
    .Q(ff_imem_13161_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_11_s (
    .Q(ff_imem_13161_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_12_s (
    .Q(ff_imem_13161_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_13_s (
    .Q(ff_imem_13161_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_14_s (
    .Q(ff_imem_13161_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_15_s (
    .Q(ff_imem_13161_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_16_s (
    .Q(ff_imem_13161_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_17_s (
    .Q(ff_imem_13161_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_18_s (
    .Q(ff_imem_13161_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_19_s (
    .Q(ff_imem_13161_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_20_s (
    .Q(ff_imem_13161_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_21_s (
    .Q(ff_imem_13161_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_22_s (
    .Q(ff_imem_13161_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13161_DIAREG_G_23_s (
    .Q(ff_imem_13161_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13161_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13161_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13262_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13161_DIAREG_G[22]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13161_DIAREG_G[21]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13161_DIAREG_G[20]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13161_DIAREG_G[19]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13161_DIAREG_G[18]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13161_DIAREG_G[17]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13161_DIAREG_G[16]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13161_DIAREG_G[15]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13161_DIAREG_G[14]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13161_DIAREG_G[13]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13161_DIAREG_G[12]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13161_DIAREG_G[11]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13161_DIAREG_G[10]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13161_DIAREG_G[9]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13161_DIAREG_G[8]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13161_DIAREG_G[7]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13161_DIAREG_G[6]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13161_DIAREG_G[5]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13161_DIAREG_G[4]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13161_DIAREG_G[3]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13161_DIAREG_G[2]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13161_DIAREG_G[1]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13161_DIAREG_G[0]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13161_DIAREG_G[23]),
    .I2(ff_imem_13262_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13262_REDUCAREG_G_s (
    .Q(ff_imem_13262_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13161_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13161_DIAREG_G(ff_imem_13161_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13161_DIAREG_G(ff_imem_13161_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  n162_8,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  n103_9,
  n62_10,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input n162_8;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output n103_9;
output n62_10;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_30;
wire n160_8;
wire n157_8;
wire n62_9;
wire n22_8;
wire n103_10;
wire ff_h_en_12;
wire n216_9;
wire ff_x_position_r_9_12;
wire n103_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire ff_vs_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_12) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT2 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=4'h8;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_12),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_x_position_r_9_12) 
);
defparam ff_x_position_r_9_s3.INIT=16'hFF40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_12) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8_30) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_30),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_30),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]),
    .I2(n162_8),
    .I3(n103_9) 
);
defparam n103_s4.INIT=16'h4000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n103_10),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h6000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(ff_vs_9),
    .I3(n103_7) 
);
defparam ff_vs_s3.INIT=16'h00BF;
  LUT2 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[7]),
    .I1(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=4'h4;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_30),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n62_10) 
);
defparam n62_s4.INIT=16'h0100;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT2 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam n103_s6.INIT=4'h1;
  LUT3 n103_s7 (
    .F(n103_10),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s7.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT2 n62_s5 (
    .F(n62_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n62_s5.INIT=4'h4;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n103_s8 (
    .F(n103_12),
    .I0(w_v_count[9]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam n103_s8.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_30),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT4 n215_s4 (
    .F(n215_10),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n215_s4.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT4 ff_vs_s5 (
    .F(ff_vs_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam ff_vs_s5.INIT=16'h0400;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n964_35;
wire n961_40;
wire n1061_22;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire n551_29;
wire w_screen_mode_3_3;
wire n550_4;
wire n1760_4;
wire n1760_5;
wire ff_next_vram2_7_9;
wire ff_next_vram4_7_8;
wire n550_6;
wire n256_15;
wire w_sprite_mode2_4;
wire w_sprite_mode2_5;
wire ff_vram_valid;
wire n317_8;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_8;
wire n1177_10;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_d_0_8;
wire w_next_0_4;
wire ff_border_detect_7;
wire w_address_s_6_10;
wire w_address_s_6_11;
wire w_address_s_6_12;
wire w_address_s_6_13;
wire w_next_0_6;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n355_7;
wire ff_vram_wdata_mask_3_9;
wire n240_4;
wire n6_8;
wire n62_8;
wire n103_9;
wire n62_10;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_10(n1177_10),
    .n1177_8(n1177_8),
    .ff_border_detect_7(ff_border_detect_7),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .n127_3(n127_3),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n964_35(n964_35),
    .n961_40(n961_40),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1061_22(n1061_22),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_10(n62_10),
    .n62_8(n62_8),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_address_d_0_8(w_address_d_0_8),
    .w_address_s_6_11(w_address_s_6_11),
    .w_address_s_6_13(w_address_s_6_13),
    .w_address_s_6_10(w_address_s_6_10),
    .w_address_s_6_12(w_address_s_6_12),
    .w_next_0_6(w_next_0_6),
    .reg_display_on(reg_display_on),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_4(n240_4),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_22(n1061_22),
    .reg_color0_opaque(reg_color0_opaque),
    .n964_35(n964_35),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n551_29(n551_29),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n550_4(n550_4),
    .n1760_4(n1760_4),
    .n1760_5(n1760_5),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .ff_next_vram4_7_8(ff_next_vram4_7_8),
    .n550_6(n550_6),
    .n256_15(n256_15),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_22(n1061_22),
    .n551_29(n551_29),
    .n961_40(n961_40),
    .n1760_5(n1760_5),
    .ff_next_vram4_7_8(ff_next_vram4_7_8),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_d_0_8(w_address_d_0_8),
    .w_next_0_4(w_next_0_4),
    .ff_border_detect_7(ff_border_detect_7),
    .w_address_s_6_10(w_address_s_6_10),
    .w_address_s_6_11(w_address_s_6_11),
    .w_address_s_6_12(w_address_s_6_12),
    .w_address_s_6_13(w_address_s_6_13),
    .w_next_0_6(w_next_0_6),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .n551_29(n551_29),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n1760_4(n1760_4),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n355_7(n355_7),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .n550_4(n550_4),
    .w_palette_valid(w_palette_valid),
    .n550_6(n550_6),
    .n256_15(n256_15),
    .n1760_5(n1760_5),
    .w_next_0_6(w_next_0_6),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .n162_8(n162_8),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .n103_9(n103_9),
    .n62_10(n62_10),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
YWBwcWG+bkb/Fb9BhOdHZDibBnDagcDFUX0P71slT2ufN84ssDEi6hDwbZhxIUIvfUP7JFv4dIY2
dgejhIfjkllyNgrLoYKk2qOxGlLsdJfEQ1YeEJf4q+Kjd9MIfhuJidPAa7DIxHmVcl7g3T+Qzpxg
2D/1MsanmCegu8ryPU8IuIhSU78PCKO4sT7yRKdCIWV62x6o8706BsIH24tzgih2vyo4wn01TnO3
3+40+rtbZd8tfREhlsvvCQBhn0E4qpVYZQI6z4WODGu+1mOjMBgZl7DtRo9bEN9Yp8U5hxfNPp4t
W/roID2UK/aegokqopePio39rUiMed9gldKRFw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
F0ic1rjV4IZzfpiLHo9qQ83JfN4ueua5AdtNDmvnhEvIYvdcDXeN6yoDq19ancE1BdoagnydUNJA
4umNLgqoR8Uj/X/K2LnsrLE2VU8s5if/x+tz84a7dHkzN46xo/YhpPU8QpYvmbOiUKiGgzkroKi1
erctmBakTSy9rktI4N08LDm3MRPvPXbD9fBEAFTyQYxdzX7NpaNi0pzLpeh8vBNBWYwpXAs7kokI
avc6Zcqp6oK1qrEB4nrclzUYBWOjK7rtNz5VTPtRwble0G9B/IayxwJDwoazdm3+mQGr5/YXrnpk
szAvR5L3AFS9/K5OlaZBdibKUPFnUuwQBHofiCKVpq9BCPeYD9oqoVQ/iTBxKCwMylPeNsbwNGsV
Au4XP2KWojw9/iWK74ExMwMdsT9typWnXtp1E5k1HpNJz6BdE5CHTQMnnjbKhswKD0FN8wLxRpV1
ZDOvi+5YQ4PZBvf6+0t4ZxtZBNz3GIZTLD2T/IzTGLJe299FAuAKmOloqCu1ku45FZRZcuTZQjuk
001AnyftS1FKYH7clyavpPFg2f2fmkWNRf1M9qT7T5h27wyUs3ihjD31m+lKgz4BT37rIms3aNBT
Sr+8L3Aty2iloc0LYk/me5BSbgPhw8ZU0gNBFGKPBkei9e/rj2JWpGK/E5Bk1rPNNfcx70OwPlZg
nBHXg5YGICzyUFXiHvNoXEvRa7j2XBDJuiSYYdZzDZWQIq5E72NOipqGJzj2TDWgOpIw3W6yHW+E
EgIhCHligkeSSFIS8jFYUVGuXLyy9fhZyFMMGCsVmSE7ACu1LqkP0cYqJVqZGG+fQgm75OwTq+99
tbpydQay5zxzGN3tTRCsl+Z12oNDpfES4wyJJsrinbTf14cn7fbDtqn/cLbD8N2Z2vTWbC2r3fj1
MNREp9boNdL1CZeXvYqfQH0m67YLSnkrG1aJ8D2zMueaau+5B7PmpY5w9/B2Xpm9jpkbUnEUodXL
uibVNgBfL/Cmt3Eh6NnrIeuMbVxumIdP6LqOZKFJePjtTfmXpJuvok8Ap/yw/d7QyCzgTLTavIjE
D2e/N6TruMOyuEorSKiylpADWaFNmKjbYyAj1zEhkSuoywf9sVeyRbWL+YlT8wpSMxCxpDy57hsl
RSZCXItheaR5/4z9F1OB3AObqom6qHXcVlfB6Mgg5WPXLQ5mMtoBSXizKJeNe3fmFug/SDuDYZsd
RbuWf1ToLOKzwQHU43+9aaNgXpQKGPn3hbV7HGToHomUOFXo3P0RP+wnPBRfrlX+sg6YMUNx3LdD
XmYOyiGzpzZ0CpCldhCnCKt7dTIblt108ldAYamS/cpsy+PuczMHxAsRb+rkbNGGRd3qoG4XDKX7
e8GJ/ppwjVgeCmbZQvqYRbCjLIDRmCjvzXGnRzgypCvAbJD+RUCEnqOSvHKXoBkIv2jGN2Djzwep
gGr4+eMFVzevIzZPDg3d00hcUhJtMxnPiwZoIy3x5ny5H6blHPFWHfga0hjMzLR/ppER8TWtO3Hx
aJKkS7Xu1VEFU1o5pOBpIl5tfcLWZryd6QF5dXB9u1Zv3cLPQ4801q/jSgE7782cze5+EwhxoNTe
rf9RBn9LabbZlw3Y+QKCmgUBv6eA3MqGfk48QA6i1uYeMJthIZh/N+aycq4j+4VOQg8mSFrvb/L9
mWiKg3pJDpyUWwTiFARrqOGAacFMGtAqxXWhUo4YLxTNd0wqa+UY55+/57KmvmkoRUIT/OKBisek
o4dMJQLi7DJZN9+lUAoa4e4ZQnliTitr1AVnS2NcYI7qZEqO4wbTWOAC4cnEZ1HPKuI86QSatxLW
2gWaDesuYq5TyPHB5dhnTmxLGcpE4TXJmp4aA+TWWypaf3DYmcD3RPxu42SICJP3ASkuEgX8E1K1
wXrvUggf8b8zPWNYwTV58CkvZtn8XJWPNOKIe4LLuosAkLha4O1M4RTUJylIndCEOouPXs8EtkxV
GNe3/n+uGsTMPBQPw5/h0giY9hhxc1yL8JQ4r3aUEXi/OWrUEwsjr2VNvIFdlqGoCYW+TSnMjvhV
h8eoNgOZl28Ac6qxXQQZA/sJjsFY8OOzU2T/Kt0HjUOYB+wTYqYDnUpsOYuDySAw0JOiXWlinG4a
MraXtaPLDZsOIMONKF0eU4BRKUEAEq/iBznAY4G0uieIL6oSApm1ISrH4ysbJI6zii/oKPv5Aegw
ZL7dPM7WW4MrNk/kiX48biQEHVHtXpgeuuC85PkGtlZEr2sHzxo4VgLrCz8iJ/y4mnSw1DLP3deL
4cIMY/C1418jifIMq/zQq+B6qYwht8fs0EcNuIXwu6CneT9cI9ZDn5DpFc6YUaxqn0xEjiamCKuM
8SoZV8+K+LE63WvB0FpgWtmmucwPEI6630Jl/CRPgs6jbWKzJyNogkAxuYUqiUDa8aVB6uTxPaxx
9TKovIf8eRUXg1im+mUsEIyb4ve0IWoH9uW+s++/DwnUuFZWTx+zz0Ln9fMvwRdJik5fbU4xEiRf
WJ8qiv9hXmrKcytyL96bDJeqKYe8sqmiAj1CNU4++Nmu7BG8BlZQ/u56YMN8ucK4aKSQLfu96cC5
yeD13JByqZ3g81Ab4ZbeyQG6loLpLjjZMvHazZAQvodaO+5SzhwnWkQVKq3yZKi1RyWjueDUEExy
5jpU1hhx71zwzT9TufjDK6W89oqsx7Fytm1fBAaGFj8+A81Lio9nABcpyvd9nLnsyYqvzyGIrr9j
11lLuQ9hZl3kpEgBf6f/AV3D8+0W6vy6qlfGQ43aC5E3j2yH3WmFE6au9xyzbIhjYuaHWgfYl6aP
2+DnmguXma8uEe2XGMC8EIi8JsTscrS4zpGD/1AAAhW4OtA3VUEZpgu9PfHBEHz6Zroxro2u6Ubh
Kf3czBl0XiGDTuW9xXKx8dRrNPWDmpm2PKzn+bFfsHCS0BicU0Nd29bS1P+LqmQYFC0oSokDUpg7
BHd61iXENGzLAKqu/oior5WL8l896wKrmpHceKJzILS/jgV9TqPsgInMiWygLnknNHe9+HEtjZW1
1uahd0A/OVLgLGT/jDQbFQhWRWVz4K+/3z6VYkR5uamsUmAxnYZD3veMDcmCcUt9WgxPHAbAHIht
8qRnwDprqTqAUhEzRr5rMRCMWU6MIepyOQjY2P7/WtRnXr8eJ69ynXZ6K61icJaaaq4icd25FxHY
p5RClZv0YUxNB6+lS/dCZ+9dTYkYYw8/CjNY9xJQV8M8gSK/pJ36nD71UCNNQJd3MiDxmg12jk2Y
wDAnCqHHBJNS5DJ/sbPnPbaSHMEszwpq0sD7Mr/dZR3bdCx/bKim2lQY8cPRYEU5lnTKCuiTQ6lq
OAR6y9Yeuta0LBKwJuMXjYgs0BGN+4CSskOPyvHRFyvpmkglc0kOEFZ+fmzdDN9hmWkFiLnbwEDM
//jyXhdjeJesvh0AHMR1QF0rB9mcrLd1EfIBV8flSThp6Z3owpgCRPwoihZUgTP1EtA7wp1uKqxP
60tqkaSJLuQtKEpUsQGurInifka63M1CUZr5WLLy3WQj19ICuKwPPY7Mob1u7JafNX+Tnlp83Dp6
sL1287GZdEtRCdz4FcPiQfzPZGL6PBtIAlMWQS8AOf1U3uT+ac+EGArkzjYnbER1+OT3oHFqKyEj
zs/sVmVcPVxuvZFeca/aLxq+e5XpE2tPOSKufNDIILaGw6uFiezej6MhApaTe4E5ro0gwg80v0S4
ChhAfdtKsFyER/RHIJlO5vhtw4Z1+oep9ZuNhoqI7d8pM4L2P8sHBRtobW7I87GS3RYdKav62Zd8
9FnTPkG1qf1aiYwm6rEjHo8PtenKKbf/SF7IIT2G9hnH06tAvGq/OXYYwPthKspPBeQ9atHS+qTo
bjxEPMpcLU+oqlK/0boaU2T1+MAk6IwStRSzjhsBtHluBHVmsvT573iegh3RbqTZnWuDKQsNiBBv
qCVwnKVgG5UeUUWWQEYdJvDfm2pwEc/9snt14kCYSl/wY3aXQPwvVvjtzr97Fiexd9C5z4vGXz34
iHVjMohYJu+3b0VN+bD+gTX6ayCrZEdba/tUDTVkcfEqDfuh0LCYsRNQHgpfPn4hPhoL9EQpd/Sw
RUJEpsfaPLoSVdn8HZCL7ASml8a5OArqWY/fLRA5ELreyXnx1/iQKEkduLloa0A+Tc0x/68ZDNVT
2AfvPIctQeNTPVsbj922QwTo+qdstz5Wb5P/95CTymOtQHwPlPsjPghmWJR53wGGMwkOrIv4chmQ
QpoeHF5mUGjhBExn+nx2OFG152hdJ5meiiGil2WLQ61ElAQFA3RXDXQM8YzqrokBK3ZRWJmCuLvh
xWDeOuOt58enaAfAcIVpcZI9S/t4O2yqnQu9wK/RHo3ets+iugIBh/MBrbCR1kTQGkjotkmE3jy8
zz7r2zECg4FCH++i9t6ac91eM9/aTDXoKPUMWXBMW6IBJhYkWyooLVqfV2RcPhJcKZOKnHBWT84v
MWfFGvfyy/TMJpOOaT7Jo+zR1+h6Yg8VVKtIjLnbgcj5MY8hzZND/9qDDZIOgXPAW7wKO0NXWVpn
GHrc/kL4sCsG7wUvvf/dCwAXmoEa/yUJmUFChdZ2v01H2qLEN0hVUw3zTwPM7n9Lm3sU/l4s11zK
YWmUnLvVOcbKY/Wj2NcegdrLuzLoOZvAYtJJX0JPHSp9oSAl1WXvt/nRA0FjPc1H3WGJ1b6pEY9R
ss//wKSyVO45FAVT5wb3lncZa4m+/CNDBBryuNTyo2RGDYjmn1fqmkonr6SO8Pr+ndVWkowJ765S
EEpFCams1m4eLyGzfIGM8PzgPNOl6YmT4sZjTfnHYHdDAmF8H0C6Y8Z44A2ydYVI3qD4b1qNI8Fu
dj4fJdulmVjoJtTIRZRLbYY9oGUndWruvSLsYMz+OArl8IaGhQtKhPnMWhZZlBu/gdOmrf913LLG
fwcjXHeLSL2Kk/4wFPk5+RFaZTBhSHs78znZjImfNNQO5X3f8Q/VNjIjDdTXnHHZIYs1l762nFM4
aeVweaHXW7EwHA9puboZT8yHMdF1xyOpp0mQYIUnFKOzTuMRhtcuyy6MFKV/0egYgWQ6NJ3Ox5a8
RFfbx0Z3XpSgI+B1V5sfauHoWWP7EAxwmF99kesysonDb7XeN+RN+9Vus8ZJLi/x1bj5+Kn3oics
VWZD7Mt5YGe6AN3gdETwaeAtgMiliUlcWH6TgI6DnQcojQgKG85R9E3RusE4ZKEVwpxueMijXME1
lEfL7fHiuMK2xAY/Ev0N6yzGiOL5k/Rmdl2mLA4OHmtPfXMYs+gaP8tYF62SXImRp2jd85YFrO0d
bROlHpzOfR+zxuLH7CSjV7QCJB8sWrGqT2a0frZfYwLCpZaB7lDTVPcjF2Q/JeX3muBmACVdINdi
4NST1ZD25KQcjmV4ZCW+midisqQEJuZNEsp3GRw1nsjHvFrNuOmYRPAJ0nG5STcJDIGSj90uKLsC
ewHcES5vMTmzHJQ5R5riW73TxumxECcPThhalSRfaEBDXLHhpVWQzx/3c9bG+g9PyvYeM0MLyuRg
H375Q9hK5Pe1QMaVsxQ32h/8lYQt2miVO77NMhs6UV5sCIy2zEQXxtDU3lBOgiLCuPmewqhNmoN7
Hk8KUOCrPtg1JN6I0okwZDqTv1l1M5ZAQs/5fEaz+VnNjVQU0QvKMJsyLosCFOR4tx/tL3K2KwKe
IhwHsP1Ey9r8iafQeqNMv3w5jbOlQfvJ4vawISafAO5RxNWr52VZHgnlEpWdOtoNXlttL7A/0uT1
SCkRox8X33Glw9NqBkO9c55Z66XTdm1kRKzD2g9nDITZC8+CdmUCc5g0VHzs0k9GLoY8yrU+YE63
h7C49sZZtxCNNi4c7vNR3We/vzhJvMP8IMO5D5y04h17MyL6ZwNPDOSKKJatuvSPJsN2yGO26cfE
3IJECXaSXg9pyxBZXkjH0oRLoN6fsHHY4774+F5BgmnI222ogaEdOtHyFyGrbz+dzHrPMbV5K/IH
2AVflOmv15DA+OI7y4gyFrTKx/DgHBPm4fAI+1xdVrHx/qekrh5WuagTcLaEqo31fWavRi/5vRL3
l2/jynuLwYbZpkgCqd4MMBoMhOkGDjwKNz9AnLH5uHi7dfeDoejUQ8HFR3iEa+jow1ObT5YVqWWw
aiub/fDx8a6By7sv+9Ga3aXhewJ0m+F5fZ9wlSjiGmhUGj+NN8E9a/wnLjTonjf2C56R0m2bBXwh
ENjxjs6kHkX9+3A48zrbCV+fynREMQn0zk5kui5nzwRn1GXwluxvutuHAHv4WsoB0NSTJXYclJGG
kOMZ2MM3ePXd8xqC2IIqCTs6Od3xgB8cSPi8blPhJHUiIWCrCQjF90CSfGwW5Mj0Q+50KWdSsv3V
HvO9J913WoLEC2hk6I7khywm+DAGN9JyeAEdfxur7T0J/fQZwRtk0NV20WE9UQrV4sl1USnRqM7Y
myuNV8rUqUUEjaURrzd9cg4kreK71g2NTMs3q6kedf04otIw3SrvROnHodAFOksQfxNPaLDTkGtu
2AphahSntzx8KAt0uQ0HP6MiaVcpU3qkX8JeD9VTycllBLp/YqwsjRnSAmv8UVf0m4+C4I+31Lfv
AMU3wcFivT0e3GcHj3Us0BeTraHStPET/FAeXUqJVrLGHc9G8alZ7k2Ys8oinuWzN98CC5s68HVc
XQkOABu5MhPXIXTlSKwKt179NTjrAQX3glNu/G1Ovq66c2sAppz+JwIF+86OMnnMbP6tVJWZjw9u
JYSI4Dpm0ZbYhOgkyQZvpOfu1u+D6/hegWMgahKOQmFxvLmJhzftCLfHrEnARcDE3iWdW1ZdQ+sN
1I0Rdb9TSKg7BOISBZ6WL5TUDOIOHNsPs7FZg4jDX/A1ID0UPSGI3WNNOCHlJF0y3fERNAkBB1e/
+hd6864NxjrO0lA83v3KvJmzaapIl+JLBdQ3CAqVQxYzry6YC6OWYJyxklFfEY1ZJSPJk7ijJZvg
ar0Y4XP+w8WQ9YqG+EGnl9ibRlNxqVaks3f3Si8THPMbtdY3fdkH/v65VNyWY2XVWVErV9XxBxeR
RuBJ770k/UtQakzK9drWv6PyP4jjrv7JDkOpYMeSzcpQW8H1312DZ+OvDcR4X95kDmCxPJGygsfH
u1/LqmhRA3MbwffVM6hh0KPj7DXBsw0tkmercJ+2hAPMRVqWkGgmPkvvE7YvQY9lOnPCaPXU0Iic
CNxx59pId4iPa+7lwYoRMbBrISZYOSe9/zGJayYzY/ygM0rl/LLuE95oSYTxOykuyq012NJT+wSR
WF7LF+CGNP3i/6lBDYk9xc9e3loh9AJp0T8vPZdYr/ZgXFzE/u2YQH3fhAotOlVyE+whDzwBC0z4
1e0yTwQIWj76nqxiFKGCsV6ThiMvdONnTCwCvdTOi47jlGJrHf82MPsJ/LeQWvsE+2T1Po5u0ORN
7xzbT20Lzyx+IdUbDylKDhpENCqrNXdFvrq/WYJg1WWlaZzW9t+Ka4Dsu5PIJLw4KYZp7526UrD4
aJqChbDopMSSSDXhoosudCPy/Z6EFZyaecTu31MzTLI2nvqDAYmU64ikOsA1NE++e7J4MDdTOsfX
yH2/uiW0kN8I94BOOQm5Ll4w4zik8GOxLkzFvXlFacoZ1W9P1JVed+bdcIShZrQslQeEfkODhTMD
8fjXa7DwMBKzpdILn0k3I8cIrhfaX7wtDDDAYrU+AB2iq6qUPadVlQdkP3wImZDpuW54ASqGyoWS
RUVvPjlBtm9oqUt4mRboxn6J8sGrgeuvqfydyxOf/SlB+lmOQgkHjRRUOStnlFwViPi8paTPLylX
+irlkLk9Qr3VFft9rG7BzgxHN/maZohwV6CHuRwhhu399Nc+UVb8vRbLtycxImDqE4cMWPK56Iq0
ZHL0qajCQweMOuLEPkd9XCl+WLOVtcksXlVANC+3iKhXDL02HIMhm6tBqHXZ/YHbbGym+IcExuAV
njULEtCvj+4ZvmmETDuBwXghWi6otGFYYIVyUKFDPaxiaxD6YTiyhEukICyqpeBQhMr31raMT6vV
SxZxDxzNd2RuGl9YjxsNKbaO233aG6sHFN0aTiJP5HQibibfhbIdW8GgwXrqRl3gDk8vRwi7kF6x
vYxp9Wn7svp+uoHvsQmrElL4gI7LDUi8waaqrmHJs1Fos8rAoi1SD2842VcwUoBFGsxd0x2EDQDy
K9IX+6YC3ZSIDwR08zSPboZhCPLwwj3vnfFvXTrDCatArnVdVOrl7sb1ibVNx6bthdQcBhgHQFvC
IZpBNODY75jUh/7xZT7rpAInCDy69RKSKQsCRlH3JCsbg6JWcZIYUdeOwuXANLR9KWU6d1bBIA84
q/X0moQJaCdO0VbGKq8VYXXmuiiXXFl8dIOypxBi3w47EyBRTBMPyuNLrmWGEobrJ7qsWTKuX7rw
82Fan3sETuyoQfIRcjsAAN0OgnfkOhvx/1vtb+SeTT7PVQPSPkiiyeq6ksCbh2YXnAz8wM3XZLEb
nPJy2zWjLj2Ap9McInmWy44ac12lnSX91QKEc0UbVKy/BS7FY8S+6KI6oofw3VSKW3TkHCa8ri4L
YJG2iRd3ZrjOW1BQXhnl2fkYWrva2+mfI1lzG/kYjrlIfFzS65/+7G1jzQXm+wmuT92KkCRPrHKm
gmW3o9/PwP6uZVbRBmKap4xBEe27HDSduzE+A0U5FFZBi/nbsR7N/jtQUB/DMsvNVrZoeHZgUra1
ijZ7gtkUEBKSBR63wwathWZg/RXIbLn1Mxg32ZBY9d35WYwYB2dfRzk/h+sk1dxnGTZq52rGsdz9
jbuwohGZqDdTM4gBm5c3E0vYZPQIeG0LUqR8Co9B4sT3npHjaTimAxlgdCQ4l83xXFIrgXXg8PMk
vvc9QyIu3J+mIjcNmJ5SMQMjaypZIKYA5KCJ1VUvHSZKfSVumDxOLhWQCKCaHP4fcAoE8UQ4uksN
WJ8zU837N9+6iVBQQ6lC9uIS8y9Vz654Et4nPAWJRyiFbVWofzrvbqDVQzkIiyjIdILYbiZ5yrOG
XJbWz4mpW165l3gbueUBQ9e1UR05tEY0Nx7rl/sJtfw3MpaNvrYDdW07VxrqwND51WvIuUVR9np/
C8HHZrpApecj+QdLc9FbJXElToJtKqIb6KVrkY9Okl/Jqjl4ogpSzA6IXARetCUjP6sONtjn5A+X
H+28x0+7wvRAAEej2s95cL0RCAYGhfoep8k/uTAVp2NmyVxAmoS4PlB5IqPR8qCj0h2MgbAUPxbM
VoMBYUVF+rPrHNDlyZXR7G9EYJIPk4yi2eEUZlH4mSJV4xozZmDr896bSO07XS27LGnuYo/rbPX7
HxR/yurbazihkO9iq9T3u0tRRcm7mMlOHWMug68dHenHmT9HdNMA6tKdEwd3mOpIb0Djjtto/VxI
E58kJE7Kvc5Xeat/gIuvyWM39dXDTVJ/rHwS71FeyNhDXVgJNljux/l8yYnQ4F65HKbU9Y6lgaW/
udJxX5WSJsJIP219aAKeBmvxKnTcdy+0HkFyq1icEA3MqzIjO/yOQ3Ai2a+BJbrVwauzwIz2KONe
G5DLXI9kwYFQpyeBgLYLOtWmxvU7zoh2NjvEfuk2yftDvnxTprKi4JXfwy/ekeXSGl7qB887PM8a
ArvaV/PBzXIhxpTGQHuVHJIXoYUeZXnze+A7+dzuETaYLdlYM60lZOSepXCX41bfTELiFpspGm1R
5E1qATJf9Yk9kX8Z8+rZpFx/rFfLKsE6K3T+x1QwgzDjG+2CSCY+zk6ixf9DC//BX3CklsU8Gpg/
rwMni8qeHfZsWSmbnQala9Cp22fq0VT5uiVPsWjlpIEIyudqNGpSmrVOi1pyao6y4RXNI4r+Wd5y
ORnaYfgc/tLURhV0gcWNe/WLvFaU2q5vWinGKDCMvur+471Xu6ZgrJ+Rd8y/g0rx4fGkYDuUUlqL
SybAOrKe9GwZjDVBY1odxBFBPjtXNeUIWAv9WzhkqNcRJ3LF5ufhcyIwM76DuNvUHm1F2+2oOLmO
FNQJ5GaWaVtJnettjfbTFyVzBYlrfKfofmJ+WWg+5mQkcYgoojpcUCFlkOUWBccdIZ+mnzi+2hW+
NKq6pDo3o3UOMP4Qjyttv+jEx82/NnW9gWwmAgVKQS0uso0tENzTinDGVUl+5pCacUmGVurP+XES
6OSJfxDh4nRFb32ne0DEaYnKyOilr42R+A1xOXHnXRVtjLTQcheySjmK4BITdUYNkOI2KibXaDaH
EX/yIsAZJIGmdwCH0K0/xlv7xGBEGQY/4e9iGVjKQ3tFVla9rniamZlOsaibOYj3vsoa5UhICawA
jFrWRd1EgEg8b6FmHDAHyf/9ltqvXAOom3G4+8+ocbNTOSte91t765B6hLivn7we1Ug1TNLBlYAp
8FdW6+5YsjzQD1TBGMVMbqvLVAX8ZaELIDv3kYBuo7dmizSx+87KPUOGRpIjU+hK6yo8T7Y1LBXB
yC7qRspPIxn8OgskL8ELkdKcjXsj8T/vwogTOqdzCPPXxCI2AifCUlxjRD6eL8smYsgnPzUVOQtm
1ivnxmiw98PG9I7Z2DW+jmsYCYyrzY/jvkVlHbEW8V5tDrwf9QU9T7d+HYtUt96f2FCfs4Uu1Rmh
Dw8ctK2jj13egVa5I73TtL+MUze1Jr7Ij5vH2NbtuKeJrufwI8tWF/p6H9IYAavM5vD7uAWuZyOk
NzVdQpsTInBERtuu5uPSA8ao+aWxrto6c7uCcuGkaN/R6f5wTNLgVE/4y4p8zOQwsjrndGeb/RVL
lPw3jqzHwwzQjnv47er2xCD1e25nwf42+ZEa6X6mBIHZFcf1mQ1SyfviKJqYM8Z8tglNh7AzuI1d
doBaPGTyNwOlkcT5bhzjzwOuYSuDwPXbN/TgMMH4isl3qDzwgp9+E5OL/TQn7ZirbhZvmTRY2TpS
kXKA7qIhkpHEUDHNZktaE41SMwOEW9ERuQ5fq642DVRLoWL9XSSQAdc0MDwnXPNkDuQVbngDxdIF
gzUguLrS0RufuOW2U8nlrsp/qdvhNyT4FyqBfG0c1MhyUCU+1iJBAQC7pfBTDnQ7w+2/W2H9LsGS
WpSEUb+ldzthWkNU3P73E8VkpM2kCGu5HEpZ4rkvSZBJQnfP2SvrEr8V4wyh2IqzqdMdcoCBtEwS
8S040nowm7844evqMdNvO72lbo7BdhBd/wuJkbBua62ptqFKiSToumE61JgJTPgu3qeEp8FZmZsG
TBwps9WdRmHYV/vTaRZey3uobUp8fL2MSfj1HRYYZQEcxMccE33sA6rOwOX/9TPORXwPlIhEVh44
rbos/2qdTFZw9Uu+PaTewrcZ249pBvlvcJBHIA9p+aCBSvUaFSWo9aEnLeKABoYDnK2dL5+8PX67
9cCuEXFp8cW7Nj5x9YawdVsWyXgMDqqFZ91vI+ErHS+shsXNF+sjVNxxa0pO1q1X7Az+lM7op1UN
S9UyUvXAwovLGX8uycP2HEdVmNSJWscLWZMKXRDqn0Z+utwR2z//uZqgdj2uumCVQunivXH/dApm
Cgi2WVSrI4X91lrOT1AYi5Cdl2bcHfe8zWXaOwVlCVkDztjlkvGlg1rSBAcAYW0/805MbpSI5DCA
tIwlNHfV1GOOf6t+eiVGqa/4Y/c5vQj0/EFHCUMwINbsN+Ix5c0rwpr1byMhpTzuTwkXYamBQ3Fy
BAle2s+x8LSPDKPOkFWl0oaQbC9ZwsIEWHOC4+cpqrtDweWkq7JqNH0eoq7r6CH5q3Wunx06Kc1i
CgU+hboy5irXVc6gyreitFHi+Xzo5fYPb9eCfpNoclmn9hUYYGA+poaXjsSMNzhIRKvkNaV79dIF
PJyXITdDyDX2GzngChCaaPG0ZJH20H1XjRaTULvLoSv5okaLUD3AYRUhHhnH/D9mI9To7LBPnPBR
Vn3zokDOy1DjP3Pw+407MFaRExswhjqDAItM5mclCR8b56j9CzMbI1EaPJg/+0EdXjoddSLW9wbU
ZHJOouEKszAG89bC0mz0WiCfBGqrNEQbzGHPajaRoYTJJey7FZbTE5dTa2C0oUlAaRGVz+rNopJ8
Gw9TV43Mi3pQ4FHSEhqq4ojwT3r5mKpcB9m24+BW8GBREL2Pt7MiLhD7YaBurAFIWEpHPYJvm/aB
02YRn4mxQYXRPTsbaOYqkhdcGZRu97I3lK2mvrqncvQdn3EWzO0edG7Eszzv1p5epHPQBdhlCar2
tSEo4gDWCJ7zoo1c0CqV+E9smpB7WBmq/P5Gg4Yo6spIuB3V94yTD0zyYDMNPAEW2OLbkYWVOA2t
U8PFdbOpK1PDI27jysHQWfTIuT14YywltAIQ+YzOoOWH/BTyE7OBqrabJCDm7Rr9aEDW6BsP9MaQ
Sl0ah/yzwC8z13JcHtaimNvcyc7bYUqU/gF826VVYwgMEoEVOe3IGncQneXnte9FiQtWES8S6bk8
HIlWObRX45Zh+EH59/6Y+WwQlqnMKOnY9mKRHn4fbILD0uKIxg2vQYU05kdGPol/xfKzCCwUP4k9
KkpMy6VrUfFSm1zAopR7dLs1a1rb+R0aesxZk4MaAfom/dAe6UgHuUUgyaPi7gdnw34Svl1Qx56C
YZ60m7udIyRhw/G96B/krOx+Pj1lmaqoqTmHynyV65GRbcnjnvmN07dlJJmxYw5vYnjye5UXQSfZ
5pL+cl3CApObxzOHH+Bc0/KSWlXFKBX9zNhm2DFSdKbXbSfiaPKFm99GjGAC41jnhyIN8irmsdjA
bGp7+DYKsp7Zgpcw++lTT15wCoBq92eGhcc/E2VxLmJqKPpHPkorAGdNmHHgBxEGII2zCekwK7xb
Au5Nzbr2KlMImBwPl7Zxl+MtDabR1UUocg4rt+zTSxaLuGdRgtjv2ZanXcKKngdU1GkWgcXd21Xk
IYYniYxn7ZUpNa/5Pqpf82VSCgLF8ViBwXR2Sgl4iH/H1KPDPZJKaWyWMA7YxTkevkyy0ld6act5
fv1YuTMJIrUK6R0TekcwPtLOKqqTczG86Fw+nBiuDfZN9jWjBOqyg/jZN3dyns3cdMOw+OJm3QNE
baplza8W6VQvzMycssXJ2CjLAzS6jyTOB/fJzEaBCbAX1h+pz3H6HoZBwDb0prO4C8NJ64b3hL9f
d5hMv7TtbI6B26L+z7XHU93d4Y5m7XCgVWuWYNDNc+NU6ej5SblYsrHNBuBqb50syjv8KoFk/dZg
LwPY1XgHHnMR9RgwKirvMARtJz0AYn/vhSaxN9OwhI3mpJUDourvlaxo29z3H1ttqlCeo2MSdTJA
qhTqo0ClLUS2c760Ow3cDYQlZ4AlH254GCXhas7SPoNHQxnppEdAyra+WgKcvaruFnDPA8gqD3VG
cEhGnAkSU78+IkZIj4UB+yVlr8z+YvMVFlLbCZownEm+eFzyJ3BYSveSC6Tsv8oK4QW06QgJvTQ4
YYnDbP012WiJJWq2inNba0G5IAuAZIPLkF8mNIPgxqgU80FLuWraxbplj04vUpkcfUterN2h9zat
dTZ2ul0SWINrn6ojC7B8w6pjDQ7X/9ahrk7azuq37CHPVv2Ibv3vhLKBZBwQ+1tR6SqHcXDL5L/A
VPqtm+yZG1ayUtHdZoq5yjJgTt53OA6iuCgH2ByeOTFwkowTwRyqe+SJPv6hYFixd7EMLVa7BmKQ
mzBIad5xWAd+E/hUza+oXxRwdp/WIQaA+jYlDyUhQqlK/8K0EykJ91Sv6cswXfKiqItc54ZdPYsQ
XxsuV20GPBVj7bjx6VFA4sbVfgpsidrkORaRrujb5FaowSwnsWlKwHMzfA5LGp+vTgZsCarcF/eh
qucSNlT+ifnGk0XyOFBbTDMLZP5Gs1LTWQlAp9d6MB0iR1vonmbCKIhwokLHzzOvqVpuN9oXeG4d
sDKIDVVhkINHo7RyRBxupe+zCPOj3P00+a+4eWEj8c+n3BzhWG1/lZwrNxcmJSAm+fqawUoqSxp7
OffpcpKVDejKH9ImY72jc9x7UAOq5bm2n1SpLfc/RcIGSZTSpoS/ocyn/w19BEkS1STeXsdAY8wt
4etroH3Uv3r6gA5qSqoNibQdpAsrFGf5aFTMYjjZAkaIAOjDNvietGnew+AG/L8J7KIAQ4V+IDE2
Sgd7xY+ZqoJQAzOj4DX5yqhsME3UU/WlPO8DcJRHoJEhA1XcXkJQy2TWnLMqx8oDUxTRA3G43NwO
2EqhZJDYE/ryBSQpj1AXz3KNbVIYjPCMRdUrrZ29NOJbLTvwaZ0QKUaWsch+RULzNE/5UytcQtke
wt9V8anry/Byf9ogfNc/LY3VRy1fHSMnL539blOd6z/feJOaZcqG6zglryIrq3zQWZh4pb7dkALZ
MdAmM1dxoOUYZa95wmPIE5WHoNvtRCmNmuAOXkoz5ebt+45JE14YHBXvm+NhpfzCcfHuu+qaDBsC
G5o+MTsAKoXenhvs9Kz/qN+lM/ef64mB1u9uL/kjE58Ml4OzrpVvYO2grOoOZbuxXGjpNHWw1KqG
kGcXJ/T8DkkfMZRMG4dd6bGq8byADnw6UIWruVKL2a2d2Pl1LuLtMlbrPY4iFFZbLrtYAnp04gAU
bbVysll2v0rz5ydqYF0mZCZ17TuGNQKnjq+vUwdZ8fRYANhctqydomXBLvEKCrpMwb1JcYq1YmWs
3GIguxuWNg7Xh0rgL2gaYQZig7mMAqRkhjciSTb4ow++ZCOKpkgQwSRJdcJJQEmOh5w5MXYaIKYi
yAhO2Um7LX1LYOIIfIZnsnp9ffYiiW4xqIWcYXI3inWMvHheKSxrvAIdd7J7g/GJyvBa1fbJjovO
0TsJ+G/B/fNpZaakXVhgYcEh/H+UQqjHDJmqdtKJ7YNwTSGEkNQJ+6BnvZBD1Pfesj0Etp2UbkJS
2wdcJwd4HLf6UGOjHt8OAPXgtxib82wjKUA1K2QNZuXImuE1hcPDMsH837+u+4F0mtx4EBB6dJPb
PArxs3SOqL+g2frO472DJksaxLSe0S4Mt0OFU0oIk55P2BNiPRDmcFRqLLiZnrhoNWcY0Mg0ncOa
DB8wbT1+n1bcnd/SgrsXy32sK42v/cyld9rVjGKBWXUXkoEetWQqV8kRpj+YsJ1VVmAgTPaxKAMW
tIEYIRkIZNvzbTP3QfhJGqH6oscn/1ng6vTrLytt8/YNhXLK5JiasuDJe7JO1QamS8gxMtVVSwvA
O6rAIfOGsUOn2rVDCv9Y1YHCVWzT4JkMdxhSFZ+ce4ieuECp8PlKR5uaC/nEbgSigAI0zBo3htNR
XR3owvhQ9lbvuMscGMk9YTo4/30lLlwd8ztZ9obzdZjQTvOtcvyMf9YADsMLACFehdwdnZuvcKVw
SB+nqfeiz+2RV/qBImmane0LbZJ3mKIlztnAKUuDahB/bEpQzShhfZlMcStwT9MRe1J0RR7Hirjb
SsIRwSNkN3I1jreSh2GKwgLyQpqBZT2zsy3BAGfTZov8ncthdWbq63YdTr4xl/6UyaoGrEvfvGem
AswSbdyS+lnjASM0DuK+sSxN86QAXrw4Ujm4co8YGbIM2pEH67Y15KO9mhkkllj4ed00/egpsn7+
DcChESrwFLfEm9hL8p+CSEBbJzZ6HVEDpSKLchY1vQYpqbew86dFQnhRo67FyE5altTZJD4KdCDU
orfgflkPmubn2zD56cuQfg3XUWPpJlszfdeeouDfUs1YvbO6QGxWCUKLnpEffhiRBnnUvNGbDN3A
X3z/g1iOcbsOhBLOtLZ/UV+/+SqBKt2gk8MoCy70Zqd3oQaOmznmBCNqpjSgXQ8pSLhb6uVtHxeR
c338Ev5OUfqdbBGfeOhVgnOOSL4bMsm4W4pbC9MSqbnWYDdWNMug/EqCNYb8JFTkyUt/To+RqUyt
1Uh8tjLqv5vsysEjO2u1ran/KuTNhkHHOlqViL7GG525V6DfzZEoNsTFj5r1dqntNQ8/OkglZnbm
1PEkww47f9Y4kfAWjDdjo8X5RozrcesWgHLwLjdDmBEiTQmdhoLAYmJQi96o5XCViIOzE2jeP2Iq
tmSZic1hBJOot9oc+0xBZy6ga6op67myU2CH0WNS93qa+6uRMI9tYZyn2h+sZ+Msri6s4UT1i9dX
xMjONmBFXNt0XxY1d4RfotbuWhAH9iay4Ew1YHU458XSA6/SKWP17sebbHA66IraJLuO+eXkl2TM
xKwzUCUBwW+9yX+y0gjfUk6coOGPVGtHGH7g88MR3C5ah8E57XN4JUeSyKbwMCsFpxM68Q8NSjVN
X+SA91TAqZEeXvef8wKeYSmn5nO5cP5Jv802hIBmZ9tfIk7RmO8TW/LdEBdxJBfVkqkYkHVn9Yju
qmJrT3j02YDsHfZZ6tT61wd193Q/Mwhqic/lgcg/5c08g8TsNvRs2U3HLcb3ZTzjfctGaVe0WEOV
qXlJgtD87S7PqGsCMKDgIyoBOTSHzY41BV7JQnZ/mfYbM0fPJ3eZoI40X4Up1DOmQWF603McZTZO
9vYXYZR5tHjtYTweYMNE5YHVSR+HwNRtPol1UUVsFZgl4qa1jGpaWlDpOiFeY+WE+a2lu9MwmffX
V3DwF3TaORmsJ1+GCegJZzwFm+cWAoPl77enlb+1OmE+ndXb9JMlX4o4hrdRctHsswEBU59H4kXG
wEskBszYQhbOFjh+T1XEspxH+BE5dB4jwLSOtkAw0d1dum6l046vWJobSTQyX+bIQ9sLTFYzY7fd
iDCziHY2suaCY+BT1u5/w9OS0mIKHsWxUG5K7msPI1zgCxZVq73RdZ/88MYn31UWsdCoKx/Uk8HZ
duwzxBjOlq7fnFXKkpkZwqtPg1f/B849ERJW4P0pEGccR1Fh95B+sd7X4WUUgafWlcdeLBWPnknX
iy4fNgBM1WH9tq5VhDZZ7ASWdKfAU9bqeP5nWWHLUThax+KaaD/BJUGDn+/M7uXUIVuhQR5ZurBM
aj9FWm4dQbrNo6tZkyUGSEl/80bs/S0KoxxoXikA1G2cZEFKGjkutzBLx+JY+FK4c+7lYgTas+V8
eJQTnhwJKXrP6AkLpkv7xiBxHI+8NkXVKeNv1wwvOWqgOVT7DfYfS6KxD71TskRgKV/eZtvxYdnG
Y/Quf1erigL8QzWCqsq22M79reAynAcIRVLVgTl4IBpZWpzcasoEu2LKuo7mEJBbYeQHfU7iB6TQ
CsOD7O5X0DTXNHay5pBv18mzwDNm7K5/i/zbLlXzZ03Y1X657b2wJOuYx+ca1MW3RqB68veMAoUU
/p25Xn1zcVy0I8L5w6fbOm2h6SyrZ2VBbCuatBA3UTn68fwBim+XD8+ZEl+DDW1KLUOiC4edBDIX
uODsK8Xx8UvHpLJyBdp2dtKY0EjMcmbLAUc3nVVnp5RctLKpnbG8g79o9G7zIBN2z0JVb+sIjyvW
BwLHHm2qtULYh1BM4AFDMxmV/pubYV0PmtHf0U9wmz/oW7M+1AIoTFXTiwbZdyDblFIbjWifnHJM
/jidAHX8J/xZxWAyfuOf+8ELOiUcvwnFN3VMRb7FEb3nxGCckZ4I3rKaq97dIg/So36b9MbmTbxR
xJ/j1RQp5T6fung8O4mxQxqhyWCH1JvXbQRLVSV1JHAGeMTXiL5uiIzBSu6tB0kZXGsUJ0RgYt4V
CB8REQegHWb6EAiaSMvFdEHRD4NODbyw00bUJq2Grg6vL/Ko/3PrRKV3CG6g8C6egUW6LxEnAqrq
twqtXGuaxKEqTe+KlxFAxywZz5DuqzZKPwBEDsSDESwHdwbtBhqtvkBEaJtvqokX1v7LHIrKny+6
+25vQoIfaMz7USQrjo02xvuJFRm4C/pzxlE6SqVeWE2ZZI+mpIGmSSLfaDB/PbGqxw+3dP6rIaiN
s1IOFbP04MGvTRrddaNKLItIwr/FLVdaPw0Tpi++bldg1Xik0EXtnv2RLR1KyHC0Ti24ijEw3pic
GZuMwf31pbz5kEDpg//2gigQAT0IsTxaFU1+c8EdqpxgRUWfUEBG77jhlZ3d1nidlN2QQUpA9Ngc
0yKdKchgFM4Rp8r0zsjJprI2mdroKn9gW1O0lLbFfC5NCSPYKs8Vao3FsJU6AWBm1wT6yYjQ9kJj
afNtcNiaIFT/sHTGd5Wa+g4vOTnKHy2zPDb9vvL+WVmufIPtQ9tfxZ49k6fvXX2lYSmO6LixzTBf
3gw/rfIfH6pQQkbTNg46JnZuM+j6podujDKGMoqHj4WeMACo1bPG4mwNBiyZcQfH9RCjoDMaY2A5
FSq4qW1gLeRDajjiFTKsZZ1vjVDy7dyzXrWbPjHtHJ3o8L/MSC39Ge5rMmVnd5mgX2iev0D4TRcg
iB0Gtj7iNxNTC/ruZoUswqPBqpJrNO4/7kKEli7m+LfZ92hz8oUes2dHB9vmNBgsfrvRfXEujbkv
PkAQhwitetOrHSp+YYMrE7EIIeNve3wJNb5aejprzV84cf8akLKsgEVquQWyf55vgbMQwLOsA6ev
RRpBHnEVEsSYC4/Dqncvh46eSY60TyhfGljPQhLgGccGIuaQyW5Yxrovf7jV47ZNPOKX59JzKddB
5WX8HET681gRXVElddfMfsqZIh7QWy7L2q7Vr8L08MetjARLsgUjKVz3Zyvvqwzyau4RZdgBs3Bg
HZaMVSL35g16qTRik+yJ8R1uR1/k44zG2ZGUKpgbkaxpwvCUCZ8lJNDvaQu9YVFLXm/FoSRijMof
vMOVdhDe7KD0CYfvJDHEr1SPKuA+wRqwYfoTXyQhs8JZQhbxvgV6HXfoPI19FsWTnBlXInKsWyUV
YIHinZtfqpbvTFsptsxe+P69S9mYlHtNBKHzoGx+PSmb/xCdT0fdy9CNAeYF6U18CxezqA/Vg5y2
lgBwiAEVNkrkRuTYrHwB/mhW/K3ImoifBSvX+4SnR7DSiRPZwnWZKtmduyMICuH4bt/FF8oDOWfE
/3pyljiaqh/xIHfCnBu3DjzcYV/IkVWAwmxwz8YRoP9c7CxQS5VcIXoU7T/aNBKiAXap12d2KkvS
/b1+MvajpwTZY46P2Vfr5FokkZMbKBxRqr2T0TH2OVXJdUMMuQDqKfhR7HeT+RZ7AVJ1Wl5eI/ug
EbHAi2wZVo+PR6Tgh3WW/T8tcspaci7l3FJyRzip9Jjbrs6AriAUHNP57+xUXpNBUEeBUaMMU9rh
5FXrGh8IrIB+sbHblIiKnp6GQnyuFYEIFy44oB3Bfiy5WoR6kP5ffQxokjgH60KBfRf/c7eDng6s
BYgG0Y34Z3ZyT8/WCcSscCwAtbJgAboAAKUOaewbPRfgPXlMDcW0XfbPtJmViHoq9+jU8eDHN28k
/ytVldQJKdnQdbCRQhv0y9fXbw5mqeHMDjS4OL+LlriKeGwTGlNANP6oeoEZLfNhLrGFHmp4PgbV
yT2fjOe8qiJhXY07+z4Ci3A/kWUwmBvifvBAwpQvO2G8Pkb7OnA/oFb47B66PpuqejpyGLd3y7/m
9QNWxQXgIK4JhTEGjk1BFt+jEvJ16QVn6nVBaJ/462neZ/6Vo8Q07JoIjZW2wK7sxGMHhbiMuzPw
S1Y+fX7c0Emt754R79FjOqdhjEdXroro25cAW/WypU3kQ0U4BtkOpJ3M+HigKcGRxN97diDwmVSr
XlczFgh6pFVILY6eBgDMVGkuFfVSQDadUM3Tk9zIlBIq3DqhKpPfGB9fCKNDUTnbfhS9p/7o0P1M
kOZBG7fUpjAzFma/PrEIVfAQlAWlI5bdEqvLGNJiT69GDGbA2KDNOKX6g24H59T3jnc4fRxqCwmf
Edcpc055h/J/G/hbO3ZGXVtT20ftTmcv2RkWIgK4sMr4lFTiEs9GQmqsHJvCDuKaxGBWhF7V6+hb
zxzX8DMKiqhPR93D4S3w/STu0kD4GqzrAh4VQWq43cWB5jEOY1QhDxQ+/dKZWDAJq0dHjuoPhNo5
RrXzc8x/MHQNAuqWvvbEM/eurwG1Ah68CCsdmGaJbZ81dEN7RC6XIsEXCRAKVca2x/8WuXmxP8Xt
VzTZ8aCoTgpAOWaT5sb8heekUuTJWUeCK9m29bXicHjaHVHFTl99xf364RIamp0lDHE222j+eEQE
4gsmRmd12Xqfz1qaZam7RZ4aJ9PPxSabg9rXvjWj49VX8YIXhXAIT73n22zHizm3PTNZAQgDgoMM
K3VjpoC8GYzw9ZrXjbO3JyKB2ZBbMcq1tAgU9JOhzZBZfbS6pwfRmKOSKQ8thd2V3TrRqnPgBo2b
yfsv3IClT69ocLJ/BvIPvNF4vHRs0uEpu5dIujkp8mO3sPJfDcseIQ+UZEKtqunWWWZiWVw5IG5w
cti0MsKzvpMWdgXZ0PVOUNGc5uPFG26SfQOq5Nvur0TfzrlsLhvi+C4YUdAF4dsSd3Gdr+jsNYQS
ftWt40c0vuaU1TWXYf5UkWeI+H9bVG+4XK4oeVoFDX/pNuuS5o3d+x77S6gVY812Qts3DBrzjSrV
qpOh268bNt2mcOAR1R6sPOe0pPRb5gWuM818OqH9klKGN5AlhIj0N7hfpphnaZJrod9Rbxpg21f1
CzVYM67CnOF36hfMjdmFEgv6W2u2/6tkK5Sb7453mdXRmKlaMw0o14TIuX6J5+8rf4Xht76ibXEC
gPnErmaXl8MjyKLUN9NCY1Iq9EntQ1UeNI/LtXaGDHqlnDjGOG6XJGsPgZ81EuALChGLFgi6k0GZ
iGg3plxuLqR+SkMwhA5WW4WRzstF27AOuArOmSBR1b+EZ/z4rXCkMsXAjtXCmFKmtHcIUXbRrCK1
O+H/PzkcuuS+Uydv/gFPFLvVojuHYQqH/2642+b4Kbw4Yld8TYOTJxgsU6QxKJ6qqz3cL34FBUZi
Nbai+6gjCIMjXcUz+cpv84BxExGTug5iQGuwXRnzKCZ7WP1XivPP2icBhQhJ/jD88BLXown1IvTM
g+VNTLONpZs2yi95Xb5aN8zISf4kwHzT70ufhnzrKLU88r426hJ8x5TiM7r03Ss7XphfWgsqsAbn
mVnYVb1DUpm4Xax2qNsD+mjwHqjV4BuXhILGuTV35GSuL9FRQTHo7ueAyS5a0KYmNr2n99Y7SxdM
GVdoixnQRjiTDKNzXgpkPg8ydg9XzjNjM9kI/BxQ5H33H/3M/3WJ+48iH+xFbO8AxFBwxvmIpUxo
xo6Esh1C4GCC6xeyOvnStpjnOnB8yc9POHNtwDoo0ODZXkKhV70KxlT9nlpVOX6Pux9npZVHWGji
c2IQ5BOqUbZZtN/soRHeN1pYfOZa00GKTADwCfDGnrJBQx/r3JssBAYCeLYeV+HM2xpgeMxTaTKT
Qf9ynJz63T3c6Bx5EQLqsjT96riUIHEHcG+D9JlyN4ks2slPPZ0D2CMFBisaMDVrdAvS4aKuVr8r
GuwOsB7YqydGeGFhqAaDIBYHrW4t8+UDMF+dE9AROaX8/s8rcns9lgrgHkn8V+rUfyzTq/Iu72IE
4Hjt5SsywDONgg+NAS7SkS2SRGyApB6+YiPcwUsz3ZQqZBE9YvuEuZK/CnzkpVX7O1VsBcDPfZI6
DaqaCcl+y9RlJqATrMZEJtBXtoHVr9fG5tM2rtXOWzM12WHgNRJJB2GwdVzJO2yg9CH1RbCvg65h
bQBFoweFQ1SJw1/IiB7ZtsLR/vN8MpVtFrJ3QjYdV3Tpb0t7ULXOdevKNn6erBPtq2Fv9NBLhKbE
qyyumrmnMLwLGlTK5iOuS1/tjEqK1PMUUiTXcgV2AkHbn7A+Zr5jgvvxVthnHrrtDSZgZdKkqQ23
gAUKe9H+sylS7U10/Du+fIpEo8AhaeuDD9q/N25JaNfNISUisOd8zyH4zflhghxQ2lx1YPO13WeP
Ck5J06T9wZ+jk/RlwpXp/um+GiOYiyStE8uT2IxB2nHwyLe0GCWWVXeOJcrNbmfaIOJsYHVobPFt
z0mOIIBbPkKHp0tapHHGIkfaZgD9kXLaqzdkw/C80PAyxz5xPpdTa/GinaSrTYqmxJS56ZLKeyHp
qMhJOO2me+JFZ7SABWRuyBr72rQkyRgU9/fQn6/wy0eN1GFK5dyUeF/MmzcvtmlSVvpKRAfa9TGl
MZihPOPnAb9LmgOs2LUcSvS3A0xQw6e3tgs3YZbPAPPHtuL+EDtRxQRQdXH4e8MhFQ/rZ1MbJbME
qVqPodP8ko6MeYmR1ydem4EnIDZe98il232t/YgH/jsX3O9GTTPdemgADk954YWsnGVB5DXUs+zF
H3M/6WdVbkq5sM7siMbJDBr5TCUr8/eXlmKQL6D/IShnYkcjFRJTjQnNbj3grNkwACwX05prdJuG
e9ZUfDqaiyRtGsA2zFKHNg05eUrDnN3br7rvLVMwXtDg7ZYL+W0Fzg9Ni7jn8gw9Au80mY28UVqK
SFCSHfLypL/Wb0F2MeRayPZTH8GaO3tRIwZBNLfMrdHFaJfW4y1VHtrikHir5I61GbXV8oQQD4oi
kDolgkv7bkNIEx3t8N9gR99V2WEw4KXgNvge7XghvmgKR2lMMdTAXcSp1uG4ycak9Je+3u7r/Uga
zhkoPq4BDc+qfv2klZ1seIwY5fhvzWDV0/If7gcBe31aADBKH6bJWvmf/0JX1O3UaT8s81DyqmWP
ZDpdA8nADnHIHuhBcMHXc6k6Fx3sOS3Ziff00kBC0076GOV2gL7lKz1o5iC4rnccQUtxvmeLsKpO
onDr+FiA/t0WrIG+wz1HyK4PHxv6lHIwgBMUksECDrXefcescL/Ugu3C8bXFh7pwqPi75d/qH7r8
u96dQ9OYxz0UJpks46JRIHM+9ChIkVcp4DXLKxc68fKJCLEBZzR00c0sjiO0sOVwAn2pLFtKRLhW
wj2HP64C4fPy65xppiup7Dvy63UIZDukuR1rhT0A9oXQz82YcgyoNohKUAtoohGiSYr73nFF95jN
XpxjP7cpcGNwgiVkp2xe4AVIRXPqwETumjY9Vb4dnjLw56+zbHnmkSFxvU9nlvuGKBt8V84Yri20
SVwPGVIRvFDFv7yND77Hdt71Cy74afQF50clzTPVI5DycViFVS+4mxO1ziOlS+LxbYByPoXd0Nv7
XGQTyTtYa150dI3nR81aqISU1+EzulFpHqFlEOKow0UCmSr45JCRH6pjHJs7TbIxEDjlg6I1bRkG
WUf8uGcwwbG+8lM2tSJ95AdevMHhqT2X6VY9yWag9NV8h2lZJIjYnq1XaBYHcQDgEYVy39l++6Ui
REaz02n478xt84K93Jsylmb8p2iSsS2Oe5W/ZCX0p2PGZeXEWMJCWJagqADRTys1qzdaIdj9SdLf
+gwniD8E9e2v6Yom8SV+gIfo6b352ftf/whzsTXMaSWmz20tyoLnWduHnYYKht1sMZHOUAheKa20
SHzihBj744S62TlNKfKROruXYr024sp6xDnyeiVsSTQme1kmwoMBPi0Ps2AKvfBJLdkB3B/iB6aZ
IPMpQRpPSKatusQ7RiJ68KMsSJNsr4I0L+hMs0++9MjNeDSBem2pUZyTHWL/nr6+V+fEXBk9mMQ0
17OWemwU8pSFtzf+f3pSy7w+1Ve4Ym/M1v61QMoZjkn9AnKGvWNMNCzR1yxcAbjNbHORdHllefws
4Aka/xruAuYRhLXEVwYzpaIHc/d0McU0f+z7NfGqOrO5XWbmrsdZ8T3lLgk8hFr/pNX9yDSWclv/
06UYj6VogQHdTxNr9Y/YiwqBGddMUCOIEUoY2mceZd8vtPUb3OBQKgJkI4x+UWZtez2AR5f0uZZq
lXCr3/i/st5M/SW8tGHCulRU9rpn+mVo6A/0D5KApq8zqAXANJuaxcdCBxei70mULrc9AcGQAe0j
wNLbPU6Z5EQB1BN2bUm8jVf9tuHtY7hwG6Q5E3+/lc3wMNamakL4szOyG6NR061x53RyFXn8kua8
cwf3yn5vK2ZIaNcafOJNNhBQPosoXXUjcQalIBLsBlMlAjc22O7ptBu2yVvfl9p3js7XlQP3xC1k
W8wtfDkuTo5m2pdUDRBcmMkMmeze/cOCAKRF5rRRKjkUBI2k45Z4DJAIuOwFWMUJ7pk0vtsi0Cyn
41+C8QQtz+0wtSJNz4ReK7s2aT0ZXlhljKEy4cEEdl7/vrakqeAam3bkBakyYsnl9P+ZmgS6QRg8
FH+0inRCDj4PEfsKIXFLC476hflGvwTx45//fnYI2VL5BjWnUGHm5e902Q59zxjTdasWj/V55LRc
ddh5AMJH1PPa4Ea2yBX7LUUjWglcLX+h8b/+DfoCfk5rqYTzo1k+dMIAxHpEg6Zc625pUKJpuqM2
DiRU9KI2jKimd+zuE0Cjx2LAs8yyaAqnahIVpIo74o5L0OlNBalWZcBcvl0URDkOz1PzwmIamNHL
AecNfBDTUYHCUU3AS2Ze3MaY6B1W2DrpxvLtZW0lKlMXLBeeN+bV4qUtL5eRybvoW6mqYcPqcfJB
EcWDrNa9cmCyiFdnc5dcAcSRkGy4ps7K7JMnPioVWF3Q2vsunZjcHgnYvlmJYo0jhv0+2759ZEvx
xCKtz1OENQsbVQ2oVG4z4AlSVX1RYW+3E4MD9zQYifPwuFgvuCW/j+UUM8qyMHnqm9EVeSm3Owbc
bj2AkZIz0gjesR3o9KV+3mk7C0/dJ5EhWCdZ2iRLyYrGmufhTVSMvX2CF93Nn/w0uW83Dtk8FUfQ
uN/YArlBq/NMmjZJ5lvoy1EVm8sm0spIewvEccy8oH17mmnCo2DAIZv65O35ZtLdtc8rfZ+m/b2H
b9KMWZbxYmq257Jox08Ix2ptlMLjYs0sxCOkwEGiiAudkd78i6vL+4Nu9mf9NzFxWDF68TuVhulG
8HUamo3UW6umYzTml6a3cmNmL8h0FJf0Zv/WHkoERVFdLorpiCgoOCAXAwxS+4q3WxRvqKsTS6zn
GQAlb84O/2xF0A1nmRFJWxe+qV1zvi4EIunKv5Zi0rmaA2ZSu62B1bIVvlm68PoGhxnakPOxoM+c
P+5S2gOn2+6jkLUeRTTxSlZC4hJSY81OmVlze+U6nZH0NB3+kIDedrPB8Nx0Ehejr9Tx4YX0jaXe
UX2xZ9W7VFPXPicW9dlPhgjo4BIIk4qRmhl+2hKOb/M3LBOPETeRfU8B5Ux5BchhyOvQjs+J6a5i
pQIffnWLGLC4njFis/OJvjIN9FrTXld4XBIW6noklZPjwJKORReJvWuSarjNL4DcZjz7xsZA8Yar
C9uwyPLVOGDTb6QkRcqosKiPqu6/egkJwXvqxSZfKfRog81l6WWzMeujc1VPe92cNHKaTS8T25Y4
Pc4kcN+JZRe13PZCgFtlEEazX5mCobPVd4oHep7a1L8KWkDApGFyj9zGnxGIAVOdErb2sEmQLKbc
OJVxT5SfKruWgkhvCUPvhOKuL6nnAcEkbAxokjhJn49tt6TtJkjbHgfYX7U8cLbLYuRwsjxkyhO2
1He4KRGwwojzbRggUHGgvgmWqKm9EJ2Y0g+4umQOexo4PRTxXlEngeT0seRYeJ2Jx+DekRysvNQ8
eAfwF165DopRJSlFRhakfbcpGlydpgoabAzOeeFDeQFw4+nrV3+co0J+CMhxfLIwVTy8wELWhW1R
LoHB9ZiaiApgd8LUzc1/yOJJEMm6rgovwtvCHq1HzCPvgCtIZss2weA2Md8uh5DG3Ilx+tFiG0hG
BMvI/Q4+yjZ9Vn24mMEhnRI7o6cbHTdzAkNeH9LZiNx4hQE3NrCM5uZD1rdX72jBy2YxYp0SW2Ny
3RMMTlUCreVHdbzgo+/J1QPuPpYc6rSLxeTsD5VThrlQFHbZn/ykhovyYZwESXY1lMhezUGyzWt4
jhuLq44WFhZ9QFnd3KyO2fzK630njVnphqcYu9IyQZ67++lNjkgDha5rLSLom5fMp1KprcCFe5OI
6Zleh5bfleQhZwthY7GzO3Mi3bEG723KgCEWI4jzDKRWeil2fTCDBI20APbw5H2/R4kPb0J9cksD
SHLCdI/UjT51EG/QjrrpTfisz4ySA2pnyuOpXMaVXk0FCcacOfZrpKqr2AkTNzRHHLs4ek7Q8M44
HIwyo3741a2fhMRBZSNUID3yTbbtwyrsoVDZWtW0hVgJBJzokitX0vs8oJWeqNn7QnXE+h3jmtyt
FXpbHwvKwatWBKn5CtdZLDC/nysQwe1vEoC7WC/kqG6FjEXm96xUvtFLWIZPXCIauFxEyhRJNG9i
kFJhkCJV9xtDH1c0YarOlOcbXaqCJU2v7CVkIllEJ4aZ7AhbBfSr5dVgmLyNOtUqNAbofBpbVuXM
Yn5gUmOGj097OobPqC+3Ou40FeZttYXFVQPbJT9+Z/2Q7y1r+89pdPz/Igs+yxJCJNA1gY1RLkui
vpqm1EsHq39qPMJNhZ9ASnxHIR5uKbBKuoHbVctH3VLustOso5HT06cCA0RLtXbTBw8+XChIeTxf
3WGpTJLyPDiNeiZTqupV2KowUUY5uCPa5/l7YqRZ/HSo9DbTyt8HcIKD1fEn1kvvZSXDN4o5jaFu
VZ2lBgJsK8CYwPuihqUchGhdnDc5fe4bDShnB+ACQhm+bricPVYU/c74gFHBjREnIzMKoViXArHc
HeaYHrzOpED5TENpjwvDzHjADI3y83F1sQWYBqmtoJ4LyIoWj4MnRzc4CHinlk6oPN7jXJRUU8lT
uQcISiENbDCAk+l/EIz3znx5AXBI2cV6uZ4+ELnh8oOnlUef2VAugy4X3SbcbNPpgBSqwbDtWZWr
lMIuxMhdRlpgaku4uRA/n1uqP3JkdNnbiDSzvkBGiKOzkXchSjvSrp7arQ+9egN9eHpw6QbTpNmf
1opNporojSdH5tnlt5t1UtzXtr79c61PdaKruXnlsuFhPrNPcXOIHGpJyXLzpHRHQbi1GXIfQjew
Zx8jvTEB91skHMh15fNnacbekjhyF7ljFjwKRDupiXXs4HVvsPfzhpLB6XtaA0r8jpeA2zqpz0Wu
VeERMWIASWzNVLOKKfbY9Ic5KLpThZyIL5gqMp+rLsDwajYV6nXKXOFP1rKAI0YoDzMsaXHyXXrh
69H9hQSTW9dsOfq4HAYWPNHsCkOBf808r3cyMKT3m86dHsvPZkcCK+pyWSjSzHNKDddhAqV2C8zv
NJojU8U02tDYmBvH5as9kLFgaQ3qWghtdTfXzqiltZ64gGMgBHzprAB7VuW4UmBuoNAIO9yx7CBR
9P1/gPONgS8zVr/1PKIz1pmsCfTYhzvuMEUi8aimhrO8a3TZW20E83lFARERRDTxWzf0H6hvZluA
Z9Z+X/lh3KmuVM1aua9OOD6mTynZOU+wWTrm/mqTA3TaFE+5inuCexJWDWCYb3g4B9xciGkSyL92
YKl+zooJjaE+BKI4j0e7qhRzNSUqQ7wTGOsrvhYdURpwO2+atpy+6fQhQEW7lEyLdgWXOAVmY1ee
cU1zPXQn/s/CoqTgcU/5ydj2pTTMoJbhjtp2r6Nrbu6ksncHTil5Z03P4SJRPnurXgnILdFlbql0
dtJfGUR7rGIY01CQ9kFEAzCA/xJ2oxzLdq4mhRuYd5Kolm852jZ3WQTGwlywHH0kJPC1wb93WA0I
Y763pyJ2829MbXZzPRBSM4P7VJNznrcCOM2xaT4mUcoQyKbx22pCOuM3TA2mdhfh8gjUGMc5SI6/
zvvYDkxPrhtIfTONpxg4MH2z1CMCgMvO0QGJFxs77iak9clRwX2+tG+cOaFnjdli5R8BPgA6Z+hm
rHnpepfubUahMGK3KaN2lsP+R6lvNKw6lV9i9ZrMuLjQX4iqfYLui5D98Huwsq7x898H6dz2IUGc
+lA2tJ/yIlOZINBKCtBgTNoA9QQuHOdh1PykNKA79SZpWC4OdDFgoCfhQJPz4Nu2GFV3hrltt4Bx
6J6rFr7jdo2RreEE97pTABh+fc/w8mk3o/Pb386FVB8pU5WOHjlZ8Tqy2DWY4j/SdIPjiw9VwgD4
ps7VvM41GClchvc4jpcj/xPakMcpJ9RdgMYgB2JBlUXrzx4SNBztYqRU9SLRJZLrcYtKPjgkiC0W
h8tyeXDZbiTVw/ZUm/C9ArMZs+1BY6nxho858Z9WOMziRWurRcydhvJmT9yd6rmd8uExy75J+N9D
58I2vgY+onmFEegfNfbUAG0FKgmDDU5YR5sy8cYTYV7frJ+xr1T2+spKr7YG6ZGn+jJGhYMsjQ1w
h438qwgD8+ykmm/j5vglJnQfz0RlreXAWivyy+TNxl4aAD9Wq1N1sIwqVIbc/poHnfHMBRUJix0A
I05XX9FuNggPZsnY12hwCDWM1ud1w8Tbiwi75JFzBQS6P8O5BQgcz1Vbnk7ahE+Xf7nzaFLtji68
ZtHFKPf9H2T9/hpCBSZCz1AoGDDUcQKIH8p5eX9bLDpgZ0mfeAhmG5oUUQ6b86wFM8kB/SIhvO5a
pJMcsirEbUkNHdnLaK4t104mUifBrKBfW0dj3862mKk3Y7N1FVbW37gb2ovaRsVLmkOTpmXY2imt
0LLmUpeopgDu0b7qFjIP3N/k5lA7oCA4Z/JVQNIdlqkMWQ7uWPncAiidePsP1wolviqEGlT47fDv
qrg7IKc2i/3wzivjXtaRFtlB3NRRV1ek46WQm0fBPd1HKdgBInWzd94H2YhvYWZhOITUXzAi0Nh5
NBaRSQC9rSzG2Xc0GJ7bZ3ljYGdqJ3+6Re+M+lMJx5eDNFLmEoc3o9U14DQz1YcdHnmao+9T6oV3
OIK/QrYp1Ytn4IPuBfo01Vn/YnU5Nq7dGgaXYkd2Dp6z52WtBEQPJ6fqquat5mX5WRd1F8WlXaMo
pl8MxxzFy7YXSAa/nOVya1tKeQJFUiDs5wYUcvlVOSZJPItxnETJj023oXy/rTC2SBmX2bXDH+be
IYjOLEUuKkhFGd04g7LzGl4iTZ80exYVS4czvf7mBUHLlBMZFCNxAM+bE6idTWpFMr5m3LXVQh+9
qDpyMxAf62kQgQizzzxWvGnS9t2RgJ5q4trqYn0dmEZ/7QwX/BIo//dyBhwkPP3Iw/j0sg3Gb6VV
8MRHTKBdDzDm9bU2F1rjBMr2OyPjYMt+hd7AwIrQP36lQUxOCWlCEl4MFf52HC7gMrRSJbuouZtM
61odATmruthtICE9e9kO8r0PHVeySlcCw6LO8/W8vsOyslMdr4U2ja17ZlQPsNLKJhq97U4fOVwr
ZbRzmCcCIvFSAE7hMkP0S4pMe3WXplILdGQKIK3nQT2jNP60UXDOp0Br/kb3JQ2VBNUSO8E/o0uI
JwgrJT8q6wY5N9dEaDsURlSao1fsIk6Aku41mmYOwrw9A6aM/3Li8cuMKPl9Evk5D8w6saHjMucc
U96w0205xMsVbhgkQ60/PXp2gX1XMPoFwm+ZoS++N/Gc04DhMy9vjXKcnbSuJ/rfX34Vvr0SgFJz
iaauIJ04jW0VN/VLRFttqWPXb9wI4GVaArGZvuPXP/ulIWL+JOX/SE1/F5Apx56ziXmCkv8gy7R0
7MwZFS842akkVB58KkQMSv+qpPo+zRxCnfsF2ZpDaQTBWTNQ9yiDr++ZzjxeHSKh6sHmuavrwNbV
inC+1ES4eDp0iq5Yx/Udw/MP0JoOp/Anhz0/xLqFMkcCfR2+4SoGFF7Rguwpbg+JpQ73zMX2XSQN
GYd4Zx8oWbZNNZ6/puNFj90LEB0QXwTM/jmlVLjsK9JfYwymCVZe5j0Um8GqZjWOWjyXkfhpebxB
TB46OTl5Rt0NrMqthc9sTLnjJvSq2Hjke8ijUuPmV7giHfFClA3YydIZgwXkslYfOfBkh4ptQFG2
10kRXp1EEbXxTtgNt7kft2lxFwSSXRT5pqjwJ99O+KKcXdhbPf1zty0S24u2bZRxGQRN7m3pLA7O
SfWjsuc9Wy1aYGX4INa8g32XCUHe8aBk9H7yFObyR4zIrWJQMTfuJ9PVjyMUtrqaUoVrOdmqPgx2
6zAtKtmPoejEbdytFfmVt2bXkxEET0VPb0iDzl8v/jcmah6qqt0QKBzI/Rm30tIQ4t/3MkYG8jl6
5Boqof7mvlBxlZYszBg4izwQB3erqLwKqeG4C79R5cybptVGgnKxpY6S9nS8J805GU0N3hDLoJKl
se0gE17sS43A5leyBAQYqUzfZFOOlJwYDwDRlxoR2Y4gZKIQvR7YpnClTX5BhmNlLs/DdzM3zgcn
jHxuihfi61+1UnuKHwFTuZxOfGww6XwwahR0BqYVIFMTS4IoY1h2fsSh/JuvyBxxOPtUF8bkszgA
8nNlPSfIdqRrFZovaPxIIhBcThNvaFqBtBYRlvkSTFMFAwjxJxGveZ7z/ghF6+9FHmXg1Cn3dr1/
0JDUnTLWjCREGReHp5htPCXob78a+yO53MdpYQ7qf9cBTzN+uufI2ty/il3+A71F6XiP9/XQ3p4Z
r9Z4gLIVzukjHShjVS41xEm14CY77o8bMqAAqmwZi6t380SKtkJ9GMIMV2f09p9ss3a2yKXN/t3X
X/19TxE3afokd0rr+jEebonb335DWLEsOkyGbD3xV0P7B+G1P15+iGedV9xVmMpeP9WJy6eQkZyL
QeXQh8w8pkloJsh6g3j2WlJvJiQrT+9EqPRdZ3K+9BngmoaRSIWA/YCRy0LxfIE/uxLQ8EQsj3cE
EwWXtsKzzdrqSp6Z4LEisy7eGgX2m4RaA/h7q8vu6nDBgo+GuNKvpjQFp1C/NXaVafxisrq4tAfd
tHXh9xR+7bTOYIuV4dDigbDBXe5iMJwj+bS6+DdxCRxoEwKai2krt4jPRY8OZ6WZoQloFPPRwKWZ
CoSAhveoCokhzh7jF2QuTRziFt7dSh1ulOOK+P/W3JQPb3ZyLBhrEasCO8mP5CJEshhI4Nidyk+V
v6F/oXkxAVxICvEJ7a86DB0GJimcuaDPCvtgKHbdW5oWIytbxv8wpbQmxawo/2b5DfZi/r6Yy+jL
m0jWm2UYOmxOtBP4xl0lK4INz4HufTLx/hD4bspUJoIs4zv6DvqHmYrHYD7Y0TFNIv/Yqd5elp2p
ejAha+CrtwUijaMbTl1EQY23Kwe8z/WaZBIhmbjDolaAK6/YE/YkjCwf9c/HRC9rWkhE5sJyJeht
NPmVRQ5hRkSwg5kTduCqoNYscivmprsexOm9wphrywKFXQnHJmxhr+x8ILKso+0rTmKu2ckK4glv
oJSeKr48Z/Decv+jnQUs0Q8c+ic7yH2+cEL5+ekZxfxCku6zMRoLZE25/m72vMbR4SWYQjtvGHv4
e1eJxODDB5eKAIte4x1E/JxzuhIASVsOLbV+kNmb/myn76jkWn098xumCmD+ZKfh0KiRxIw/yBmK
n9MLsV218+Ot2KzXREYbWyEmuED4sOPK+Fv+Dws7tTO3/1Kphy7giGGjpLNO19MuFCrenrCfSfYB
n7kmvhxo2JOVJr8gtiX4oL4xshTGGY+Z5w0F45ysGCGNQXHZaZtAAcFMMoeyEz76vDw6FIAbbuo+
JtrC1Ege2oWHgncTJXG/K5A9WIppR3saK5LJNvKnvsmC7C3wEtsN3UbbjGdcP/LkY6L6kHHnPn8P
NyvmVrFG9pQj18AAXbDQl8dHeVOq8iuupNTf25ic8x+7Quht8GPgPKU6vPnjrNheuX6XsjMp+0ZQ
pQGJTF49bN6AqW/vM6igetxM3GmgdouCJ2Xq/AunRBjA65z9WtnpHrKHje5PO0Rw7/RxQ/TR9lMB
lpFLNrMURKr4k5EL2d74PETlTdB/WMk4cTQenpB623gHL+Rn7dX38oqihwTd7hSy0Z1iSgBWX1l3
/2J7DwtwYLICj0wFEEu2gXCDeTbVA5i4dFRjLcghmdL6WBLJiBqNji2ux9tmuHcbx8G9tgBJVyyf
TFcfJ2H4qbDLvbq1/7bLyM2N3rZf8loHYtKq1Xr8u3kN34X7Xf+xFGD0u862OoCacfK5FPTe3zuW
ENVDBjtEKrJduepwCTHPSaVPegSbl80zBDsUJNQqOHJ7gShjKAU4wXuDRC+votxfxGyBNKopCAHv
BRsWdWbijfD8J1rNqgrfNu1nSuKrCiVyp3mvI3ILLO9JPV7PuC/rv7RuyNu4ymu1u6jJevZc5CSC
3KVY7RLtApoRoAxSt4pA6Yh4Ams94r5kA9P3BT9cKV+fwVXXpGaQkVavZSe0xJ6wSGlzY7cPo7YN
IfihswekL32EuzzyeBRGH2Emqoj4cRd3I4uxc51u9c5X3s+XKM3JPuhxrr7PhAo0NbFRBcQ8bl4b
QWfElQZv+J2L+61EAMqJhvMPpPQrdEyuzEZkkRmdZ2HOgEbStwoWqQMvrb3KgGisGnzxAZm3/Seq
389lLY8rogU+rEhU6WkLKo2P8s8zP+KIfRZiQVpuJvfi7d0uwyV4l1LyDRGlFWkuM4oWMAv3WEXj
STXmQMz0FwVGnZ/YSyqDPab2EXheHC1AOqRS4kCRRCY1m2Kqvd6QVGOmgsvWTyYId9v4ims678TJ
raM28Ee/Okj5+RKh8nvMYs58Ov/RUOin8szjyd/APcUFjQhkBAENxZOsRqiwB69thutU79kzijpt
fSCruJ4A4nWIrv/l/Xwp28Pt4if3lBUOAyrkD800hvSGD08CKvfH9VST+F08zLHjZm/ChqU9p4ly
mi5V9OnNEC9mzkViBADovsjt2e/9mIieQH2n61GFOmQ+8NwhOcVN5jtQIaM5A1duPN7gkNEryT19
0r8u4QfR1Uz6VmN5DXIZWDk0wnKYsJ/mj2pkSw4Z1yMS5/lTkH3C8ehuLMF9RxEm+/zlq9IC7KDG
N20+5iHkJoQMm83irEwIvygJ8AP7Nv2P5A/bLxjToe0kTUIb7QGVi/1ZEOVb6+MfwMFK4XQBqHjC
gVZhWn0J3MZo6ItbeLYzue5msdcKLnU2Q4t/xNfyFrNAfVUBPiUVdU3Zk+V7469ZWGStjxFiem/G
DTmURBS+7mG/hMNtsnxbv4RYvuDTRSFmymNx57vy9x+cexrcC20HfAziURFB4YapJVMlkX4xzcL0
1/8UwrbWg2w5joqzPZp8BTufonh6dJaL/tRDILAVQP9FnJ4iKIFcvXSwAhDYXCiejdenqIkpSP4v
MYdK9+/MIvvy+Hwn2A3vCxGFuWXnhw9owkudNPeojH+5rbIbT6muSm7VMiApezFflbDKiToB6X3S
5YzDHEtTAZ9yB5hyt3oHr6oydThP33Mne4XIoXDDNk2iezYxe6ag6Bh9xyNjvdJbj49pa7umboMk
tyLjKWYJk/yfl/4OhYLCuSO0jGx1QKJbMoXT3zoJbOU+3gGP2Xh7QBkiPifspmhhqipTkNWelo04
+dXfaEzTvC/UxRd93F21FejwaTZ8ai+D2iE22+2aMavO6FoWcPREmzgSpXsTBBVn+uqt8doYGWvj
COvDh7AdC07A4BWgJ1J4335VQo/NsSF4dle7gXnLo41GY1tDk6cls7KC+kp9HWDtd6ye0LgfFlaz
O7i5lLpqZh721JLKTdyMNC1ktzJevWYhPudaVDGs2x2AmpXwTTCA0tiCKxCNNxRSlsA1tqizgCqy
cvdULE14YMJH//rri0w0vCRvzYnhcQrtaoLCXByrPDeVF/LcR5UzGdhw2YA2azQ3/0pPoiarbpXd
NSnLuMSg4dG+OWqZlX2ZNPETSH5OKYmfGJZN9T4iaWLiHVXspk2OVdLug1ENFDeGyX+/ai/yd6VP
UsoIB1dVt5uJnvHJS4K4M1HNVOfV/HpAKKjqfKn0j65DoClS5PPjn1Y8/tZSqDlHXBXYzkg99HSM
Z0kUn6/k8Sf8SOscW46P+lcU9zIZCuKNcrxiXMcEgf/hcFPnVZlrhc/t2sOJUf/753sp4Mx1Hzr+
mVbWm02XUY9Y6WqvZHam/Bv3hKNPCjdHjq8FFKj1LXTmJPMSJm5A816vgBw+8AqMRwR86/gstNnZ
t8LX8bN42mST/jAmcDD37IS5Z7oBQ4FKQL7bUGtp4LIKGqf+02MvOpe0oEgurW0T66VPfIE0vVR/
7kyHPKR8CE6AUHNm1YWU//hpZgZn3LR25ULa0jYoY2CwHO2Hm+gZ1jKilS3WjvurLZvPlf0nacw6
kMSb/9WNhPRZKIh4JKBWhqmOqqBp+bE9xiOUr6Ixob/Fyf/W9Q1vfIuV0W5oXN1YqVFY00xUa3M9
GsYU5MjjcZuu5JZifS2ra6PsBOLNECmrI25d3bjya9boeSEs6ecy2VGcAFViet9OwCZYC6XJksDZ
fO2IzujNgd+VDDqrHEeBhQIBuUh9l4Ne8Tp9AoE8NVCUgVx620tVGfV8ub9Scxn9pT20jfFlcNLF
kyUr3xDd0n48g1WFQj7WJhGVsWsJvy+m3ndqmJlNfpfeUQVyXHjufi/HGKAdGLmjOjn8DoCkwm5M
2VRLoyx9QY4cbx24ddcpY2Vwz9r6g7syuxsCVzaFW6sC90GbMV7l3ZUNt61nsZfefWfL6jks4+WD
dFr+uoFu6LjfyU+8SSIZQjZiHfO6xQ1YzQhhh8wYkiJDrDWWNy+q0diZYjYWE1RSoxjMTsFAOjwC
FiC+v2xC86PvYH/Loj6/jrp974HkDeWSS9seYkMRdGOube9MTLiq1f3numaFlfkz8MIThq9PazUf
iN5F+r93EKwoYWxZ8J3lTdPjCc0PfYxFGbSh+b3FFg/MUmwpmK49xHDv9STIpmIBQEmqL95DWCys
cqnusBpXY3SjMNX02GgRViunVE0BfxbQitEQmVPRGkpDhYYXC+Fbd9pDvljtDX7fFAbhfUuZt97N
Yxv0u2y3jh1mqYBIf1tFsuGjSapEXnzp22S4uVX9cYOq0BhDwh7xPGLfGwK7+TLu2AxmMv9zR2h/
scKe64CioCc05igPljAts+4+2Nm9M1AMWSkf5MtIYIRl808jfw/hM8tPsmu2+LvGCqwdddeYguZg
693efBstyjG8673QfgVdjfhynq8LVci5GcrHMeWDJv4vDbsbJCkgWMMdXTuLLIZ9xu6AjHZ09OBe
NEElRrAn7wXckKk4VvxU9UySRRDCwzkkPOucKAIaVv8i1DpsLscQMt3ajgQH3OYpypIfoShmz65e
wtaA5XM/9ecfJHvWtVX4Nkf1OAz2iAFLgX2TDjbEwFlnFdbxUBGuPfLuLnyWrHDGi2lDdjpejfQ2
7KtNUpFv2V5uLDk3twbsuF2nRZNDqkIZh7Oi3rnyn2jRPA3KudKHJFm3w3TswXuZUQZkBnxaIzEW
6/INjZu9fk+UnZb3dnYrOxMiGTqG/5Y4dBX1RuI8qANPZVpS0czdmudD4DBrQOgqzG3O4XeC5qxf
Sj13APurKT1a9qlg8KItvKFI6hW5K86b8/5G0JqutvYGkmUNlVum0PWpJex5A4MzGlXooYIaiJm8
9U12SmA4QNeXoKwQI8V4A9WzswODRoDLbrL2y5nF59i4p5k8VlUTI9ctPMAsJHvVCNL9VapbdqQ3
Aj5Dd0DMMK2yNlJgyWAhCO8fu1/E39RiBk2pa9A+mMzW7kCpp8eNq4rsbmoZ2iQOBwamTyr0Knjq
+ap+TfMVhE6oi7faAfwIhOwD6wMXQ38a9c5OMFXe48SgFTgGGfutNmh6KaVmwO7yCfZQKNZtEWuU
BRILYf0UWlzvhCHV2/iirSHCS6flPp1lhU1spHDLW9PIbGzBjYLOGS3M+nY0RrhLX4KWvar4YF2x
p/cDqcxTmj0oC5URJUuAR+2iRpvyLXI7PJX0bG7TE85H9g8sUF1I7duPjKqIEXCy84+k5nLZTJ/q
vH79cc19SY6cXg/APCcJRly04P+szpz8O3jseGJQDepFz69jzDjw0atVxjh0hdjpJupvFYI9tDBN
5gU7npdGEdr1qnA1z6ZBeDDr38NCuUIcPx4PjLwhoIlAVgIb2R94609gQJrXOkKSR9Iq6ul97bqa
eSCdOUnXWcHr7EvUv1iidm8wrSFUVe3JLQOf+vqFoKl+4bf1VtzHChaRBmwhtYGGaPlmJbPHRojO
eIawFimm6SazV4RjMmvSqo1iW7Nw2RQhWVndqzbRnspVqP2PhKgBRj/vGcidQsIV+SMTh1mJ4ZBg
ySVmEKaFGmmZ38KOI0tuYTb5apz64va3qY72YKYseT66z4qXiRxx4oDgduI4qIW0fCvBYjfdwKQy
1C40zuv01rHy1+ZTREZw6v5lHI+REDLfI/m7pqUfdcbuG6guueR/K2EOb5y0FKm7f54ZPTYZkqSh
3lQNdCQMIHWT0LQqldbQSN7MGczPJR3kkDW3ri7jqBwQ4L6VT0rUJzYBcW38/uLagVz+6iRxQd/T
Au70/TmW9xJS+R2bRgxXkdf1CmcoCRfC5GrUsvaoYgaIeYkx7s9hCsp/gq9xB8mzuVXReqYT+4NV
KE/tnA+153x4f5lHEYX0hEnI70/q4R8cra2F0eEtP+JQFgbcMF6prYmjIvhIxvJrslE77rC1jrrt
jK+Jf7Vdg8S4mC45/T/0utjAH9zKdNbPL/rfDtdnGsdOIoMmZWilnAywIFndjuRGFtyHfzNhI31Y
Fn9Rl0lSjeCoiOSiH4gUpM1XRT5ldrQ2hf9NFonnoHrdy331L7QF5MhK65HdF3nVGHiKMd6kIvzH
IoIXS3tXAbgT8vLrtR1mJWpfQxQvmnSGJS5zdFBFkcQp4ZNYVAZu8cRMJ9d3O9rWjIcjH4fQNFg8
Tw845/oxtqJSWlHHbobV4HkdHkeG0aPqldlP65bfw+WoHSab5V1C3kvrKezg3p6flYRRUsGJlt9f
w242A86g1oSXesL7SRlgQYsE0og5t++H5IQ42BZxcEZ5g2C/NiyCTrHQ6fFikO1txIdtuB7aM9b9
JdiNRYXY84fJB9SSlytfjGrXfDma67x4KC1FpWQrfoVpAJkv4NOMtHgrvgp951/E72gwl7CzJoO5
9qrlGmbozEkKZo8rfYvifpZ9yf3OTW09gmpPSHpThCspH1EKKWRqDWXW/ptUyo5R6nSzvti/lf5H
8KA/+WKLm1lWv59MII7vvZBFLdIIamiCAFJVjDDnlYERqM7WOuQ+c+1bMHFPYhntVDqm3RasWuHB
lzBR4uaAaD61Zoojflq22JE4qiGoZXJdjoYHzIaFn3Zl1Yd/7lb5i54v8UL4N8qKFsPoJ2BsRLsM
mq2hLFLR3NyRUmfnK4+No9vJo0W7FmqkjvyzNk7pnxx/KqXT0E5ZLHw0w9JnIXZlPhu2udQ30BSe
ujEz4UnK/lFQI4Z0ev/36mcWOTX/FifsoFVFof8MV/5RK7PFJravgwEuXJdFgQPKK80XRDT3L8Hd
AuLb6cPx2AIGLvPl5Isdqrx/SX8Kg71cWCGYTxhdqIrzt1CjP4Of3zV/ifa0t/JQqk32kg0585+D
ql4lwM3ruSeOWB/2NhtjtO4PUOXcAYbbUY8+s/JvrrUVw5qrlrPSaizHupkXX7uSAlRG+UvlJi4v
IlcvmwrBX2A18AlkCGQAt8aV6wuEroOMnWK3efypcAiHMzk0E7gAbakQBofaAGISu2THW3grN/yP
ArL2P+xpmFPa6VudqyJ9BhHZFM9pfXrVcV9MJMmorWFHCEidxzhOBcqKo+ReRVHYac+TpWZm9PfY
kOQJDbP3dlPrI4dM0mqXMY0cmKPZ4fU6VF+HXZN9q5Tfy+UOvNGXOfi5ChFs4kJVGILAsByDdF3X
wESF2L8Hq+xjMf5ASgNOEdlgjpxd7Hh7oPtNVC5EkgV1IwCaqm2MuAIQSLYivVgEXMjeIZxhC2ct
ZYBc9OK7fQc3MqIV13Meq2PfaLvAYvliWSj7e4mPZ3vw4aWeUOSST17y7AdD0hSyMTU+powBDg6w
AxZL+VxyAur2xg8scDNd4JW5qYL5URn1R1UYqRCxG9QqvnpXINrbdUejb9kzYOI6j5Ajw3m9ja9J
tDfwZWUe3RKZgxY6LcN28sbPAbvKMb0y5hOwMHBLqP79pJa1bkQ6ZWirAiM4pc+Y+xAjkVNlyQq3
TLzlIB9ShbSW+9ePoauqmZC2FQTMXz3gpvmaVASOTDHCxIeiF1nKb0Q8gU581DLsLxdacgt6Tpz6
AkibksWMeMTWvlpXNQKbWLqAFGSdW5+0ASfkCOkfHK5jay+dHhZrHMKvbEhhlcBDvB2D23HjP5f8
gBXOhwIVgUZQTySyohIIbPSeKiF8yXcfJG6mKKzVPV8zoeuM67tgSosbpEBdHJK8sr3RTWc8VvqN
DPxNVXstYM4q0VHr6/tLlCzx2SFq5ktcbBvStMyRGP3PMh0uyPvbj/E4UlDhzrzEq+ZZeLTa6lA2
XprEq7rEyrfc4PZritnFkwNMlh+c+yX/QYRUHxks0r2lDEA6tAw9AviJWfFG6YlCb0qIQsSTpSmm
C55r/d1NJ7XXnVKcxWBMTHTg1ei7vYbIOBjfmWhZjBDFKBUAlMVZjoOmcPm1lX3yiy86CxOLMakw
otOUzw7SsJHWUEU3iH7Ivy8TrxRAOCLlbw+BqnR4OsSb68oXDXrfqZH1t8raOtYXq7hQLDA+1Ws0
pbyyBdbgh3hXBBq2c+q2c7xIKNdCTKBRXJ5KsmotHF1bikXV7Swfm4BAgLXH0fv9ZkgEFI7cLn9j
62F3SK2T4BQuhwUconW5axCqjPhsLQ3Im/t/ohsj2YVmpIZySZMuN8rPIaumvse7HB50J5lkP/Xh
VaO1xQ9ylNEGbhh8pYHNWA10e0QvT4NADpFr0vJJoZ7CpM2lunTJ+Ts73SCFUmE+FMadm8/+X5NL
PXBnI04aiAG7p2qauKphuSBBtyAGCs/by2LGofA0lha4BuGYgED+CpzTOaM6W6vpYL5MaIn9UqnM
6npwHw8HTuQdEgzcPResFbz/1KXUn41cx3jcbLvES7FNLODs7Taw6wCxp8I3sf2rnyZfRkY1Ss01
FL1dD7H/nO5KCNN4s4KNmKGL8vdm8N9Kghe+J9HjM+0kNy0exsitLQ+WmmdnH3tIid4TAJjEm8Ow
SbAOOgP9SFOq/qEhcNYvmbBvKMNCc15I6n2TIcY6TJdq8y9Y1xEopVGcuDLtpO9zcQu+2yxQHPRx
tp6c9npl5Qax9PrVw5BoQjpPNJgcUCvepYxNNF1UyrYeuGhqg8vubTBkmO+JCg3vTCbUt9Wgg/Wu
l0KWhkY39PAvGK5BD45uIScmohlFwtGsI41dkS1nRJFHj/Ys/QkHmdVcq0y+p92FX7rHBbjNjG+I
kS0FLNXa4yHSKf+C8WAxQsqf8CxyD34z2g17ndntmO7EHbUf6L/a1nOCCgY/mjYBs9ypJh7kLZVt
mGsKLSJTiYxVvYZrJlZux6Ga2vLPG0DVncI1dkOJw8ZDsrY4DURHCN7vdsaW/vBy2J9W+NdMXZ9L
EAbNOvA3IH7hBfDIoo4pC+jItc7Ov3OxroEcCakcMwwZp0baFlL6Diy/VpZhWlD0pVHdt/DL+kMB
3GWh4ouy9H+vJ6KPgelx8W7vZzN0hqlz8h4sQ/JfuTUbl5MCJPhXAhKoZ4lF3C01A2CnboiuwsMP
821ER2T0zvLRD5bKbFza5wigz4+8O55ZFKUyfKcSChK+XKeONGhDgG3MZFzfDwY2rSWKkKGRvZca
WAZ1f0blOrEymMrs4uDQLAncfn2VYXW2tADWsqiM/xIk+7mE5mR4KtF6Gfu+oLxirCfgmeZNvav8
TkLKha1pFX5tTdk0B1NHF7vxDafmpTE+yDVLzvJJqIpC9EW2cQu1ybVaIkmViHPI32QuWEzRJlEW
v5CcR7LyUqXxa8CDICZ8x88lmsQKlp26sQH3E/ZdjNfg0nU76YFNGDbCMrvCe8NeRn1p4DPUNL+1
n0sMm4uJYK2HosuBxjueNknng/0CioWkVNOQvytX+tjrf/nwKsSIAy+V4yoqh3g3U+Os47cbZgRg
CmzAmXxyrW0IgZvc8c60iGp9uZ8z4cemoLCc/Sm5xOtCVPs33toJL8W26b84cnA87+6lBI9AZiFu
KxDSnSKjvgOxKoeGRP81np/7m9qtJQoM1SmV1G+aCP9v8uAvjR4g3NpQ3glr77ZccXbO8QKD1WSh
FGnqQa+3MU0glmRi4P1igq+Rq1+fD2y07l6CYLlkh7HGphcQ72LPjRtuFnT1Bx+Lstq7YmM4hp5e
Awqm409sOjfIBxIF08DPOpStrZfBdy2Ye57mqRZ2epftjx45MM8FJF7xDJSiHzvb1zfP+4AwxbKg
gmYzXu5wItRkg/8qI4RwrLlPNvL7QMIcbh9UFnA343/r3xN2PaRO4us/F+/UA0eXKWqWtxEYtMAR
+jXGn0a3anHztbDHkGBwO7IrUCBc6cyXYB7oS8ORFyZmUKubA94os3tfM6UuTwAy2c0+0500h4+M
rwVrnUfIDyEC53mou59ToZGyG5hfsYhX8qM3LJbohBOfUlOkdsIE5/D5oC9L270TcygUOElHNSRS
wMbSZrljXqepdCRX8abytISZ/QraPZbArI01jw1GaA8EwRHVRa3A/375pC4DsQ1S2zm//VqwFmiw
DO8+gGtmxNolFzPD2VrgX44Zys779RQP7L1+jY/e8yvggnjVpu5KsPyLMfWO3Zm2VNVOMmvcKCCs
J2mZChMtPQIUuXAiinB2plhuIXGzWo4sKO2FhpdgzETNYjT9yBziwpWk9iPrF8oeRkkW1rN6YqdK
d90MOndVRgZjfBbZ2iIfnCn007mOhCUHkhlzi9CjTMptbFxPMIgRMVBfWgkjiQaXAaimF+CoMnUw
vtpwsGTWzwfEv+92w1jkL1wXFrYDiPn+/GIKWgLEBE/qOzBWC8W86W1qfIpQSgm+amJ0rEUVcjFW
oj8hjlAbbtp7C8bqEjQVnQ6M8oRqmkO75HqjU1v4ro9airq6FdPkfoGn0RQuNJBDRpiAtXiusedW
tV4cuv/BtWHi44Oj+SnKeZQU5AZzD1Z0EP2q9Moq8S8mtHmDAGSE44RZoW3jTIy749Uqv5ssO1U+
RXHSBFo4zRaxWMcMIFQgcK45IXdkCGUJ0qasK7WLNUDK6SDJ6wtp1f7IAblL5aG6Oil3QC1HrQE4
CrUzUErNHF3uDaZ7SaKKarRRffCvnW+48aYZbJqH0I0Ps7FDbyIW1FrrbiCrL9nnzkZVfTlReczX
yO1of73T8M7UiH+wjm6t8/EsJBGKeHwt9+PjLTH4oj4uyAi4SyaQKW/Do5pghFr2il9X6WGoCv46
PMG2gP1IHA1u6zmpc3NNnIMIyojoitoGm52aCjRgO5XDXyXKl69JVCepDZtNC0TGJqfV++AHWSa3
gnVJuBhkCjv78oRysHJH7SLyIwBadIIgSPGiVVyiypt62PgxSMZ/5yePtcq9/Lt3z3aJ5AmT6yY4
LSccjFVxMO5GpE0855uvl0QEtTUvdl1EnEKN8btYJ3Qt/RRd0J5zW/VItkY6uBXoSKZUmGXQlR07
1uX0PSVO/rC2O1bzXZHlN5iGb2IpIEKHf5bPu5Mj3yeoxEmg3DTkYUpXYxuejFXYG8TJWSR6xuj4
XuwXKeWCV9a1iMAxTyN+8EnYsJ4zLzZSdamA4nuWIzS2oFuA/+GNIuw2j3+Pxh3weZHDFoNV1cf3
VDsCFxxW6RL5MRLF/blEmTnyySDZo/MYIJ2an6KdJDh0N1IyLHDfUkSpOAUUEdIM/9cf2K5dJ7QB
CA5dubwpZCzSUp6CFcVnWHXobnHZJ2aG9fYjsr0AtG2O+uRSXhI7JEFwu8BpJQstlB+UGeGoYMIB
uZDNYxCnLudwl0WamrAw7fzIiFxbfoQk8DMay7Ca84GKJDs0U73cNwtSLMIregam1LB/VkycC7/v
ZkfMulANuZOn8ftrbc+wY/RjQKG+O7x8aah2SdrQMubHWI/T2pgpON8VSgN8lBwjU9isWRtcWgk0
wkH2bHIFne9wu+2EaS+2LrkYWO/I5Tm7lQL3s6BZt4e83GvUVhhQnfbrBZbusFoaQqZSVpPgVMG+
2/o/z/KW4LDGIzHWbAauapeXXubQ4eleNJesbSzfHqT97emrTf/g/mJtGEBzVDg04jNKc17S2gl2
fWj3v7w8+/bBvIMXoDo9BJvG2E5yinM7JLrnZcK4+TbpttaYIAoqhh7X4iAmeDTyzhPJ/dWf+pE8
GnK9ElEyZ7GyMflHwMor+uN+wFk18cJSuTIK3Q6bi2MIcVV3nQTeXEX85i7SvP7PWVejV86gaqqq
g4TEz1cB9wDsCpyDf2uTvfoRBfQJfb/n5t51JG/pvRdrq/fXMMjaCfStIr6Icyewr6AC1BfoiWmb
XLg0JSc6+J1NuaEfGBCOlqLloYjEFZwi/5byGHRei9HCt9UYTqTi2/BWExfKWz4qKtSlbhyfYAzX
PUbsAysIu7UsyOl7SFwH9ybqLs0lbwcqBqaslZ5cuO/ePgdpeemKneR/+f9twh3BL3UIzQmztBkJ
aS5wtXQKg5BiWpJVDlByx6vVZjIEXnKKIgri20tQsSha2ygnEe8Hluw/SIJkz5tAKczRzzgUhH4S
BqNNZkBgWFu62Poa1i+401k3vzh69VbzGakw0uS2eKy4GRK9hPDpvQ8sY5KNaYetUcOiGFnheJ6W
wtptwQFngiHv827WErQVx1wvb02f1fPpD8UE8Ejvg54+8sbfKXbk0O6g3DfkjSerp4pi/QiRNyIJ
0fhWP44dNT48jBdDIvjI8T8duYYXqp0JEO3oBqj9sApuYB9JLa7Ta59gEiUtnT1U/oN5+19oEx/A
VUY8IdeDG+V3ChRYW1dz8LDoVCyWkxs2wVBhUNwV/qVeFMyigBFGaj4KeAmNWmd+sr+HCHfZUoCr
P0hG6gwmw719aAkDPrsiLCPoatfRft6VIGcdw2MU09SQDuKrhk9rgEKudBKT+TunJ7qAOKhL6USR
vw3n3H4Lbg1wVUOOBBn6VdkvDVSNuBPRtuS3BKu1X40dFm2L0GYXQ9JTLHSuebzTaSaAAOqQbAXA
+Ze+Mh59WMYSXdmgNjp+8PXWaMFHgZFKQsmIhh1j6eVp/5dqOINVWRfF31pTDj05aSGiEwmxjICQ
C1DPzmIZkCGHRpfmu+wkCl6z0j/P1h6aNfUR2w0gRS6nhddyLYbFt2m130VcQQiFPpZ810Mw2RvJ
PsOROlhyJI10Qff1ScToHIj6m+M3QYy8WWc/DDFW3q/NWCbZWm0Ki8xJ+T64N1InFPeWfeRT9T9I
Af99OUHgFSPX8Id0yTR0XPTETj5OQS1LFp79Gz7gr4/kGFWmqRHBusc7CvT/viewd5/f6P7LeomU
jvt5HxcLMi6RVaEHd/425EMwmXvKMLqmptApFYdIfRudbETompiT9BHTwTTMiZQ0YCm8B1QIsHyc
7UQ8NSriYzWwd238UTjjgyGulaRp0O7Vl9EgkIIQinm+nVk0CkDNKstKAkIkoLU7PRQuNCRtevfJ
JA9JacsldRVm78FVmpLbvIRVDMmBHWuIyRyWoRXOMgYJwWEgKNZjcu5VgWX8ba5oWPzPpyX+FBUV
2fiJudLfX/o669fNrLpnHTjRTR+wUAcjiVTZg0yztScn8HqWJp7qRnQ2/YqSdxyDuoIMe4rJmAaw
LxF2IUnvlOpYUyUIYPijQSLH1Jgswxq6Lo1MSQalCbLMUggIPsIxuzLr7AhguYvnJvTs7IYxFItI
kgh17N+UZZmtT9u/ZlixfRz+XnBgqh/wlvy68poDxNfcoRiguACCZZN2JbdqDWO0ZtNKXhkn3V5U
L9hpJeaD0WHahKYRgcHVrETgeBdI2NF3al7uF2OikhXb8Tq3hgUgUVX6VzIKeQ0LVLhcUsU/Z9kr
d9SJwxufsMHb4dBJNZNeNmeyL1vwhOs5/9n7T9DIfeYTMz5wiYRNdLIvxQEgrNqspU1Anj3eMEjm
U5lj6aGGPiYfqYPKboOxzoY1oVtWaFbIbTvtXscQx4gBwCuOk6RrxaqbqtaNG1m9x6hzi5zegkXr
pLrS6YwtAiCdlrsKoBZrhtg9tzJ0FK65ZGUuDMdLW26V8ylS0CRo1Ecyp4Xmp+tCGB0g3yr4T/al
ecNKiGbSLnhLlwmiz63ft417cwbgTZo8Z3lVXlS2ayPeeK3VuFy+mv5pquaFD0YOFqdCF2RtZIhj
FoiFlAv+fiCVQCmfdf4PjNsWurZyS8nB8AajH3M6djrwpw45uKnhzh41d9r7cT6EAXyW4xmMe3BG
cen0mCUXpNzg+GWhhrZQfqnuRDStbffw2gOPEwf+3KoOiCEW9AAtAWh8cN2RcZS444MIRRPI7eq5
XbFGmBRUw4rIz0vNt2iw+ZlAId3tr78n9LMNMQU0O7xMSO/TTi+IIqPt9/a5QxdghxN95XtF9i6H
xNUv7ObCa4jS7LQJKIenFeUJfbzAgc10C6ChGFAhA6ddZHYsAF33wLyUXWHkTxaQdJEZY9FJpz+c
syhkyQKESnfFNdG2f0CMw4qDplKRjmyKDOAdxhJ61/kGWJeWE1vvjEaQT/FGiIcPYjXx3Qs7H5RB
Jge0pCe9iZtCVdwMHfUbTgO/akepjB9ZdP9rAvFnLmKPF4pd7CaIsve6H7qylZLvfk0/zDbzBirq
Jrz8lVdsyQti/Ahe+QrVbD4mpEU52NyMNd5ZFcBeGk1HrRF/lgplHcRR0Mf83v2wfI0G76vynx7F
Uuk6R6pqLKPnceSJzefiAaHI4GgZquCXBSm/gDBgDc1zeRSTo2y2xzp53hdMQveA/+RhG0TA2JVL
uFi9K7cu4zbqf8BBvAxBwd8SI0s7BNuyW+DvAVESpg6vSLEiKq/tUJHj5StXiHfC94lI86n4QdqG
73y0mddGnDDKLW2t75oNc00vmadHznRvuUTxQan3D8e48tW/7ESDbYjTCprhGW01MPZTZVtmoxyR
U6VUfl1we5/S+qayCijm9ERwig2RuYhfHX4eR1Mds6Zktaqu8AuQ7A8qFpVR6AdvJN79Imfop0yA
OhiyjLCE/xWo/X8Fyqc5iPDYnG4JmV+Jcwh61xidkDj5IrC37uHNXqR7LvSLfpvlAqyQLu9Hx8lZ
JWaeSYDzdYTRHI4gWsV3tENJjxXJ152pYhL9+KG/QsqvMKE2NB8oBkHrDeKifMGJUTQHgApF/Vxu
ca+uBRcIhVUzjNZWG9DGjC/5bmruPt3HhXNwCy4t+0IhrqOgwbu6/mAvbZ/8fK+97un6qGYHQaQq
EJ9tsHtIzZGZD+Y0tMr9555/wip/xZRGIYTktKALLWTXR+iJEq4v6y23SQJk6fi05uxlbnaByTKE
x/Un8EByvFhGf4RT7kBvsmHOst2p6DAcZJUKl8nlVA8Z91lVk7qAVPdkRger4HM03uBWHGECzrLh
bB73dI4jDEN2WY95G2EiJPIeNdKRFmkgoZQwVIGGagalU2nU8doCCp6uVt3IIpl8kAlRGgCHKceq
QKm7q8Zr75A/5CatqqE0AC3uSKaJ2bYgQxFBGbGZPkoamwi4rmw2WKnM9DevUOJksZ1dpCr09MUH
oTGgsnwteNJB4amMVpW3voH31YendNtk9cWPdpyD52MIpr7mHvsfrJwPahF+1BtNBHuyN2cN0urK
2T29d/T8wduUANqU1JoHxsIEdDJCv9v9Ve0NpfUkAwobFz8HbYvyKbMB8+ygM4oqyHg3hDXfXgsa
mKgTR4rt+ht/YP6Y4Qj9qUJD5OjczPJoyEVk+kcapuKeFD57gr+CtPxk5LoMCWSqFa0LgFGbU/+m
7vh75qhm1JPKz8mLD2rhdvkkj0TtsHZk8I8+sobEMn1igsAaHVZWNjWIurJjgZ91yOTdRo55wrm/
8MqdPC702ms85Ni3Xt1xAA93Mq+Aw7xXmXoq4kHHpb3h1Tm/P+jteZ7ShclP8TxumKTXQa3i0/lN
E12wna2L+3GsCqnI/hx6ZWOEudOr1d98NHYZXf3n7cxXT+Ca+pwRGM96MkRPKBVX1dd1rtVkn5j9
4UrpxKEtKObvX2UWUEzO2BYjkl4duAlfA5HWLxLDate1Rb1JV4bIj8Q623hrSK9xBYhnQEnbHmRu
NSsXRrlAiaEkK1aMgIsiy30WJAXdh2HWYKImzUfmJ2D+wcCN3m36XiAw3/38q1/Ah9lO8gBs3MvC
XsTk0hN+I6cAMZUc4FAFXaqx0NxgsqjN1fOhVfQ1vqlqmwBw5A3L8118oqBOLfLvuvyBCSwRjGZ8
ufYRARVZYrYBskHasbhoDQS08kGlJnHw2eYX9GmC4JRL0nfifLwrh9/YiBZoCdKKhCuocZemQjiB
K25ENHkpe62NxJP28dVvjefQV+RHAMs2I5vvJM9kSrHe71fJPame8dtIWEbrwpm4ZAcUBH1mrN35
EmTt2GX/upb4bhnQfoyQ7cRbiYfcuWfGeQ+t2VT4NyBufWQWaXC38HVQbkIx1hfiQwqXb+nFTrR4
fiThE6GwWB0LU3I3BJpp7NZrmBWeiUW2i7a18E2Y1G6nL4s3HHFrO1Lpb/gQ6OVTEMngXCaOtjBT
rIF/jURSD7Xe7taG16KTla4fFEt45qU9ZkPfiKoDXG18bHgbdMcQcKpD8vq7+mrDNT2VBLj62nqu
R41davVxbO021YGc6rX2x2X3tsisGzxlHUgyb07x7NWbXIsloFvssc/c14oRfq8s397BI/Z+mvMD
yFvZpxQLJC+ye/drTF4D8R7jlPbhUD3EwmiQlJx9PoA+r1ua7GHnvVZnXH3BG+GEtTrpMc5AKVod
64NNYFrRpoh0l2LTIJvbjsdpbH2A6b5DNbxFqBmSBGDgZOrrX1PqiNsznH7o3bvQ+Qge1h/aoYAj
Qs+ORaQJubDU713EUVvdiw4LlEHO2y7GdshFFi/Bb7JVzyz/qJaJyYn7AH6tnBTQH4rRu4cjOJbp
vmj/xtq1QgXLbWokXDFYJZB3+5wE4LxCMJYK/dJGduSb1pjEmI2yaKEopZLRVmNkQRXdXVdiUkJn
9MzdC46jGtonaziWnqM7Ks/oI6J7xkyn6AMTUPmctJgHys5Q60QS80zFd9OZLhCLKJrStPxLHtFf
fvxQSW5kmk7/ILCw4+iFJCVchO/aU/KSwACxkMJkMD5RMqnMKkjAQQu4mAV63ZIVXiOg5MBZVXqt
oESJyJ2LYTprH6KOVyvMZ7L8mjLYLPKgrIfhfl1fJoiDbEE7Z6OtGZvsLkthqDDcghImU//Ig0au
3M2JlwJQQEyvAlPIxOMUsYM86NAlqHg08XtIUdTHgmcmuRe9G2KaymkfjSisdSlIXtoT3ngU3pYw
LgpfU72jKbcjfftUflz8ERV+WnvPHlkcr1ayxFIk/g9b8Dr2Ra5iI8nuZY9n/q+3rnn0IUyPBBYA
79NXK2xepFnFLhpXquEq3uz6YFgAH3D/J0MTWkMdDcrI8BgjkBBmhNdWHObtn+zWgtDlaAv9Ym1O
DU4ZZ4ElpsW2zEaSofnsS6K1ZNgy+0Xel4b3Nq45+JUWAFXn29Q9b7jJWLO5GxF5v02L4i5+2CCZ
zoqRzRF7C5b9lVCHPkL2zK+sm8t1PzCEPg3NJTNz54+e/k6fIBJQ70RMUT9LBvwenDA7WTMt/YgM
NpMurYmVXUmNVOVPw36hTKrd7Q3yH19difonqBa3uj8aWtMwVB6BwYV42JOX1pjCf8Iskfh45Pc8
of8/imCxvz6LedkHs1UWwhxPT3UR4QzrdiPfircQhLcLQCGhPe7eJTiZCBIRQ/V/w9eV+fLf5y1n
682qBDbzdns2vLKY180SymPpNMd/joJ+Lt8rZ+TaTsrOUtTeZYn8DI2qOugbYRfdr0MwyHNrPJSg
fOf4SomvRN8AFJBZ8e6/QNtctZB4Ig9MCU7Wule5Axe9uHTWd/krHbkjwsykWUKU2RxfcVp/v5cR
4f2MdTR+E352TOZvPC32VRiSR8+uTJi1rdRvhiwfI4t0DrS8QFQPDCQDBiPpLefOuruoHIpXSPrw
b+VxOqnp5vnsDpR1k20LdFpyRVMizMoB7GTS+SQtMrrceO7dskmQRZR77EOQTIt19xtzIr1wyCrJ
COize+tI7Ik5pE6Vr/dvPsroQd1kVsnrGgFl1Kbs/Vs77SYfqBY7hOdYttaWApVJNeigb8NsMoVO
5qTpDkUZRLc6mrw78Hb4PlhzD0t36fTH623wiE6UsxjyzHeI3uuQ9f2883hG9PU3Eg+1M+ivBbRL
k9DSobPuL+w1m0TT1sxWPAnb1yNYBeV1fw9nnAXITYM/+9pYrctuYjzM6I5ouV+z/PcEIx8bjMQB
8F0PDWGe4JXvUmJICtt09hpQPvTrETj7YrKhMbiqFX7Ny4v9rNDZW8xYwviDTSwPU93mvbGMwUru
uisGDBFlwWy2vH6i3FGt5JF3SXb1vtpnfbM7Bq6qoXrD+89g5HNHfxWILv2D0WwGmHcQGZF9XTry
HqFohbysjEdgvoZ21RlBZTma7ybiOkEuqYWMTvoqM4ijRasbNGnWA3nUWA7BG3Oyl8oeO56qmaPQ
2rc7bumRd+MarSb8OZsiob6T8PL9q18fSQvpyz50iPPaDZruxnwn4OplvpgbRrMyuS2aOpyrFz5n
VZ49H4pg15MT9lydz97MVpmBBaVkbt54bUqHn/iXRusjbrT8E5pXHyTbFJvZglycTX46cSy8OcC0
HnIPSIqVYPeLbERWG418uLJ21hUog9cYdDqYeLNdhevGDJYfghFYb1PijMjmcuEZ57vWxWkRJnp5
JjkTbVtYbVxxerFgPVctEmw7QwIWs1YbhKM82LBoAMXMr2U2uoK0O6ZjgLUy0JzWcBRkXg2cj/rJ
qatA3CyCr7S4RRCLQf58IKjXE7TAdf0SsflHJJaatEIEs9ckZFO+zqidluk7DwLJI4O8fSiK+W37
+of8eUpY3KrjAEzab6be+sszVisAy0YsO4l7Y5G+VGsTiMIQwtqwnxIIceb5MeHGar+7SC8kBb12
OnQTMSScf4nW6c4QGy2Ihd+k+fIdR+YXDEA16Wqzl9z3XsbNxsQOlfv4tXSwHUYMZxm1/l4fZjis
qnGNqabfdGH5fvniXUeHbZ266Ey2wXMukdGat9uuR++RzTxg1M0W6EvvxzDvCS7UjNMpD9PrqQxh
7O/JEOv3KdflOa1/NA+0B3nibauft4i1BbJA5YM/L8gae5jUw4T1BfNe5HuZwOMcGgkbE6X1M0U6
v+zzQBJykYJDVmp4SzIlwHDcfK2lCzC6aaCEEMAwWd7P2+hCe5wFMJCSs1FIKBcgdptCeI+7Tj7G
Gtd+ePhLg5ATnkk8Nf+Jv+mwSqyc48LaeqH/ik1cQN5BTM44b6ZDK3lOTrN21ikERVd5i+3Gza/H
/oNDWv8+013xn6AOW9zkb41ofpuppZgHjm5mEGCEhaGoNszrp9NIeDQ6P+VNNuiLOn9/gx0cXQ5O
xixPoPfIL9BIThpAzFaQbeHTcHiYti/5Snm7NV1k0DpzaC78cvZG8UhPkomIEFEg0Ww7URYSi4Mv
jEE6s78G8G3U/hU6bWEYeZohA9idI6b5OQhU8uik9Uk7C8kos8Ud7SNWORrn6T74d5xBmtpAkete
7UPPcKqWv7UXh+eu/WacR6HYA+QJadZkoQcZ330eHCfHkACRSk90OC+kd8fCdon1wVD7eTYW0tXN
wf72bt1Kt7XMSx2GoG3RVjFAD8xCk2n+y402SC5F/5hIpefa/R0QlIOxZXqslOb48iUWQe0fs+LK
f2FgHAAlJyoQL9qCS/KC63i9lPNcAoyrWHKdQL6NL03PnZKFGH58DLgd4ZzH+Jt7RznKLvmwTM5D
bp5syO7NfNJ9mjFNMUzgYhD814qBkS9F2BISl/P2+e/nbKAxKqkoNE641ux4DnMichK8sGisz6ES
ZUybqRE/thgl3zlg+xObrHX0UqVR70PigeOp3TgASV7J9ZW8QCVE3Sdmx1v/aCJ0P1XS0IHT25yI
7RGXeGDXRrhl5nhXhUIJav1IhipGyiTsxawge87JY1bFsXfTBh5WCM9LXI5bneOevaZOnrge88df
M5m34sD5OayZOA0rxH5b9y6Ora3HHkgshtljQMnSi+LJ0EvnaRSbnNex62B4Dj+NeiSTBW0gGmw/
VRozWgOV7/aUY1ezNIlBNRVwIHcP/y22rHyMaeVCGnt/Uk5owO2M9cxGrsKF3EmpuptoOwB3WcBM
G+zdIDu4d/N7VdGCKm/l+vMEVXBSWINDNWLXaMfxcPJ1plu4rkNVPAT/EQuGNAFL6th64U47WWk8
TPN9BvtLnbdzSI3N+7n7tecyqDH93EWEPTpHmdeKw0qdStRvR58IVBDaZ2iyKXqu05YGwLPXQOT6
5rawGtZpEY5d9lwNtNt+Mh24dJZsl3+1hTm0xp06+YXSfnq9BP3D0WDX5ZHL2UmgDK31LBe2AZ/U
+yQbQmscKcDFde1Rqc6/TJR5o65b4cjnm2xi1fe5WD5FHYSnrFC4U0VZGGPO+1FMCdVVhc9JNBzh
+zCz5V7gAuG78C9tqPEWe3c5fp8XwlWwN/W+Mt67aoEcsqqWE2tsa3ueNfzK3J6FZ95GgnbbXVTI
+gLPH1y5/fpzqBW/MZ3UfoNjGFgf6q1Euh0y4UctfDczlTfXim5ba6EllgJ5VK/I/P6LEO4WlWeC
i1RhWTEEQqTixYrvGEybKW94JEoQVAxzebOr0mQmsUSiucwTjjYY8XcxE0IkA7Rtxl0KSVYYBWAP
XKKcaahGEjfNWh5W6Ep2o5awuDZJhArL75esWSyOhAI7k/SdGkAdmpscEjBzZ5FuoTuiv74SA+HJ
52BqoQXoWxlFcUe2MxwRYsItqNis0ZFyBOmdUlXDcVs5SFPPcGrrpWcpjqxn3xDpdol8D8IMTx3D
xr4LlE6lEZBfsFBlvHdkE7m6z6hK+jlmBxBRpSKQikJKnsmQxvlT2BDeiGXMdZpz2bct6FTUpV/O
DIDJ37zvKhOZZ2F//T8CevNrDJXXh8/bPLBfx7AGLNtv9XlOt6KaoWG+GeiicW4td7xWFgMFz2ED
5t2L2SvXwUidnihg62dUQoKaiO2EnXcc4auu9hq9bGnVJM6vN5rFHwz4vCrVAFb31QSjsE0SGzPj
WzY4KBiHq9HvOv8PhIJDL5rk2LGk6pQqyyJ98s8yu8TozOHw7DFuZdw7zmP5qEhLO5oq9NXN47tk
HNqz34Xs32PKcDr9AJu26Uq/Xgw0XiAkYHwhBDFZVxkV+zy32AqyF1VKWb5sUWDwh0e0FF0bxckj
xVDcrhW6lsCW7/zsbNS3yiEa7bn6Py6V/VnoycumX89lLTVUlJY9TtTOtxtZ1RhkleAoMqvrKy9Q
YNOoEIpcBJa4lAHRl6N2kflbC8cT+cUNXZqA80RY+fBdsneazzgNhwgkL+WauFvLfV854wwHWwga
a2aIKSO5vzwoXaLmU9af1Gu94kFn2GHnPTLbrM2A/en0QZ9cRIrbO1XaYCbVw4ueSA+eDRkTCwFW
YZ9dITL9dGv1BCHGULr+Z973R6zlOYpgxRIoghZYg6Fhz+LqLVXJ7djBS/Tc2F65sak4Xix43Psb
5PcUw5bYG2QLIwxyKFni48WveU/BT4O/XDnZHbGhj6mm6Hj9v3dbAj9adNOwrDBD/f+RePm6VLcs
bdUlaJ/dTVs4t0uv/hR/7lI0DcQgWmSZTIhNlHIA+8gRoRbTvL3Nq6nI6uPECCm4KUas6XMMBU1k
i1h3K1dervwY8zq0ffpn+8RWJKABgt/MvH3Kj8lYt+vlmOV64bhCGtHWRr/O1cNmYRWP6C7cb166
Zq+Htaas1JZ+P2mtR8h9vC9yqmX2IC6OERqNb/NmV4+KObnjUS9aIiJP+KJEXqFjxVl1q/pQoG6Q
f7CsUIAe7UrPvYZoX4cuL0YvXIa/VazKFeRz3EFBTEmqt6RcMaLun1z4ewuMDAPaVyAZlXhQwtf2
24mqV9kkrsQ8cJplVAwAcK/bPAHf3Bj09jzExEmly7wWytWfTkTP37yd6zgHSMD82PiLnBR9OKJW
wguf9mtzo3iAlsbt/ILLaKYAH0eUAF4TIJ4LIOEHbczJ8XoJjyDk9xCH/BvA8kRQxSb/fVqIWz+t
4MuiWbwsHLwqSTGqzvU7rSJdY1qCYFVqYJwuOD1/fcxKq+sjgCfucqrcGNGqOUZCGoqC+N/xL9ul
oxfKkqQvgln7VBHfV4KVSkE3/sTO+ART+mAjthjhy8nUetjiZTZ+KvDFSYBmOAPz6WuxtnBbi6eu
wPB4IEBhJVV+mtEiZ6adyLm623UAoDPbhxN+GMrU027fY7pKXfp6qjRjZv8EsYx/c7sa8iuY/zK8
/OPzyNymp5jVUSOe/QoP9FdNwRZIQ+SktRAbuNwM9af9K7YVNNlk44RlNZAHf/NSsgBAeFqBm3dQ
NCXMrN2RXC1vZmusmadOwKTEYOBJgrMzYOsv31zEeSv3gbb613bUwSBr8yuLLkf8mWmMUIy6n8oJ
NcFFYVXc0VVVAjQyvEbEC/JkGbVzJF+u1alitGYUa7loW04vSFiOaJUYFkrhbg/yhU4wm1gqCrBd
/0JbOWclcXAyTY1i4LwTkGI+Gca/T3x+QUJcWh9OHTjQqzzIATduZfIlOlsA61EII9OcNETbOw+Y
r1RInn4SIDurpO6sR+4jyIgR00hUciqzudCTAolHF73YlT6LLTNXEjuDmzfGfsJhEM87Wvh2fJ3X
hoxgU8IoU5qXhkzyfX9YdMrM5zvONmXrGdozFIKliZWejAHRlxuf6eAE3FUPdAqKOGB2r5YR5N3S
6jJva1WxMsYNgMKmq/RcClB9Bx2sYLSoSgd2Zl3oAJUVS5TBLdwTicWKnd/xJg26Xpa7CWO3tiEC
Mjn0uhrrpYyzX8QU2hnoCZ84ivKMa+EZB228c0sYQm8KjD+8zSRcUhewkbaW9hKhLyfLlWJPSMQF
axRPqOLvHWZHYXyWPvB3pJtTVmVn7mlGnvT654lsAapXRG2AIITardm3vVKGjcipt8HFT5mQkQem
LrGcW4fssasdsCxZTw3kebWMhmYaahSQM/1uIFoQ2VsuIU7tyIREOQ9At4UTzACse1uRzJzA7+7A
VHbVVqYOU5lXCRJWxYbRsv0d46GGikSv5W3wAE8t0ZxW2/gSrSNqn9hdbgNDk40A0EHnJs3J1UWG
P102tEJdKdzAuf+2YL2mKLYxkidKGmgJLdU/H96t/IaG6jo0KrCw73Cm59I177eDFhzwA7uRl/W8
0PIB6U8AyfyclzUymJ4Ww0P3+Ggc7ZVTGjacvtHQQ+y5GfSzInObIz5aLu3OpWL1KUZsipzSln1i
fxtQ+kepoDV2c7jdUCQbLBAQcAsHYbi+4r//CBYrty4tqd/h2wbJHUpTFsqHtwFABD5B0o81GiSq
NgawTcA81PuN6bgFrve7FLNRUNb0xA5vTeVcSf75Vldpo4RrkNxm/QiYCMsKrx8BfRUvwnEVa85n
rkCQetnY31DgXhcxQyNJlAPFqiXKe1Gt4aVYJWhB+uvj7LDvlqCvKawFasK9yLXhnm4kE1ZCPgDJ
OwlF06qzos31pwLbp2sOWhaXPw5MYo1ypWecW1e3eEQpEuLn3JSxHhzIFUNhHYyfkeW5GrQDTr6p
1qVfTnHFwnwLNnQzUlJ7yafCwY1f3+LENnQnX2aYRq7rar5R3j7c6Of2SlKGCVv0G5+TIpT2sC1r
jqkyJZkpV6MiWajYRzefK3Pq51NP/S0uq3ca2WpdPO00FxMOGdq+4PsjvhcXcqs8CSFZrUhXbg6e
6H9+ZP3lQme6McyoX7GCkvJqNAYYB5wZlYkD/g3mFsH24zJNEBpTywH0SaLMard739/Ja8riVfpx
hCFNvSMj648UlEwg8iuPuw86Xz0RGwAS/r5gQpI+xsc8gOH0Bz0UJGYAfqJpSS1xwyJU1EBSlalF
xfL4PSQijHpVAgHnWOLImVkek7VD+SWq9N02ALBTRBr65cjiwDsyJitnPh969CrP/BOk68lUMjA9
Ik9XWkoB30bX9mUl2lPKfDLftNm5cx3mKmW9IOQB/W+NM0f2IwbfKR1z7bdXw7zIZMZZ8ybmleFr
/athwuDH6STLeUWyC6LAhci2V69HcIvVg8cHWb5aJjYoYzOBl7r4VqM/5PN6CEWaklF6jzIFqfYy
0++xQLqgxWjslIx8CRgu0J4jJJ5jNTLQVlK5kmzVJq08nIl6am4rxRCjhjRzI6zCpvDLJaRYuFJH
XGaSiTAAS+DOSClWtXlkDJB6AR3TEGFzuvqkBs0ym1rlY5CI8WoyLCGayKa2sJwIHbILAqSgG2e/
jsUjkq1Qt9pUsOpIjHVd9+XoN65oH1CRzhruiDjDx3FVJprVk5IhYffwytPQOcRvCvCtoF9ksQA7
6pZ61w1rV8HqlGS86+Ahx0LL4NqpF0BV+ZMNt96a/Xu69EduTJCUkP0hfXVIaHkcpxo53e3LH/2z
+5Yx/DrsMD3ND9s6GfRo5PlBPefz1buDnhVpx91V0SUTIsbRvVtDoTeFHr8bOz8bAECBj7kJvB5C
lF+OuiXBkSxtsNrMPORHRtCgym9W/GfZvDGg02aviM48lZG8TqetlF1UPixjiPjC+LDmnVWnO3y4
LV8j4rXtrq6fDUw53IAlIeGPE0TaVe8BJKlo7TY/JPenecnA9we+ej+BGvbyqDNMQqkHWI1M5mRR
TCdIeyWNscoCKO45qQaw22S7PGFWAzbRwSLJSxaEsc4ltnBqUl7OsXkBKGiwGnf0Pp+RGWFE2lff
P6s8H3XpZ6x6L1oPVfxPffsIVcgJscQSCTpUrFZllBMarkhVP9wWFcmYbHBzl1ulRV+aABgqlhlt
DUruMlOR/EWwCV9L21L3CL6sVB1WfOoYc0SXMypj1HJQvDOQAMNCTGXvn3ZLA0w6TbyRSBAd9wRn
CQe151u2NL0Sj/Gh7ATNTTwDlseEbqnyuBwAR1f3xz+zWn9G4G1TKXKItsi/qsWGO56uTrHsIjLG
DafG7ZYFyGFhIG6esLUq7/JbLxf6RYJLQ9wN/3WwwFXTEjSXKURFFbvEmolxsqy0+IQFt8NlVgFa
NDlvCkWb5Xfz73xJdgqjDVQPkCHjyuPYHyJSqvrLF1ZCgRA9QsYj8ifNpIHQzV6jE7wR9RLDOCq/
ct1YoI58jzDxOocc6VzpKAMnZoNIQKs6z1Gr21nfhglNWJbBKvGH4Rs7CI8S4mjK5RHrZh4QnTOY
3dS2YTDoiWLlL/ZMKwBSV+9axj+D+w5jkGvr4pj9A+GHesKB7TZEgC5xQW8VU7e6s3Qld9EpLkSn
2uA1C8vOIZmh10WZVb4t62j2vHuOmdErrRegIN66Mrz90bh1HyRlttbz1wYZjmLfCjXIZWRHZoRw
Vi085Y+O435xe61tbRr+dFGwLIh6Gpn6W2f/zjznOJfRVhaYRZW3rAVYnKT5zNj3XJTmqLr/EztR
zYku805y3uQt/cs9FADZB77MMWtd61r9Kyl2Wa6oMRq17SWGX9Zal8jUlfqhIMSCXOtbkSYtL2Qw
0v9+Sp/Zoerpr6hFSsCPTHIOPoz9mijZnD40SUWWsYut37HjagZamm+fsI87JZYwoYn4eO/i5d89
CLCnMoXWyk/8cItGjiHVrWdkvU4Plz0+4nQROTDKtNarZLygoPkpLrv+h1X7ykAcakIvjsqmIoWE
BgFsckAhmKNAIKCYX+sdrhLeyH3ESbxZqnUmM10xwsq8Spswq5FXerAJ2rT6Irk4oszBQ1ip00Jw
uSFkXh6393KkEwSlA50HZX6vWkycIZzgc8BP63tmoElvp8SmVLOlarVAHMupmY3Wrxp1izW/DgJE
0IB/bauzPe/RoSSeQ/jSWt5SX5I6EM7kGYV88/gwFroe+WtghSqKzsfq04JeHCcDhkscTfUKZ1eG
ggGhYutRP22S0BLQL98Mko2/l/ZMDjGDQaUP+guZM/gzNC6mUZtMOdlL+JCatIbAJCeLyaNIJqez
xf9QK+tK8rySON2fbs5OIu+kDKXlgpr1d8vbRAXGAUoRgjv4v0l0C3xT+cXUm/qSiJwDAZmAKnW0
YFTKnKgPOQtSVjw4RQ8wSlgP/RoMtjV8QWXz6h+ZvCfeU37c9JH+6P0yX5xRAg4ed+K4HLGhIwNd
Fab2GdVsmztplNr/X53oCW+xeBfbfRNk4h3akd15PZ+TIunM4UDIHX0L/+LPUSB0GzC/yhNpeoTg
FEbq+NNVJVDq0A29BFCGdi2T+ZlrHO3hpXKi4dzBFVQDzJ+Chf4aZyRRyOIy2E174c58nlZqNAug
yLjcCiKStgmIBzhQjlDFaxuyYmDwSt4j5ILHTRLtL02uHX32da3USK5m0FWfeWXtMaRzaRTJSNj/
7K/tQzp8WH4gIRrohY+UhnBGS2wuGPqJRSZYouVcbLVWU/FJAK4Gir8aVk9KHop1DYaKx8kazw8V
h9UrVcrY165Vw8HdMZ4bDaTkCMueNvJIrkNsJvvPw36SDB8JAeP1HsLVLlfaO/XuprepVzz5cSGL
ZLF3gXbjp6yvMzMxh4SfP54JiBNPktYzC58M9rKtshTVCVk75L9FO6dfU8nynGsnvYAdzD+xUcQm
0n0VtKQuZKanSaSsfAtYwERnzXIY3f6lkXFT3KHy1KgyiaK7KwTW/tXrgAiF9/DjC95RgADZOd0W
8OIPLU3KiMRJL1CsDaPlvhWL7w0rQG7fjNb2TYaAP7/gRtUOcIvbsyaG5XtYBLxrbGS7ORvQ0W5D
WPaM1J0ZMPcXixC094nLclrJpQDwtdkkfOuLnf70xY/uJL+5MXSvOrzp1xRHafF4GNfNJ81BuhYb
xVubaV0e3xwmd/6enDs8DLlze5mgQAgeAUlWH1P5c5DBiovK51ZxTsCRvWED5asZQK5qB+baiROI
GkZnA/h3f6V2ggbkMsj8s3i1YhMDMMZR+11EZUMPI2Cc6A4Yr5tWJEuNlJVdewZe/wmGc61+a+1Z
lVmART/Y9YzlyBSGmg9gkQw/cRRk1HMs80/0COS6rd1a65o293Y6YBXvlIPNDqFw3BPa+cDgLJH/
EYtylE9fkga/9emixg4i3k4n5bSLRD1K9j35zB49AJvK0Fxy3a7foLuEsXzziaLZPGfuzK5GfFNH
9r94oJsjHWFOBORYc4QyC7mjQh6fJFbAckb4Rq+Cj3Kb48ACRUqLPOH0YRWeM1znK3HD7hVJem/4
fntTySIUORTAeMKkPcQZtjt6YFvs0nd5J41PGH9xJUbu8ECRcYGaGCsXc0SaWJBilFZUZMnCZ18F
ZoQLEktkODBfZ6ehCicrxp2Q+39O9BUEmhSJ3UFbRrF0mBR1XTeIzF894QKnNQUiv7YmxojTFWqo
dH8PSIBNQHxvN1+IhvMbfa4kblLdjEsLMcV1i3sDgwmV9iZkxyfr93/rKsbcg7E89Zy/ldXLGwvC
WBL/SSEmqnfPQeNPeMHP7vcRy7L4EONg+PnzD1dIFno9SCmZlOA9WrcrjdiehnTgOZkI5TuuFuvh
lO1uWGwMhgP28TrPOPstpL/mbIiUQ1bzORN/Ow1MSZvcXqCPoEtDOOyGTPOFlLKXrxvPWpfA08Sx
MnE0nUT9doGiLlsoM1zdl2dLvrj6lNi0fAuNM7TxVlxRf5Zx3ABxtMhORX8kNcSJ9x5sNsKu/6kt
zxlM5cRedpVZLLttaaIMxgfswz7FmYDWaI/zikoTwTwIl5KNrXcl4Gb3i/p1MlEKQh9GzP4GHnM0
z31TIAEP6grr/cbYcOiJ8xpNZvpvFzWyWsOQ+8F+B2J5WmUkrfDz+dMtCoyZTH8KqFWdwZs69oCF
zuZpPTM3hQo9N8mcKZ3fySNAzqznWYSCQlvj7v2Lybv7Xr+WFeW/YMMArdCK81nzBLMr6T4NsnNH
HoiVnAYISNjkVcdxp91QLlE2TKk5Q1G+UdGKvo200wO8+L6qDFCXgf0QQ8I+8cp6l/v/xPNjMp+H
lPkOMgbHkuHVXc31u4ImtH0q4bNKJcU+j5nquQPExsZDwNadfVVJAVa9B8ib+MNrIuV/WRzEszQh
UXWLIaF6/Kd36DANDRjyyvXJoFfvQ2lPR6Gq0ExoG8G6mZFY3VUX5K3r0vW8yUxelYIOEWX6Pd/D
wKtPJO5Ir3lO9WIu10gPC/en7vXi4wn8SXSz4N7yIX0dzZQmL6OIfUmy1u2twNy+SjgSnvxTa4bZ
d6Ql1HgC0rjHIf9/zn5y7FmroI+0f5MTtUUm60wWj54yZarFmLEWuQxGuWS92GUOiFOKfjbgRUpo
4O5Pvmq3lxApc2dAm3OQfff7TNQwMseC6R//OkKki6/kvCGt26Fd8rb99bIGiLoOrJiYY4Isa3Kt
odsTLjv2ukko8WboJvtiqRe/3XjJD4qgrr0zacfjb2Db+Ai38A+qvx7gM8zCBFVE2/W9UmEfmRyO
GCgokYcqcHGyGMq6KjTP5Z08Cxm47SFNkquvbGBORCvvrtxMolTjayqE2Q9BcY0uH58Ohi3y3ETz
aVbuts+wk3cOinLHpe937YF0h4uo84Fvx93Dl76YM1GsbjHlnM/TtgKMnrz50l07BsllNdmhv7EO
BWmvwgYt5ZcMUsZH4Nw8inknl/V6n4i1MIJ/vX0wPTp3wA+oazX2D2fxJhT2klH3CV16HAlrS6sA
L4TGBbvJVamYdeKxAMVz3fERC2/mZLmSFl0WdoWkrlH6IhlQPTp/sTXL1IA1lw8OBKZyPykoOi7M
LX+9Pb1xcmYlm9muAkuDgV5gXrN6G5CxcXXHT02faY2BuiutPptyx2VjzOBx7SPZtkyUtAUhc2df
ifkqd9pF6iwV7uhI+akpdDdvR/KWLGAghFQsVGNIkNX1watr2EFavFYUT6FVjzx+pyLVVRQ2/y+1
9acVwTYgZGm1q4AxT+ezV97e/ms2drSGOctu2AZpd16JRQAND2Cp2lpCap/QW6QOYDtqus7Jp0aC
sLsIpoVcf0VqhrIOoBK7Uo+VwV7UII7rphCY5D7IUdh+TQN866VY6VFq0yRdOlXyLKZu0FmEKM+C
UUsTmBa3+U9Pv0sG5IM5gL1hPoWTJND+MfZqooc7jrfHpwKJOSvQJm8FUWQllkDBv842q7KeL2Z6
eEuOfMdDljIy224JXRJyDeCea4hbL/a2XPij5INTOhwBzoetEnZuQsq9ZerABNyfPx4+YB+9Id0O
vXnbGKQIPYegTCg65OykWqxQhPyS6xyMKKiiyjt1qD01+hBX5S/4QgBjmE2M9WVmTsdIf0ZEGbhX
ImLpOd8J2enaFzIkeX+Sun8WlBDA4LSHOr5q3Z8dg5WhLIu5WJHbWp3cdV+k5L6p8q6bhr3zpiVE
o3m2hlQvztHIpikznM2i+MNgck9WArgvxMVqTxvW5UUaGPexs3uRj9IziHGZpKOvmpz7jrtLpcR9
jbUnIJGAK3k/2pZ3gfkjzLeNaStB6rljiZqjqcT4kkTzu1lAed6145zVKJXRM/JRG86Egurf9Vz9
aXWGrvhTg5fuC97CB+Qy3UYf0+RbGxwOjNcCyG4uEGSywDdPIb9xczB6RBTKMSbUCFPLUFii+pp9
vAwsIZc4DDt8p83bFRKPFrDGa9M1LGVQc8ecwyq9awlxt6u+k2n7UKweD/K0rlkLHfEPNEcl08RV
rQHI5+S58t3wrRx0sKYQB0neuoCeWG8zVs3v5yRHoBsLsen4HXgRuWwPVOm9s2AdPACj4xcABT+z
V8R/d1k4Y1Sc8HIzPzZIgRqzVRVf/q36/hcXkV48uoMcjlrLMmGNJAmIjOIg8ElD2QUsuiUc4VzB
18IGMnMuCsxSpjsYeSc1s6FWzZNa8nqNDTgxTvZbjnifKE+bGaUxZBYGwbCwJdfKOBOFhelLD8eU
66qxAHW6DOlfOPufgsUFjaa5whX6gcSXvuu469/otr36y833OPII5t4hvd++n2ho1VamVmD6acsc
Rw7nitDbxHSoqtF8l76cJgNimfzcyhRD5hOu5ncbcBGEONqAQ4M/JsNhxOZ5LhJ2mU4OfXJCtW27
2t17vYxaWEEr6miunr1ZfBfj2fisjtMqJlnkBmSnIvFg+QFxkjhQsANoBDEWBNKZPo+O7gYuSawe
QcaEz31PEUeuToom/stoRYABMtSVKRE+8vfBRFtvd2FRUgvoD/46+x87+8mK/C9HFF24/zWROHMA
X/Wm8M4196TxgCnqTf6RJvRaHoU4FV0eManh976ZNO8fDSrAuLhgi3zUp2DT67jdD8YeviYGz/CN
1DwP/Mjb5thCsl0hp6NkjQCOWmzmofpWx5o7Lt71lHY2dY2yWi8/hhxwnpmjZQYEHTrtx8lMAj1b
oP2eHdwGRVEuKm7ejKq8BtfjrF5ZijYgEizr4+HixmvuXPpXngNp/nKH9RVBgHvqJHfxhzzu1c7s
0eva+zjN2MFYzOxcdPDAhSq8jdD6W0piuSyFG6yBRSjQATv7HyYSSCjqibph2yx5NTx40kKotL4n
CTtBMtvnhgZ7k7+KmwwKyD/ySsNVfqnw1fzVHiKA92ZRsL560mOjT57jWouOSGICYZ0B9RhsCDBG
6Fo8szoQPTID9/B+ItiUnV8Zy5hWHyitN5FbyRoUxS5hAEaCHmx7bfsC1III1xqNvddMw3/ParMi
EUGEPdQ4nuoZxmlzhJyH6nEXSbvnKad0SXQqip9Cxd38fPx1raTTUA/2QjjogTEgVQDKfi80dQza
5k6PiAn+xKXjcY4y6+CwALbNo5fYL3kteClJbI1Tim0lggd4RYe5GV00s4lrpcacmKw4n7ON4o3e
kFxcu/4FS9KEx7gk+rmYmCaJP1arRyjEq+VSD3oEphHCd508T/eVV5lSBCAS3SZ5wiI4CScEHqJy
L5KB/yvBHXIkgNZxjJPqEt3bouyB6yoMEtjdtzz2HikUaJ/iTM5nLTiMbDTZltiksgLsOpo7norW
Mv41okNi5w/9R2QFH27bI0PaJSeKdOdhmlQo2v8zSY09YwAx/nzwV4So5ms8+UXfQKuXNK3hS3gN
tlZUN3GR8bQ2hbVZGIfRIvGtIOXGni4kD2NOaqLBIEc1Af7FZ6BUql1C1+XTFCI6uBcIyJeRgAkX
6RF8cdd/CdsM5uqzbdWMYWO87fg/DG6ZAWPIlmIW44nClKRayjaIN0DvZ3lu5yFmOUUd0C+QWBaU
gmZQW06YoYnbxn+RI5BrutPGyT9yXlNBOOscSb/PNbzO+TFH0PzsOuU+WcQertCHz+ReeHLIchCi
hIgd96Ld2vCfAWeF98z201ehomwSuqpWnV/4tXdzAwiF5UGJawLSxrGPF2B5hWKeq3OfFBJ4MCa0
F/+MMzAmUHQVx2pNExGDPZFdoXJfoQeoCTrjwK0FxIxxS7obPrspiK0FTeRU8sE+kHIUHiusjx1d
MrwIvaeO0vJumH4XokqDNDV8leKw14RJ00Us1A778W8e5CYBvy/ii5RCMsLgKW+j6Wx8tLdSGarP
951nf0MX6JtMztnPaGedPpUUh2CFtNTqXlfcMWiDGtqHKKK7rkZmFU0zxJar3A7EzbO/0f1ZkxUz
lKP9p4NemnTjBNItaBJoZa2v7peuaIV3J1F06XkOnoeKjoRlyk7U9WK3n4HYKI+aNIF2IVat1FY7
/2ejFL9V3UuIjZYeuNKffAqcmGqOwXSHZ/alIS8+jDdg58MXojdg0vU/Gcu7ROYewR6N9cxJ/kW/
idMHI5+fQQACnE6TEcjo6mah2f1f3aVdYxjBg6MRb3VPz5FShpnTyOPl8bzG0unT63YcGJpivwMJ
p8TG6mtzMcf3jCxCZ3qdBgrzkOqifo2NuAw1cNucfZLFAhGCr3C9E8/dnP7SHdAAOjjaRf7GvIMz
s42lOfbUnss+jtT73X19Sq3KI+xFMNPIiRFRw+dN712Yh3Nh3x68ljhLBwlZczpd6c3T5aF4FGTo
QAl8Q1tua9msSz5N1u86gIIp0NrynfTw/MLwyvy7l6/8XCHhC9u8Tg5rAYW/GZnrBuhylr3nq86/
jMuZ4/cb/Ez/9ssdhDYKOPYK7TqK+sHh56w7+0wfUeUXmLxoEMpWAceUzA8PLg5BUwZ4n77OMXQ7
UU98IVWtw7GYESLplJ+yjDrveLkgcbkeRBb59SPjSuQ+tRV3yA7zHNC7aitHhv26VgNDsJpNu5An
ysDdlz4S8C8nqzI21m6NcvN2+ApJaHO5Wngb2drIydaQC17C5RDHIxqu7GrPEThqxagTYZprsMJm
dViEFNdg/JSvf49jM7J4lPQ5PMounvmmgYHbgpCTSTIRnBtdRwwZcgvEFMFuqpuG01dGcK2ig0et
4uEJmR/RRc6kLymgg0CJ7ifz1mxP4Dw7+oe8ovqC2QJw6I19Gi2nv/ZTpgjosQQkppsU7k1vijIy
twh3BiCO4K05AvVUhuKhImMFYVcRxh/hqXJIDFnkaxfM9/LAbdJGLWNMC6hsu/qJQnTYXCTB4Lc6
lJEUsX6OZmD/pR6L9qe5XZn6WGIqGZVRiOwp7RrtFEyq444vFi1uO/6KcBAlMxL928b5rMqWWpQv
Hy6YKI3yi0OmnU5cam5hOysep9rXoLOVZV/5Na/VDqojUj4DrH5kPtHhNiI6FyIENqSLcWqqNr7e
lCiqR7DHRpwLnj/d85xkixk5aj/glF7+7Lp3R0mTS3JqiNMhTjTRpnV4TEy8HKhGS0f+WBMK1Uca
zWi1WNZ+f2JfdVt3EL9gW7KpuOTG+xQfzCAgkHsL3FuruNzTMdWt0KmEI7y9PsaWcf0vmINSSiLU
ZB5Ko0egG7SLXInQbGouvaQ1kDjbf6M9p8PSCacWgEqy3xoNEkU+yByUH7dDdQoM8j2Eecf1sk9m
a4wZ8pk+A/eJx0poZT5t63Q5TJd7oqZU3i44ycpKdlL5DNfmrXlHdbEGO1Ap+SAZ+U627HJD86XB
2Kguv2dUQ6nla7YfV/m/ZVlJYHrBZuSs15W+OkK0r81mta2hMAxWqca7rwyyBWHZRHPZ7gWY9zD8
/NRk9RBSfxDQuj2nGomC2/TZWTkg43h6RWkwxw4o4DJBPu/IrNpIidc+zrhyJHfwJNSYFMadn0vz
Im3p9uo3AxcH25uelTKwOKWvsqHuR8tStQOXr7j4hRN1S4yPZiDXppOusuiCGO9bueyyudFRQL0K
G0UUYZpNs0Z4jENT7BgU/6lBHiDlsUFrSS1FS+ufFJh4jOmGmoQ/guvgDjx7yS9pqBWP9AmIplem
A8Tn7t1cNDLL7EGo07z2am9sFfmmaWMSz3DZQVbNM7vRPoexM5jJ4JFRNQqn641Gk31RNnR/GtpV
4BKIiTdT7AfaMyvIAIyeaI6dQcMjc7vP069CMT7eyE4vixfCmPQKlsY2gRyF7JCsKhSbh/CB9E0i
YRYM9i6iMfkeGpn2Xul9912pSdxkDHZI2UYXJ8RfcuGUrJ2kvUjJwbNTY58x8zU3e/PpETwAXaIW
Sog6yP/NmNmBNLTwYrpaHWHf16Lgper7ELuOfSX/RjMxOlmuCGLv5g/41Ws46uhlXzlCVjoy5neL
D7FgAsKLateO6+mBTv2bOkP9DkBkPB2JEZaPhxL0J3pL21j0hVLZRffcl3wXeJvd78oc5YJUr5+0
KeYLBx2BqHVaapo8FD9GZI2/a8WqPKpRWywDLw2vVdZ1ewWNRbxKF+yd7khuqE/W9eRpXKkrU8tA
8iCAO0zapQYVxF6XDTpbc4kZyKLoQBAzwiuamKgv0KLnCKnHTRd22B5uvqQl/uiJiIfMDzoIH8F7
ahgu+Ijos1z3wFdwNigGkqzpBr4auoSjVjYMesYndrht8kDfO39TE/v7eXANtGum316cxQ/L1p6/
TorpmFHD+n/S+03JGTrkVUrP24J4np/sIvXWiW6Y5JZCa//sLrC0xUttsBhSUgwxflYMtEFQq7SE
M49vO12WjFXrk9/oFGM6NfC4mVR2irjTAVS8kNk8/CdTkcgDdpyzpj4JM1umZpdcwY2J2EDxJ5no
NDdVgbK9HfDvYSVwM7UWrbCoFjP2i06D1/GDEbCylYfB8T7niYv/b3FVmzNj66gpwXkmET3t2GoZ
8P8ywUgxprNPECkXsrld7si1a9MgpO28soVdWlI4gnrqu9BIeySlHbboP1vnV/6V0VuRZwYERB6g
Pb3UcMDyu9MLAYZU6H9pkBW4w4KRCnj29Qebl4G1t65/F0SD3VNIl907padzMnpoX8vjZ4X/Ykkx
Wi/Kjb85mImP4jjYfVLrSSINdhwdKydVlqsXrjNnxgZi2vUDOIBNrNTlsUt/c3TlImwmcKQuSucl
Y9RPpviNIIVWuxDAblkJO2/BCb5Do1GylcEWJstUscraFhgRiSZK2T54yESWHgIcYzyiY0QsJo3F
1aA8ZpM5iW2Zs4z/Yk5eFknUjxT4uVj3Pvls5vwM+IOKhP9jETcCfbnQrVtOSp29+XRjwiARBFLk
sxhLPnwvtjhed2nKRqEBUQ6a98SDwkogNKk+ytESItrjECyhcAEKe3S7oJA+gyqJN/pNEyrNlZqy
uoOA4l0i1viu91GMlazp+cUvDnGnNOdKfSaLJNmA0fIor9haANzP2ROXcuMQCziVDEGjnedczfuf
DzsY386wdsG9DsMPymTJpw7Edxzw/4rACGMnPd/m6j/H4odfW1bwrx4r8iBmDoLBZQQRM0Y7J7xx
BfG4zyo5ubQWkmbslRvlxhvIUPicIHtnFOJApOlvU/KBHBLt6sQ1lGwbL/A4SBCavQPWsw8V8+hT
I54rGau6eNgCBHh/sm7mFOlLR06VwwMxdsKlW/cJ3cKVMaturxG7DLaN4ZBsd/ujpz00EkoDvby6
46b2M/tmXpBbXir5cI+q92ZvhCGphqrpM8m2p22AUKhIiTil917HGOvpD3fDxXrqVgxNdICj3yZ4
FDGc9rfAboD6pzx7GqGoE7zQWfzzoxbhDjd/XRAP7yF4r8aTjmgHHuCkUUoS2O4eiCpDDFL46JJf
nmIN66bi02ucuyOqsxN/52DKfoCZGW1KEYEi4m4GnBh7FtSFrVfTDLNNBUawRvYgx+cPPwMyCy5x
AIyuUEcPPv0XgIrLDdyri7Vj7+4E40US+ZbZXTQMwEueseWnpk/CHSg9Y/Tkz7UnzQVLlzD38jO8
hCS027+MfOt8v6dde7WmqOhNXQ7v5zAdYH7TIWnBXiw4EEYWB8JilmncPpdbl8rqJ+U4LjEo2en3
DhzFoaPpHkR0YjA802nh8DvY10gxyVNQRUXvw96buCTKveUTsj5AJrs69fZx6y3jth/sswqy02TN
+O0uA6JMLMQKK6L6Xn0Ks+FXfRr7Yo3I7xEyWfQXu+bb3X8MJGcFnZ+AanAHLw0vdO5r0L/FlZHL
4pergvTSYgoidE1Z3et3uq0JPPpvaEG3rAIonk0oSas85j1GmO97ala6JG5uwokdD2QFPYTpKvHH
Iavz1J1JOJ7Gzzxvr0rYVGHc8bf3ZEqfaygMtXZpWDWJOvDhE4sS9tebUNlflArzIIq1JeZe/gln
nddu2NvKHZeZx6BXHfwQDHdo/M5plBcc+4bWLf8KwuKIClJF1rzQapblB2UrxOnQABTJYP/4+sLl
GvNibDPNjMVs7qV1c1wt8qgCilJ/br18erH9nn2/O5u4lkrb6nkskwhAhI0dw4IqJtzWAQncYUzg
zM6h3dlbxh9Xv5EDogeyT8nUrsZInaYASPp6wZ8ozEIRG7EAiHRtW22TtoFNE1kRHESgGEiC7x3Y
TV+ypzw/sPqQ7MxXBpjiNXDcKtS+oNtDPvyT5hgsO4oqLS3LlxfkXoxOJSLf2mPf1oKkaXkcbQ4z
0n3PLQFBsDv3EtlbSCju0xYn9xK8PE7aK0kHclkJKBNXkugOmZSwNQZ8zG7H8CHPnqQwboYkn2fN
GZ9VfUMF1Jgfi6IvzjiqUuReEs3um78KaXOKJ2YzCS4Uct2qv61IrkvS/im9jTwfcfgZ4Vwf5ybf
mdYramrgiy+j5+neYBnIQ28fRC6a8mH7M0xwrOOiHCIgUf1OF491G7e7kz+QzzlGNKqwMidbCfFy
1t1PkvJpQuyOzxc+zmPDWzb1nC76nT8+dNNjHbTMSwyt+jwcTmCKdLXLOBrfFnuCjs+TUR8ZY7PO
zirapRsX7EjeqD9btbv1GkDpBiTxxB3UDD8hs0FF0UpfZKE8ss+NsTfYciUaqKrDLHbUPSmN7tgx
JmEWDQUv65Ye06lmnK40y4bkqO0LNFFOJ/11q1B1j4Q+fviiLWgimw13WNrBh6h3mQJodWDOyhqM
IWdXGJAYnmPeJi04qAQ0x+QZHD8Xx0hKhhezvq/jK8PmzR/eiIvgskhWGO586eY4XgQ0HOyHoYU7
ZLOPpIIh9NGZcLQAagT0njt5pUDaVOcGjZfEXN6TzbxN+xoA/v9tVUxACYZrIKboGZXol6ykYv1s
iCGFYW7Feejh3E6CQdQczGT61IYzpo8B2qFJwcgil56jE5qu3/6QkiHvqaWbgZMZk7tsxMCfBCwx
Tao7cn6UABimyuJLkKDEQz0yqkWQcM6pqWUU1tjADiDkzHxbywbJ4Eo8WQFManF+8BkbqA1ZHVur
ualqNtWThYbtxQgydT0HUZC1IKOmIEFf2TfrGEu8bHieOwoj72HGn768bCtM/pZcC966S4adUWfS
etSTfk+TRTIo+Jo7MB214fRRBX765t24weMJghi4H1yPrGpG+T+dmCZqgXDqjR/bqV4o7VAiT5lw
m5gRFG/dR1qH6Z4xN0bsCkGgasDVSGzQBaD44PY1BrVsIYgeGujOWRtIWWzpQMDHy5LSWnpm96HX
T4LMDkd66JYcy3ECyyOZfqf1XLzOT58xacpNvv/qTxEkGmsF9owLe7zbCAd+pktAvWgM9ZwH9O9J
ZYBtbRTm5pIrHsPUK5zMuHtcTF4k/6+y+c0+6QBliX0hq8zYYTnD5PLEQQoug8ttwAw+IuwGvYF1
Ls+eSWrqdtVWB41sPHy4h9QySP89jvbIRqsTn9RCsjQfpiAEY+z81qfa4+eWrnQ/BJo7pjoTlHJz
ZsGDmctCxl2SgwFeR2IBKE7MAUcWgP0+mm6nF/MFsLhe7TC7yhG+RE6FYMTzLLip9Ht9ODcgY+GN
uYaPvYAeaEhHeCqN1bsAdfzOgN3beO8JDT33mfXfMUEF01VfG3FkFwdhjSbIZ02EInqvS8S8v0sT
A461wGet9TcXl5MQXvBa5Rm7OKkEmgdvIdTWHtMrxz+aeJ/E9buwrA46wy4PMGZkz2hExiYO7pT0
NKsY/YVdbKWNZTo+v91F6AgtiStIlP7j3niY0OvPligFEzz8dXhLVHp4WPw1UIlCXzYlUNVuXZvZ
L6YW32Dmnp2PTG3Z4P4l7vt1gYe+5QvNaboH4evhVo6Flr3XEhCISJ9z9BqVpLTO8rmzUygxRvnx
kVoA6iC/Xrq8VXIsoC12f+oxiYQIca0hWtlV7tlTRxKJbw1TsF+uJJhr6Y7XX2CKWDCPwcwMHqbB
kF3wydQq6RQ+cwahi6KZzkpIJHsmPeKUSW3Fk5YiBazAW9UxJfyX4JhiJUE0sy4FqXi+RyXujwhE
FwTMGOH9+fXYawrbKRQgHDLM7nwbQxqumSgdwqlvFSFWy97+7D2e5/MbU2I77HYe3jSarVYPkIjn
i4Ti3pF4Mj1b5bHXNnF/qNqIGs/oS2rKrFZ8bFfxDMJoJXozGJALb/KcQ8BU4Tm685V+UPjCeoAl
G/jnDwZ3mHPLm6kzL+jozdGb3HkADnyk/aiwrdpyGuxrstqyHblrNd7hTbfExI7Sfmoe3T+rZiQr
WU5fRRvTl9QUQ0pXbS6/Wm2pS98Z+6qL0NGuppAnEMMilHJplVlC0x6cluE0uT7JNCkZxbTNlbbR
E0n8oxJ4d07jSlhuQeRA58EUugcz/7TcqQ+TV8nTYnRjHCdStbi59TnL0r6sOzQ6qK8+v6lInSzh
HtPLd5qR7Pp6JmusVYPodJ/gn9Ho9ENDUxXmMQGegMPnZvSYKmC3ew4K3d/cPyJqfzD5kmbAkrih
PedH3Z40PGrnZLfT8/9d37qXJScDOTobf8ezKwdTFFT/uKrCgVYF+nJMYSi+/Fw3pEHoCnrzD/29
AtYMdNHVARdz7n8Dg9qN0nJHROK+AAuotzaO6uhI9oZCV+VSj2yBWjTygzBAkKDqPi1zdClsxIAS
L+7oYTv70ONxP5Pv1V5af4PPoNIOhsOuUOM1SFRUDxlyq2eB6gUnb5KGQSJ1TAdwWMWpokPsHABw
f1RKNQ+Ou2jgMueu/Izw4n+MYI2NPDBkCd5F/r35EkSRIVrG9SV2CtPX4mhtpbACwO7fSdHz+c/I
dHkZ/E3eTOVjOuparoHQDnq0GI2rnnrSZFzN5PiTXU0cAyqB3xNaIC21KWEqrDpaCCclfBhqstfi
wquzoX16mt1bD7uF8xznXspig1NofTpotUkEMIqAmFVTFHasR0nSTQBcMum9ekb+d/iTcSxEe6gw
B+WicniQaUrfCk1qRrFnjW3tae0ejnMQ1mKIfedudLlgwbzhSsTK6PhtLm0r5SOcny3TETu1IqRZ
cG/bRFtWIL10jaxSoZ4JGNb9Sj9MC4z3ZaTCxqwGPvUDPY0haBk2/uT9RTe8eyrKDiBZuBodU0iz
sY+Fj2e6K4jeVH8ZFAHv5FvfeBNub3ibR5rG3RaOUvimBHKXJogNEYJfnDQJTHGCsWlGh00go7yM
+cDS7NuYnEFuzkCCBXFI/xZwPW0FiBRnHiAjYp5JgqQc0VhYN8fYhPwQTrC5UAKWo2BpPzyzR5Mu
UO/Pd1yVYU6mwzIWB63YZMzCHrEnzj+7iAgHm9Qd6C8BNs5/rttacae1fTlXDbcHwh1udC9uddWH
gZFwGw+/aACfAjWo/X0KrLuAJXgvz/Lem0aZjmu60A2gX8KXaxhbrd/pp/Wb3zUZkwbiZFbbx312
up9Bp+PfixRbs7JeuPY8SqtiJPmK6l76eKd6wCYnJP4MUgNMvaylgYAe5fFzPVsKg+je3lvSqjVZ
B/B2kZhQsQyzlu7q0CTbfTzvmFx2ycad+xpvzTDQl9KZIpTYxtfVXwwAN3ktYVANLiG7skFgd6A0
eW4ZU3q94uwb5AZ6LE3fAbF9O5VoNmB2180mIdTG4R2bKGXhz0q8tTkf8xvIVFabZUepHTwq5Agp
PpO2xpDDvHbM3PRR/FehskAKmMcwSDSxDBa/BdU5KLq/9YcWdwhxrVnfmd5w1hi2vsAdHSiz9KG3
KO3wxsnHzzSLQCB5ca/+3Nr583xeXMDZmcw9zf1pwRihk3U+A85B6vVfcpiUxB8neEIcb6PhPC7U
E/yGYkFHJUT344KRZlPVLTDEs4PfIfLEanBpKZG9THnIacARQqjfsXEA1G5vzn7xmd3onIb6hCoP
zyr32bWIFv+VVTec/ByZoTh9ehwSQgjtWx4g36jDV1P5PBrXFTFLzl3Go2i6eai1l8zoX31hInNq
Cau+V9HFpO3vv529W0BsQ8Ufiy7AIFQF4mJPzeYVHZ0FDAuihteFMPelUmTzbLhGpwlu6B9paHHj
QVqun2f6XSI58tf7fJoCVuh3LH5pg0AaFRLuaKVpnU+Ps6814fsuY+YCJ6NaRqfdGci6IOMpW04g
1q6hxjbPXM5uuJY3rtdebDHl5WSPcsMY7xH8D//62nLe5NT3rjBx1rHaeXRUyyFDF6E1xq9awgyU
Vnh8B6HG9lJdBY4Tbn2kfMoWYwtkhMX8FLrmPfB0YrRUTj+WGqh8lahDUmA8qhWMAT6h1L7aCmTj
VemjlKhA5fyO3yER8qwv76RCCjamy4s8tQGdLCKkvBiOBKDMnLspZ1I2dK4xat2u+J5UEhRtoi59
DRrWTXw2GhDNN87WZ7aY2NKJejxu4dU6AalG9IMQo9U/NYoZEm8bo5ADOFED7u8/AVbvmshZmvwE
+7bKPqtYQ6Lmxdtb7aH6uSAlEVcPZ9hXfNQyNY9GudO8sEs7o6LZZc3Kw6MmtatopKyD6Y3TVsYG
LU0PR+bmhgvcncBTmp88s9gflrU2cGaQOviGUGUAam0tJUshXDtjnurAFgVNqiql2Pm4KjrFCjTo
O/LR0pMvHSImbgU7S9lLDWQk007+i2JAxdiCaekKnZ1Pz+Q0sGqg7RQnqxR5WFQJv3bTcJLAqoS6
+ocK/UmZRbvIzCaa8hQzjIOyUCS4vIjKGtNEmUJW99LTcxW0cNeVs6lVnTCVGV4GBKGuQSalZvEK
PfK63hC/uqP7gR0N/55G+xsVsAP5mr3J47752gSr8QKf7CS1JPWv8v2PpSkeDckwmZ7d4erUn6qw
mF8TlCulcgzC4WukdwrBTgHyJiiGBGpMd0y9hDoqP0PbDkx8QtycKNyCLCmKlS8BuwGKoaltGmgm
uWKTDHl+lPpskjcnygO1T8Ncw2erqHb9SvWxhQ8oGEbodtNIA6Xm8JGFs5wiA9QVIxiq965aT5v3
1qHryo0LJIVYdHvVTstqj+SrZk7ym6Xox7G+6I19C6ituDtedOxOAbtimaN6rN3lrRbNyFn4Fy97
fXaVc9FsAcIWHxVTWNljD8GHMTBDRy6KIOjw9pMe4RUjt/PjOKXCHbLKo0I/L06aA2tuN7ZRwh/O
IQ0o0Ay5dkUoHOEyE6Jm8tizjmQf6ScnAVuIw6GZIyEvcJHP7sbnJrcLHaajpFbYFxzhln3jr8Lf
bIzOw1+ba7WJgnmpG6qRT7SvcXU8/hJVBsMPBAQSdPyHBw4/srHwh9KI+b0uYESmfhKGJU5kkvGg
/odseGSDP7DMI/5VZOAW6rci0+UNC2wfvxHfA0kuxBrd2ZdduvCkfWo1PeARPlWIhmCxoSiNEPky
13Y46q38doCz7vCKHm4jY+QDgXUUl4jn2VCxYw2w9/UlZqQoVji9xbozwXNllpE3nUgXg9RRnlOo
htXvo03ACWUMnJKGpbwXNpgHRm2nCfxi5x7rn9Ur6eFi5Gem7YpZ2uZ4vjGja0dRCnIJPlGGJQ5J
bYwFijuE8G4Ftt0q1Ipe2h59a1tm2yiKyZJvm6ZjGOR5XL9e9Jwn1lRqSSyZjRPX2+cvon7gn+kw
LeWPJOmjrooyjV3v1mpZQph+r8xHZ/iWUtIOpJTzVYSAIsG73F79XLezwnwQjScAbWxRiJ21W8J8
GvjF0K6A8BfpqGm4ZQK9VDKHkwYvCGLW7iym5KkuIZRR/QJcm9HjHxXxluFGFPvCEwpbvdcA7Sjl
3z3CJOYUhJ22clHRhMTyryVS6ivNYLkJhLasjwj0fln5ILMOFwM1ZLrvbox7mQDX478OBGSPfaqE
Xy2KpXuCPYsKqmLtleo++Hf2a/mwo8nYSWdrSVr3J+0z6Qo/pjRy/PLKkN+p/WaG2tIgxZtCq8HD
gHaxVq9ufNapzbcwogmxDy2JZlxNrXckDE4Dz+9V/K0BaHuoLhajwljXfN4yS+BR0VMCyFanSOxb
OjcWn7zsvCS0x34GCvlctyZTDe5VNxcv5PUmDU+sP1cwJqJKwLdHCQE18h7TgGJtEtxjKRYGCyKR
u1c/3CVCWOtPJ8vI72+wmzNhvZzSZDARP2/vNC0djOSpjQjl8TVPXLsu+fRpPV4UIIZFt3oxfTjW
U/+P4vijWindge6nygjAO4uD1i03sybKHM85hEED01KiB2DsaWBspghlQONJTksk4/y6E0gZq4i5
8q093oM+Y2pD5Pai33LEQardHo6YeatF1Mw05nqPjvOJQi+3WcpyWYMzpxSXlMvaSm9YKTyPonBl
qnFB5PAv7CWFk2cdw7kzpEHxTyxUnMjJCOMp1PqMxR2oW69pqH05mlVzTPLslyBSk3kt+nN8YHtJ
kfBoXqLTNXVXXnOedYbVb4baz+2H8/MFZ12kqg1qG9wQzOHny0FVBZbYy5DIGOF/u6OSYIBCeo3u
N+3DL7HTYTYV+t8a3ay4Zpvs0nZswLk41D5WGxbt6IodQRJ8F7emRlk1llkQY85cYzA3PFrRYssg
Eitkjg6nc6XGI3vwREJm3Eg0CaaL9edVTadbv7P0TJ4wBh3vrBviIE5UwGluFq/3vCNQET4rf3tp
/bJvScv4Z9ON/c4ouRjGbK7V6sFGg4K0MuD6jpkRGwi8xFfxGj3YgICOjVPC8V0iBNWrsd6h58AB
InVzahz9zkYgE5L2xcEB5wz6KImfUuJ8wE0Zk2pDQm9OGvkFssv5DplZl1Q7nHvqvZsd6CjTp3j+
5yxXGiSNN83j1A61j9Jz/JqaLWre+PkhGHx46zbj1SXXplM83CwPTAv7cr3easUGIN/h0HOA+2YV
bXm8HALgwj6fLBbn6AWhETz/jZA31raqEYgZDWcrx7byht+GYn0F4hwWqWup+b5ksXu6I9wSp5yt
uX/aqxweVyrKsE7L8Mg0EBaf9ueHJwwTcvqXaPGgAXq2qb+PxcFWym1MI1+MGxFawnp4WIAPCGHx
vS+WorlP0/JE5zs0EwL9jwByV2WXoAJHaBax8RawknYH8T2pio9wAVpmX7npJtDwpqyytR/Firgj
wghdYAldgImDWqvTux5xh1CCF7CHaM/ghrquIN6YKChQg39jBAGKPDiyLG5XBWz8N99N8IY6f26h
TYJHkyYxPNokQnmeyHrJ3EKA0cBdYBkb29tq9gV9l2nhMf79kMrzQZyHiufi7i1N31L7imOaRQKF
CVI6hSXqrxo4XboHnIRyrwBp1FqQzDu6DjqI2ymkW8ViFiIX9SAG7AbgCEjn3jltwrK8/y7miD2m
GrXO6Kb5Aw6Kis/wT3UuggWuqDPNfAembX0k7YGoXNG/rZK9Rahsh9Ve6PK+HtZiP4vayoMJRONQ
W0OUtrrrg/bb6SAsZJbcFEJwLOUsXmzBnhedj5M+NbmMaSKsywAVDBl9wWmtMy4yUpx+A+g4XsWt
aX4MVbeWK8MLcvZzyC8JIoUyyzF6E0cenUyuwGm7gQEA5dUFj80VeoNMKq1n2/85vus6wgQjLsx/
JLlh8frHX7TfGlCaoG3frbRKPQDMPtnFZm2TRCkDe6XUNmG9Da+PweScE/lgOp9xb2Sodr0KuRIG
hnQPP5pnyhPtoFPW+TNz5k2Wvg57rUCY7w59gBCKcDEnKF27qkgaSm3Yk+w0k6uGnNXCbjPD1xPT
YZrBIG1Ifg0VENWkQrIzJKtLYzMpQ4WItbyFwRHXsymBrxuCfTjZvKjLI7qIk1D6JxoeIJeWtolb
ZWVxoBdvnoloQV1NLyYFBnlKe9UmufRoo0cIY6MeGIMiuG3WxAzzKcElW878riDgHugS0qrskjjz
b91Fg0kiJiDTrw64QYrI1SGVysM6zEahSG9iaCf383R1t6zX0DbcR/aLQ0gU1Cw5S8xo6PZvhqnB
z5z2afwihxW4w0S5HzrwbRzHWqneseRA19YmYPCtuFCl7PXPAXJjY2YZLhXlL4hN1MxOPrdF2Nnl
DZooYkFnH8nQyfy5Hs8EqsSJBmHAgiN53G4a45ZbN4gS1fFst5BZYPHjz2kZ8mnsjZIc0JP3CVGE
kuXwOVbHyqsIajll/LpHqqUEUBgEhzEg5VEK0IqL14pnxtVCVSi8Z0jwWz81IsvMCFBibP3Huoxg
PzTuDv1y9hS4qVAC8xRDJf2adZv3XyuDnjvDDo2NKV8NALneLUFjRZeZxKCIP9BbB/ywJAp3gLxa
C6uI9uSUOkJhzWgEN9O3EqZiaFmw7xJTVBv0n9lvzEm5qcoLuG+I7f5xqHFktqeK1SrFp7UDK5P3
WwOtQK3YGboyibFJhu/fWly+rdBtzw8B9JZFjW7oiYGHX+ypi7BhePAqRpISphqQYP/WsmbojUiK
xZhTzsJnEu8OOhiF34JpynCnWvpFr15JKdFnT4wvBxQBBWn2gO+9bnA+XSUuB08DaQczPWZFQbVj
TIP5O6MjQBBVAmQg1BY4j5EcrBv+NHhD27kP9GK5U1+WY5nots+Gn4ypOC82j2bsCiQW/Epby5jO
S1uDTxGF6lBYEufGQAPQtk3q6HZTGbeyPibBEu4b/5D5n4CwRnyjugyouEmDnW2B5ZLeDZ0O80+m
jZtPYwdBidXEQNE8q0FdkU2E4t6cWyXDDhKYYQvRRtp/mJbRYEzhJbuElsgtmh0w9GOFlryzg9OW
LKryOhYS9r8USGkEqUx4mk2JhMdQI2beQeBNNqCh9IAq4f9/CMj9LF+KbR1Y0/UNutoeEgdpY5f3
Hey6hR8aaGBB/q2kKm5OmH1w1VG8wyQ7dzMrIcyOxhKV5rft2AXnjurdZGfd3bicWfvOMhIv644a
V+YtI/74Wd6nEEKJ4UJiGvsBpFQK0VTnr2jLBuvZPXuu6HOCpZfsjsm2kP3NeQ8DFWP9In210MHB
zSbuvj2qHl83KLYAMCYgVDNWMGVjeueia8IkTBnCmnVOv4A9H+QSK379Z99K+3C3z/yfel+ZL5oh
1eLcc9MSptZsrey0HGFIQmm1etLh3LPY2WTgAFFyco1q1Qt1EXItSbAgzAIqx04m21WGjOspDt6v
aebu+kZ02pw8ByPmmCrou57tOrzjod74fVkxvo+A1eSmaal0n4AZxko/oYQ47TNvveLT0A/TiESa
0aJawE/Bk+OrtfKzPn8zXX/2S2VihvK0J+Sf0ZzmM/3f5fHe6Une+T5qdfZceeQxoC1MmWQnmr5U
3/xbvrOKRxtJc1DSprpYBY4LER7gWxS9FxXQJltxuiug+MvPreniwSlRSSl2PRWWs1PGImv8wVKQ
zJFOFuVGec/TYk7MkROD7fmOftNtlY0/CIHI6a4Uljc9O1X9XY/BURSwt/3+V4MbNfJgH/iEMFhe
FFnDyrHG+4oKngAjBr4ylWKLYahC2VW942lfKzddpu7ZhPA6Fnh/AAQR1giY7QX9OUYCUlr+IRpk
oD7D0ex4PxI7wWIJrcmoCl0i8AlZqoBZIofpI8XNJuXK3S/G3zRhxL9APFq4iCfzLcJevAe2RDgu
BqNDBZgpMcaCSf01lGz9aaTrq+fGMSven/jCZDaluTdrf7e4kSA/xZkhefqGNRgTvmu2V3JsMu6T
zYegERrlYuleBOv6Z9ifqQyYIWSZUyv6x7/MibI6qxa7AozRmtR1vNCwOB8eY4WAhYtr1jUYAZ20
IiPqL/I8dDxMRdi/MhIBJslOnfs6w1Js5t93VuZtQvsGjMDaSW2pVGK0+lsCDXtM5njgGZqeTPrQ
tnDa5yypXOiARmAAk7xEKsfVezvdvFGP5X4v/Lus17+rDFbB+Dgsd1GKMvlf9hVBU/jVOesgqCDV
dImka41wEiV+9iRYOTu5lxWO7ZMaJaTw9tCA49XgPgtTYItrD3akhD4YbKqG5VsjRjhM4MUaWsIL
1VlsL0dwdE492EwO91eYXfQNXb8xwYRD3DjNBtSznP69KdNYt7V+a+rMWX7FVtcZ4buIJiGH3AYM
wH6ifb6clT405xADvK8Attuw7lxhbk3KCP845HZDqOvhNtORob7y9WJO0qXVPIXNewNpCtVvy2da
T2DwdQTdR6HyPaW3cFFpNyDyUBeWwqcTAqKYqoDqAHcnVZ9QloGMcVXhSHXkvgYEiqj7yB7XZdP3
ZecrapHG2kBbZfksuPaPp2/uTwgZsfu4fLyQT00F1lajowHCX3WlHoY6sZa4uc2L31JQfHwUOW4I
AYmg8LFhW0qzDywUKcRdriv7TAM2KIk7BmLjhFF7+/ehpoFbLWy4wrll/6BHoIEiEpUqx8U8grnJ
1/pWpa2rK6fs78WjECYpTu6b2FQtso2tgpqZjCTirPr8bvnUsybuk/2Ybewp7fFL9/7/6GJtMWMS
S5X40y2L0xXiXe8YQu8LWDFNt1oz5ZeKQsSNsPobNgk00bAUWADdg2zMy7USau16hiueTBgx6mqO
pTR8iHH5UxUP6Li2V8vsJRpZeYaeR2AQTgFhG6MM9PW3150EOVpeUUtbMMapX5GLhQwR4Qmq58J3
UrqTIkkl5O4nxtFdxk1Fd/pSCGjlfzmkazDFxnHB1S+nAgGve2v8u1wF0Wt1XxcsO1diPiEYRv8z
5lLf8wzT7UoNs0Z425uhxU/IBagZoBDnTk+ynCQrDQwSKxMhfF7E1fbvbI0SBeMdXBTuS9dEUsIx
hQuU4Akxa13KZ3mAeuMBsq5T2Exy0cIPmxeCFUYjNrEdAIn2lCgf4cxFwJXClxvNrbQsxRiJU++A
ElkVHY85Z3XIhkpF5EbvIUHV5UCZxjNQfEywSLxU/mBn2cswRhOgEvXcx/1K6OEO+1L967P4yeKN
HbKAonoCP8DNZ0kcViqoyynQDfdTMf4MqQ9b51SUC08biwAHVkVv8RiRsvRwpxB/EVRo3J5w9KjY
k+FLPzslcUBMcPv2m3/1cXRRqZID9/rsJJBy8yu1Giz1PLUIgXqGQBSq283vdCVM1sgqJr+QCdzy
IyDzb1LDslQnE9YjHrCPkCO355gz8ZNTkO6qxurDFNnPVRXC55nrANzOKG4kbDJW5PknHYo81dl2
VXEwWGvvvNtsqPTnn+jZp9ohwbD+ZOEQ0q+uSR81GRL821cgK0JwgfpNqhkrrWWHHNxkvSxDs3vy
IYN9d3ufnTmMEwENW4Lc62En2B7RyWeaKqzX/y9pUmPbbnosOCbR3HKFj01dRvic9P9xq1Fb/aKa
irlWZouSRS3skBHL823GhSzxFFt5KPBlkONKupdsyInpo9RuPiGOYQQcP0u2+46rXdmA1N2VNj7e
OWmCf1tBm8Xg4zkv49Y0L5zllTeLlh2WtNAT/5b17CNykf1VIHk155ezlWrzJrY5PFgZe7IIrIIH
PjVBXhjq3gI9zKvDziB/IiHwv0X5Ex/jaWfaozVnyc52KELDW+zF3nGkGrHJteWZRjjrUU/qNc0K
/7BDeIG4c4YEVRxXkLRji4+gJGTbBhBk+mhSPKmgPCdIqTzpI1EsBixKrqRwOvdMXvhTSNYcJ4/m
9ss588k3oYG8DYM4+tmBv/H4UKuj33SzrNmJbS/k9CZmoWVc/p+yEQfJ1RFIGaLMr98Tt8CBI1hq
8lKAW8oSVsh2eARiNpvlbNAqSBi3J+kcdFubZqk0WPwHirCK/gWHnLV4YVtWAkyDzWMywGrlrnVI
Drg+FxalNGZQ6r4365mEamgVR4C9ZRCP8kVR1sXYRRf87FrSGRptyCm6L6Y5Mp7S2z6hRufIkzUV
X3INq6vVOUKrvxgJXNfHYBmisDGtreYFmZkiPgNGK9rAngfWyMMM7lLc5AYf0dsx/dJwJHFHfZ4R
DFIaND9V0WW5gBg8Iz5umawuB9uB6852xxqyeCZeMWLHlOLc3EVJpNORH7+lW8sxM57bNn+crAYa
pXtA5iZHABDvvm64EGxaNKAiYbN1AYoiXbYbIMOPVxnF04tHRdBRdi2qtMspfP4bM0an7eUjpBzn
mORhnXOU40c1uGYXOI9PRhbqBpCTqNXhlVQj/vfOsire4KZ20gxnExo11SlA0k5JVhqRWqSu0xLY
QBdblBgEn5y5AfUObLZ/rTNng14+5Oni6o0Ge1p9J5uGRY2QSTp2h0zCDnsoPpMFNfgFbxdjn/29
8FMaT1Wh1CzLXdAGkk7xdWdFo51fOESI5vsPvC+9znuwhsX97zGwBZerB4f2avDro9ps477hq7co
URMsXl6xZe/qD/y/pvjw0Ww6YXRt1CmJ0eGpqzqUYgAfPCnaVlKXTNF4VgsTRZWSkIYS6zz7ZN6j
AnCS+AjKYdK681uzJ3eqCcRongy8/Oy5pXysoK3tn2b9m+9L+V2wxpYpZmE9VTozn2+Grt1p6isN
U/Qjdn5en3bK80f6pguYDAW5I4XuDkmrgGiw3gb3Yrhqd7cu/LTyLjb7u0bF6xfF+s0N+b7U3RLx
sfGAX7asQfpf5DoNVZPsor/5YUbONywCYdajc6/pL/C7PD2ETHl9FtNQiqbJCEqwouNSwiY9XZA8
sogN5bv43A/sW18pFt6KYhuz+TA7Kb0KIftIC2ERbA1NnBdW2nVAR2Te3mF1MRH1CiWRLAFl35fa
HpKgVwvQKcJEPA1TyvQc2j5fGP97mZsBmBmqK2nrcx8599zYfiBmzJ3lq5AjAGHqqwOtPp1Qjq7r
/WqRCwV9Jj/bBvIRzLcFNyMPLQ6BehPvj1xdtMWDXILkjuCOSzHTKiz+OevExWsr3qYVjVhCyKZO
+wYHQN46Nq9T3lDpkRRAZ3092SFusBsNgC4TMl3V1ogZMOiZXR15hqRMK9iTiGnBSOX6Fe8xFbFz
9/0pWuw51HSjFt4n+iGS8xkeB+PiuPY6bLocB39yISWvrIXnJbaHdaYV45lT1PjZPcmIixdhMoql
B9DrYk1OP2WFWizE0BfWx8bUjWv53gp3qxYN2ub5sK7wCNQIt2pKQVPjCDG5JXg889rcdEAvJd/Y
aY+I9+QAbtzg6T3ECBj/pHc8FLK5toatH+UBdgZiSxYiors2Mv7F7voSo5XpW/QFzlwF9ruHqd+U
NR7wPN9qWsALMRdAlgga08EAEqZBdE5SmFui9flbMnGGpxBdQwERSbwdfbT9NKB+3EVl2dbrtvuG
vjoTENuz2fLOzbFqkMdrePgdvFPjYtSvy3YfIUBZQu7VheUibkxJJorY5NCPRMLlaNgK9dNNzFVn
KC1GeEO5tJFEmhkcG0zkIef1p1IYzoKdNaAhM5M6tw3lLjetEotJOBEsAJjQnBthESHM5VvF8QiS
X6FcBvbF7yK+C390i9Kxadxar/VO5HvY20t+rSsplmuFZyTSQBkgGyPRnKGI+tQgfCMdYz1oHfIu
P4P5ANxipeI1ZvmM1HJytQ61Y36TxnsHGtsuX5skCrUNM4SNohWXGT42CjOSmaaiVCEBblAlfPJ1
G3WnDmixaHMglYppb6vHB0uIlrxQ/7PXEllWLmWrZeQYvD6W3Vum+Fh3RmpLiLeIT7m/FZob7g/r
itox6GpNGq8OZD9mW2ho301Ckmt6NHYmzFP+nt/DxrkgQfUKi2yNyDgFle4vJl7za8/Z4jQ1o/Ku
Wqn2VbNs1yumuzC2ZA7ostnZs3zLOGMs09nf0lk7wOoyAOiQEj3X4AyrQ+ilOIbqYIjcuIUT4tls
4KuNwIJg5yyoM/5GBY3Mj0FN1HsH8bpzft46WOci/pDBiuuaprs2yidzs9F3cyJDzecOTVJ8cL7J
NnFOK9IhThF2e6mQ070oKNAn0i2g/Dr+ZnB081eciFe2n129Ao9robBKazo7yg8LT0OfJfB26rgy
qIfUZ9r6G1C+tntmlwjuwzzN
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n810_7;
wire n356_4;
wire n356_5;
wire n581_7;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_14;
wire n268_12;
wire n271_14;
wire n529_10;
wire n468_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire n259_14;
wire n316_13;
wire n353_9;
wire n810_9;
wire n468_18;
wire n259_16;
wire n302_5;
wire n10_8;
wire n544_9;
wire n527_15;
wire n383_6;
wire n468_20;
wire n810_11;
wire n387_5;
wire n356_7;
wire n468_22;
wire n471_13;
wire n271_16;
wire n544_11;
wire n529_12;
wire n265_18;
wire n544_13;
wire n268_14;
wire n523_26;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire ff_sdr_address_9_7;
wire n917_6;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_8) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_11) 
);
defparam n291_s0.INIT=16'h0100;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n371_4) 
);
defparam n390_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n523_26),
    .I1(O_sdram_addr_d_5),
    .I2(n544_11),
    .I3(n544_9) 
);
defparam n544_s1.INIT=16'h004F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n356_4),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_12),
    .I1(n262_14),
    .I2(n262_15),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_18),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n262_14) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_18),
    .I2(n468_20),
    .I3(n468_22) 
);
defparam n468_s5.INIT=16'hFF07;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n468_22) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n468_22) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n468_22) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n468_22) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_8) 
);
defparam n20_s1.INIT=8'h40;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_20) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n544_9) 
);
defparam n526_s10.INIT=8'hF8;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(n259_14),
    .I2(ff_main_state[4]),
    .I3(n262_14) 
);
defparam n259_s9.INIT=16'h7800;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n10_8),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n262_s10.INIT=8'h01;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT3 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n265_s10.INIT=8'h80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h0007;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT4 n468_s11 (
    .F(n468_18),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n468_s11.INIT=16'h0EEE;
  LUT3 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_13) 
);
defparam n259_s11.INIT=8'hF8;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_11),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n10_s3 (
    .F(n10_8),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam n10_s3.INIT=16'h0400;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(n356_5),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_sdr_ready) 
);
defparam n527_s8.INIT=16'h00DF;
  LUT3 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n383_s2.INIT=8'hB0;
  LUT4 n468_s12 (
    .F(n468_20),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n371_4) 
);
defparam n468_s12.INIT=16'hFE00;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s6.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n468_s13 (
    .F(n468_22),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n468_s13.INIT=16'h0002;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s11.INIT=16'h1011;
  LUT4 n544_s6 (
    .F(n544_11),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_col_address[5]),
    .I3(n544_13) 
);
defparam n544_s6.INIT=16'hBF00;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n265_s12 (
    .F(n265_18),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s12.INIT=16'h7077;
  LUT4 n544_s7 (
    .F(n544_13),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(ff_row_address[5]),
    .I3(ff_sdr_ready) 
);
defparam n544_s7.INIT=16'h7F00;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(n265_14),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h0007;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(n581_6) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'h8F88;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_8) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_8),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_6) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n124_6;
wire n124_7;
wire n131_6;
wire n132_7;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n112_89;
wire n172_5;
wire n128_8;
wire n131_8;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n132_10;
wire n103_93;
wire n102_96;
wire n105_92;
wire n114_91;
wire n128_10;
wire n132_12;
wire n131_10;
wire n172_7;
wire ff_sending_10;
wire n108_84;
wire n135_9;
wire ff_state_5_10;
wire ff_sending_12;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n119_88;
wire n128_12;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_7),
    .I1(n124_6),
    .I2(n124_7),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'h3F80;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n128_5),
    .I1(ff_count[12]),
    .I2(n124_6),
    .I3(ff_count[13]) 
);
defparam n125_s2.INIT=16'hCF20;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_12),
    .I1(n172_7),
    .I2(ff_count[10]),
    .I3(n128_10) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(ff_count[7]),
    .I2(n131_10) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_10),
    .I1(n132_7),
    .I2(n124_6),
    .I3(n132_12) 
);
defparam n132_s2.INIT=16'h7F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n131_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT3 n135_s2 (
    .F(n135_5),
    .I0(n135_6),
    .I1(n132_7),
    .I2(n135_9) 
);
defparam n135_s2.INIT=8'hCA;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_6) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_88),
    .I1(ff_count[4]),
    .I2(n133_6),
    .I3(n135_9) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n119_88),
    .I2(n124_6),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h7F00;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_88),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n135_9) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n128_12),
    .I1(ff_send_data_23_9),
    .I2(ff_send_data_23_10),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n135_9) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(ff_count[14]),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n124_6) 
);
defparam n111_s81.INIT=16'h0EF0;
  LUT3 n112_s80 (
    .F(n112_88),
    .I0(n132_10),
    .I1(ff_count[11]),
    .I2(n112_89) 
);
defparam n112_s80.INIT=8'h1C;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n128_12),
    .I1(ff_count[10]),
    .I2(ff_count[9]),
    .I3(n114_91) 
);
defparam n114_s80.INIT=16'h0DF0;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_10),
    .I2(n135_9),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT2 n124_s3 (
    .F(n124_6),
    .I0(ff_count[11]),
    .I1(n112_89) 
);
defparam n124_s3.INIT=4'h4;
  LUT2 n124_s4 (
    .F(n124_7),
    .I0(ff_count[12]),
    .I1(ff_count[13]) 
);
defparam n124_s4.INIT=4'h1;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(n172_7),
    .I1(n112_89),
    .I2(n128_12) 
);
defparam n131_s3.INIT=8'h40;
  LUT4 n132_s4 (
    .F(n132_7),
    .I0(n104_92),
    .I1(n172_5),
    .I2(ff_send_data[23]),
    .I3(ff_state[0]) 
);
defparam n132_s4.INIT=16'h0DCC;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'hFE01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT3 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n103_93),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=8'h10;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(n131_8) 
);
defparam ff_send_data_23_s5.INIT=16'h0100;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n132_10),
    .I3(ff_sending_10) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n112_s81 (
    .F(n112_89),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n131_10),
    .I3(n128_8) 
);
defparam n112_s81.INIT=16'h1000;
  LUT3 n172_s2 (
    .F(n172_5),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam n172_s2.INIT=8'h10;
  LUT2 n128_s5 (
    .F(n128_8),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n128_s5.INIT=4'h1;
  LUT2 n131_s5 (
    .F(n131_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n131_s5.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h0100;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[6]),
    .I1(ff_count[7]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s7.INIT=16'h1000;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(ff_count[14]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n132_s6.INIT=8'h01;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT3 n114_s82 (
    .F(n114_91),
    .I0(n131_10),
    .I1(ff_count[7]),
    .I2(ff_count[8]) 
);
defparam n114_s82.INIT=8'h02;
  LUT4 n128_s6 (
    .F(n128_10),
    .I0(ff_count[9]),
    .I1(n131_10),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s6.INIT=16'h0004;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(n133_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n132_s7.INIT=16'hFD02;
  LUT4 n131_s6 (
    .F(n131_10),
    .I0(ff_count[6]),
    .I1(n133_6),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam n131_s6.INIT=16'h0004;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s3.INIT=16'h0100;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_sending_s6.INIT=16'h1000;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n135_s5 (
    .F(n135_9),
    .I0(ff_count[11]),
    .I1(n112_89),
    .I2(n132_10) 
);
defparam n135_s5.INIT=8'h40;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(ff_led_9),
    .I1(n132_10),
    .I2(ff_count[11]),
    .I3(n112_89) 
);
defparam ff_state_5_s5.INIT=16'h0400;
  LUT4 ff_sending_s7 (
    .F(ff_sending_12),
    .I0(ff_count[11]),
    .I1(n112_89),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s7.INIT=16'hFF40;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_7),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_7) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s81.INIT=16'h1500;
  LUT4 n128_s7 (
    .F(n128_12),
    .I0(ff_count[11]),
    .I1(ff_count[14]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n128_s7.INIT=16'h0001;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_12),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n46_7;
wire n472_6;
wire n298_11;
wire n240_11;
wire n51_9;
wire n54_9;
wire n57_9;
wire n60_9;
wire n65_9;
wire n45_9;
wire n43_8;
wire ff_blue_5_7;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_5),
    .I1(n472_4),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s3.INIT=16'hF8FF;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_9),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_9),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_9),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n54_9),
    .I1(n48_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_9) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_9),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT2 n472_s1 (
    .F(n472_4),
    .I0(n54_9),
    .I1(n472_6) 
);
defparam n472_s1.INIT=4'h8;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT2 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n50_7) 
);
defparam n49_s2.INIT=4'h4;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]),
    .I2(n50_7) 
);
defparam n48_s2.INIT=8'h10;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]),
    .I2(ff_counter[19]),
    .I3(n50_7) 
);
defparam n47_s2.INIT=16'h0100;
  LUT2 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n47_7) 
);
defparam n46_s2.INIT=4'h4;
  LUT4 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(ff_counter[23]),
    .I3(n46_7) 
);
defparam n472_s3.INIT=16'h0100;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_9),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n57_s3 (
    .F(n57_9),
    .I0(ff_counter[9]),
    .I1(n60_9),
    .I2(ff_counter[7]),
    .I3(ff_counter[8]) 
);
defparam n57_s3.INIT=16'h0004;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(ff_counter[21]),
    .I1(n54_9),
    .I2(ff_counter[20]),
    .I3(n47_7) 
);
defparam n45_s3.INIT=16'h0400;
  LUT4 n43_s2 (
    .F(n43_8),
    .I0(n605_3),
    .I1(n54_9),
    .I2(n472_6),
    .I3(ff_counter[24]) 
);
defparam n43_s2.INIT=16'hBFEA;
  LUT4 ff_blue_5_s3 (
    .F(ff_blue_5_7),
    .I0(n54_9),
    .I1(n472_6),
    .I2(n472_5),
    .I3(n605_3) 
);
defparam ff_blue_5_s3.INIT=16'hFF80;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(n605_3),
    .I3(n472_4) 
);
defparam ff_counter_24_s4.INIT=16'hFEFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_7),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
