Model {
  Name			  "band_pass_filter_cosim"
  Version		  7.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.218"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Fri Sep 24 08:40:37 2004"
  Creator		  "arekg"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "arekg"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jul 25 10:04:42 2013"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:218>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.3.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.3.0"
	  StartTime		  "0.0"
	  StopTime		  "0.35"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.3.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.3.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.3.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.3.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "band_pass_filter_cosim"
    Location		    [347, 112, 1392, 739]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "[1.000000, 1.000000, 0.874510]"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "1st_stage_FFT_HDL"
      Ports		      [2, 2]
      Position		      [550, 36, 650, 114]
      BackgroundColor	      "[0.941176, 0.980392, 1.000000]"
      SourceBlock	      "aldec_ahdl/HDL Black-Box"
      SourceType	      "Active-HDL Block"
      module_m		      "top_fft"
      ports_cfg		      "{ce,4,1,2,0,1,8,0,0,1,0,0}{clk,3,1,2,0,1,8,0,0,1,0,0}{inv,5,1,2,0,1,8,0,0,1,0,0}{rst,5,1,2,0,1,8,0,0,1,0,0}{start,5,1,2,0,1,8,0,0,1,0,0}{Iin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Qin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Iout,1,-1,2,0,ce,0,0,0,0,0,0}{Qout,1,-1,2,0,ce,0,0,0,0,0,0}"
      params		      "{WIDTH,16,NATURAL}{POINT,1024,NATURAL}{STAGE,5,NATURAL}"
      clocks		      "{1,2,0,0.5000,0}"
      ces		      "{0,1,4,0,1}"
      stims		      "{3,1 0ns 0 320us}{4,0 0ns 1 380us 0 480us}{2,0}"
      hdl_src		      "c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\top_fft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\address.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\blockdram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\div4limit.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft4.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\rofactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\p2r_cordic.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\sc_corproc.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\mulfactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\ram\\ram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\control.vhd"
      block_mask	      "image(imread('HDLBlackBox.jpg'),'center'); disp('top_fft');port_label('input', 1, 'Iin');port_label('input', 2, 'Qin');port_label('output', 1, 'Iout');port_label('output', 2, 'Qout');"
      config		      "[2,2]"
      inp		      "[2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2]"
      out		      "[2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2]"
      sampling		      "[1,-1,-1,4*2,4*2]"
      active_page	      "{0}{80,0,35,1,65,2,70,3,70,4,60,5,60,6,50,7,35,8,35,9,119,10}{103,0,55,1,70,2,75,3,75,4,45,5,45,6,45,7,165,8,0,0,0,0}{165,0,130,1,190,2,190,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{81,0,60,1,60,2,70,3,60,4,0,0,0,0,0,0,0,0,0,0,0,0}{83,0,70,1,80,2,50,3,50,4,0,0,0,0,0,0,0,0,0,0,0,0}{125,0,330,1,220,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{95,0,95,1,70,2,50,3,80,4,35,5,35,6,65,7,150,8,0,0,0,0}{735,436}"
      param_val		      "{16,-1,1024,-1,5,-1}"
      clk_val		      "[2,0,0.5000]"
      ce_val		      "[4,0]"
      blk_ver		      "9.3.RTM"
      blk_conf		      "0"
      user_conv		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "1st_stage_IIR"
      Ports		      [1, 1]
      Position		      [130, 208, 205, 272]
      BackgroundColor	      "[0.941176, 0.980392, 1.000000]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      System {
	Name			"1st_stage_IIR"
	Location		[452, 128, 1123, 567]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[1.000000, 1.000000, 0.874510]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [20, 73, 50, 87]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [85, 65, 140, 95]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Gain			  "0.07"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "IIR_1st_io"
	  Ports			  [2]
	  Position		  [235, 306, 265, 339]
	  BackgroundColor	  "cyan"
	  Floating		  off
	  Location		  [121, 246, 1137, 893]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Input"
	    axes2		    "Output"
	  }
	  TimeRange		  "0.006433823529411766"
	  YMin			  "-0.08~-1"
	  YMax			  "0.08~1"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "a11_2"
	  Position		  [195, 95, 285, 125]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "1.4139891928/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "a12_2"
	  Position		  [305, 125, 395, 155]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "-0.8662088054/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b10_2"
	  Position		  [195, 155, 285, 185]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "1/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b11_2"
	  Position		  [305, 185, 395, 215]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b12_2"
	  Position		  [195, 216, 285, 244]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "-1/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "biquad_IIR_HDL"
	  Ports			  [6, 1]
	  Position		  [420, 65, 555, 245]
	  BackgroundColor	  "[0.941176, 0.980392, 1.000000]"
	  FontName		  "Arial"
	  SourceBlock		  "aldec_ahdl/HDL Black-Box"
	  SourceType		  "Active-HDL Block"
	  module_m		  "biquad"
	  ports_cfg		  "{clk,3,1,2,0,1,8,0,0,1,0,0}{nreset,5,1,2,0,1,8,0,0,1,0,0}{x,0,16,2,15,Inherited,0,0,0,0,0,0}{ce,4,1,2,0,1,8,0,0,1,0,0}{valid,5,1,2,0,1,8,0,0,1,0,0}{a11,0,8,2,7,Inherited,0,0,0,0,0,0}{a12,0,8,2,7,Inherited,0,0,0,0,0,0}{b10,0,8,2,7,Inherited,0,0,0,0,0,0}{b11,0,8,2,7,Inherited,0,0,0,0,0,0}{b12,0,8,2,7,Inherited,0,0,0,0,0,0}{yout,1,16,2,15,ce,0,0,0,0,0,0}"
	  params		  "{DATAWIDTH,16,}{COEFWIDTH,8,}{ACCUM,2,}"
	  clocks		  "{0,2,0,0.5000,0}"
	  ces			  "{3,0,2,0,1}"
	  stims			  "{1,0 0us 1 45us}{4,0 0us 1 45us}"
	  hdl_src		  "c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\multa.v;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\multb.v;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\biquad.v"
	  block_mask		  "image(imread('HDLBlackBox.jpg'),'center'); disp('biquad');port_label('input', 1, 'x');port_label('input', 2, 'a11');port_label('input', 3, 'a12');port_label('input', 4, 'b10');port_label('input', 5, 'b11');port_label('input', 6, 'b12');port_label('output', 1, 'yout');"
	  config		  "[6,1]"
	  inp			  "[6, 0, 16, 15, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2]"
	  out			  "[1, 0, 16, 15, 0, 0, 2]"
	  sampling		  "[1,-1,-1,-1,-1,-1,-1,2*2]"
	  active_page		  "{0}{80,0,35,1,65,2,70,3,70,4,60,5,60,6,50,7,35,8,35,9,119,10}{103,0,55,1,70,2,75,3,75,4,45,5,45,6,45,7,165,8,0,0,0,0}{165,0,130,1,190,2,190,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{81,0,60,1,60,2,70,3,60,4,0,0,0,0,0,0,0,0,0,0,0,0}{83,0,70,1,80,2,50,3,50,4,0,0,0,0,0,0,0,0,0,0,0,0}{125,0,330,1,220,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{95,0,95,1,70,2,50,3,80,4,35,5,35,6,65,7,150,8,0,0,0,0}{735,436}"
	  param_val		  "{16,-1,8,-1,2,-1}"
	  clk_val		  "[2,0,0.5000]"
	  ce_val		  "[2,0]"
	  blk_ver		  "9.3.RTM"
	  blk_conf		  "0"
	  user_conv		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "yout"
	  Position		  [610, 148, 640, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 235]
	    DstBlock		    "IIR_1st_io"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "biquad_IIR_HDL"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "b12_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "b10_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "a12_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "a11_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "b11_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "biquad_IIR_HDL"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "yout"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 205; -385, 0; 0, -30]
	    DstBlock		    "IIR_1st_io"
	    DstPort		    2
	  }
	}
	Annotation {
	  Position		  [239, 85]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	}
	Annotation {
	  Name			  "Verilog"
	  Position		  [484, 47]
	  BackgroundColor	  "[1.000000, 1.000000, 0.874510]"
	  FontName		  "Arial"
	  FontSize		  12
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "2nd_stage_FFT_HDL"
      Ports		      [2, 2]
      Position		      [550, 220, 650, 300]
      BackgroundColor	      "[0.941176, 0.980392, 1.000000]"
      SourceBlock	      "aldec_ahdl/HDL Black-Box"
      SourceType	      "Active-HDL Block"
      module_m		      "top_fft"
      ports_cfg		      "{ce,4,1,2,0,1,8,0,0,1,0,0}{clk,3,1,2,0,1,8,0,0,1,0,0}{inv,5,1,2,0,1,8,0,0,1,0,0}{rst,5,1,2,0,1,8,0,0,1,0,0}{start,5,1,2,0,1,8,0,0,1,0,0}{Iin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Qin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Iout,1,-1,2,0,ce,0,0,0,0,0,0}{Qout,1,-1,2,0,ce,0,0,0,0,0,0}"
      params		      "{WIDTH,16,NATURAL}{POINT,1024,NATURAL}{STAGE,5,NATURAL}"
      clocks		      "{1,2,0,0.5000,0}"
      ces		      "{0,1,4,0,1}"
      stims		      "{3,1 0ns 0 320us}{4,0 0ns 1 380us 0 480us}{2,0}"
      hdl_src		      "c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\top_fft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\address.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\blockdram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\div4limit.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft4.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\rofactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\p2r_cordic.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\sc_corproc.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\mulfactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\ram\\ram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\control.vhd"
      block_mask	      "image(imread('HDLBlackBox.jpg'),'center'); disp('top_fft');port_label('input', 1, 'Iin');port_label('input', 2, 'Qin');port_label('output', 1, 'Iout');port_label('output', 2, 'Qout');"
      config		      "[2,2]"
      inp		      "[2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2]"
      out		      "[2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2]"
      sampling		      "[1,-1,-1,4*2,4*2]"
      active_page	      "{0}{80,0,35,1,65,2,70,3,70,4,60,5,60,6,50,7,35,8,35,9,119,10}{103,0,55,1,70,2,75,3,75,4,45,5,45,6,45,7,165,8,0,0,0,0}{165,0,130,1,190,2,190,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{81,0,60,1,60,2,70,3,60,4,0,0,0,0,0,0,0,0,0,0,0,0}{83,0,70,1,80,2,50,3,50,4,0,0,0,0,0,0,0,0,0,0,0,0}{125,0,330,1,220,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{95,0,95,1,70,2,50,3,80,4,35,5,35,6,65,7,150,8,0,0,0,0}{735,436}"
      param_val		      "{16,-1,1024,-1,5,-1}"
      clk_val		      "[2,0,0.5000]"
      ce_val		      "[4,0]"
      blk_ver		      "9.3.RTM"
      blk_conf		      "0"
      user_conv		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "2nd_stage_IIR"
      Ports		      [1, 1]
      Position		      [250, 208, 325, 272]
      BackgroundColor	      "[0.941176, 0.980392, 1.000000]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"2nd_stage_IIR"
	Location		[2, 84, 672, 501]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[1.000000, 1.000000, 0.874510]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [20, 73, 50, 87]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [85, 65, 140, 95]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Gain			  "0.05"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "IIR_2nd_io"
	  Ports			  [2]
	  Position		  [235, 306, 265, 339]
	  BackgroundColor	  "cyan"
	  Floating		  off
	  Location		  [121, 246, 1137, 893]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "Input"
	    axes2		    "Output"
	  }
	  TimeRange		  "0.006433823529411766"
	  YMin			  "-0.08~-1"
	  YMax			  "0.08~1"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "a11_2"
	  Position		  [190, 95, 280, 125]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "1.4139891928/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "a12_2"
	  Position		  [300, 125, 390, 155]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "-0.8662088054/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b10_2"
	  Position		  [190, 155, 280, 185]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "1/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b11_2"
	  Position		  [300, 185, 390, 215]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "b12_2"
	  Position		  [190, 216, 280, 244]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Value			  "-1/2"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "biquad_IIR_HDL"
	  Ports			  [6, 1]
	  Position		  [435, 65, 570, 245]
	  BackgroundColor	  "[0.941176, 0.980392, 1.000000]"
	  FontName		  "Arial"
	  SourceBlock		  "aldec_ahdl/HDL Black-Box"
	  SourceType		  "Active-HDL Block"
	  module_m		  "biquad"
	  ports_cfg		  "{clk,3,1,2,0,1,8,0,0,1,0,0}{nreset,5,1,2,0,1,8,0,0,1,0,0}{x,0,16,2,15,Inherited,0,0,0,0,0,0}{ce,4,1,2,0,1,8,0,0,1,0,0}{valid,5,1,2,0,1,8,0,0,1,0,0}{a11,0,8,2,7,Inherited,0,0,0,0,0,0}{a12,0,8,2,7,Inherited,0,0,0,0,0,0}{b10,0,8,2,7,Inherited,0,0,0,0,0,0}{b11,0,8,2,7,Inherited,0,0,0,0,0,0}{b12,0,8,2,7,Inherited,0,0,0,0,0,0}{yout,1,16,2,15,ce,0,0,0,0,0,0}"
	  params		  "{DATAWIDTH,16,}{COEFWIDTH,8,}{ACCUM,2,}"
	  clocks		  "{0,2,0,0.5000,0}"
	  ces			  "{3,0,2,0,1}"
	  stims			  "{1,0 0us 1 45us}{4,0 0us 1 45us}"
	  hdl_src		  "c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\multa.v;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\multb.v;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\biquad_iir\\src\\biquad.v"
	  block_mask		  "image(imread('HDLBlackBox.jpg'),'center'); disp('biquad');port_label('input', 1, 'x');port_label('input', 2, 'a11');port_label('input', 3, 'a12');port_label('input', 4, 'b10');port_label('input', 5, 'b11');port_label('input', 6, 'b12');port_label('output', 1, 'yout');"
	  config		  "[6,1]"
	  inp			  "[6, 0, 16, 15, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2, 0, 8, 7, 0, 0, 2]"
	  out			  "[1, 0, 16, 15, 0, 0, 2]"
	  sampling		  "[1,-1,-1,-1,-1,-1,-1,2*2]"
	  active_page		  "{0}{80,0,35,1,65,2,70,3,70,4,60,5,60,6,50,7,35,8,35,9,119,10}{103,0,55,1,70,2,75,3,75,4,45,5,45,6,45,7,165,8,0,0,0,0}{165,0,130,1,190,2,190,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{81,0,60,1,60,2,70,3,60,4,0,0,0,0,0,0,0,0,0,0,0,0}{83,0,70,1,80,2,50,3,50,4,0,0,0,0,0,0,0,0,0,0,0,0}{125,0,330,1,220,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{95,0,95,1,70,2,50,3,80,4,35,5,35,6,65,7,150,8,0,0,0,0}{735,436}"
	  param_val		  "{16,-1,8,-1,2,-1}"
	  clk_val		  "[2,0,0.5000]"
	  ce_val		  "[2,0]"
	  blk_ver		  "9.3.RTM"
	  blk_conf		  "0"
	  user_conv		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "yout"
	  Position		  [620, 148, 650, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 235]
	    DstBlock		    "IIR_2nd_io"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "biquad_IIR_HDL"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "b12_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "b10_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "a12_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "a11_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "b11_2"
	  SrcPort		  1
	  DstBlock		  "biquad_IIR_HDL"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "biquad_IIR_HDL"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "yout"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 0; 0, 205; -415, 0; 0, -30]
	    DstBlock		    "IIR_2nd_io"
	    DstPort		    2
	  }
	}
	Annotation {
	  Position		  [239, 85]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	}
	Annotation {
	  Name			  "Verilog"
	  Position		  [504, 42]
	  BackgroundColor	  "[1.000000, 1.000000, 0.874510]"
	  FontName		  "Arial"
	  FontSize		  12
	  FontWeight		  "bold"
	  FontAngle		  "italic"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Active-HDL Co-Sim"
      Tag		      "Active-HDL_Co-Sim_close"
      Ports		      []
      Position		      [95, 30, 180, 108]
      SourceBlock	      "aldec_ahdl/Active-HDL Co-Sim"
      SourceType	      "Active-HDL Simulation Manager"
      hdl_period	      "176"
      hdl_tscale	      "kHz"
      sys_period	      "[176, 0]"
      sys_tscale	      "As In Simulator"
      vsim_cmd		      "-ieee_nowarn"
      wav_fn		      "band_pass_filter_cosim"
      wav_settings	      "[0,0,0,0,0,0,0,0]"
      dbg		      off
      auto_start	      off
      gen_tb		      "[0,0,0]"
      batch_sim		      off
      tb_fn		      "mlab_post_tb.log"
      metavalue_map	      "[0,0]"
      sim_resolution	      "[1,0,0]"
      active_page	      "0"
      aws_en		      off
      ahdl_en		      off
      blk_ver		      "9.3.RTM"
      macro_en		      "[1,0,1]"
      macro_path	      "prepare_project.do"
      mfun_text		      "check_mfiles"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [20, 225, 50, 255]
      Value		      "-1"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain_1"
      Position		      [350, 408, 415, 442]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      Gain		      "5000"
      ParameterDataTypeMode   "Inherit via internal rule"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain_2"
      Position		      [350, 223, 415, 257]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      Gain		      "7000"
      ParameterDataTypeMode   "Inherit via internal rule"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain_3"
      Position		      [350, 38, 415, 72]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      Gain		      "10000"
      ParameterDataTypeMode   "Inherit via internal rule"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Scope
      Name		      "IIR_1st_MagPh"
      Ports		      [2]
      Position		      [960, 37, 1000, 113]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [6, 53, 1022, 710]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Magnitude"
	axes2			"Phase"
      }
      TimeRange		      "0.35"
      YMin		      "0~-4"
      YMax		      "80000~4"
      SaveName		      "ScopeData8"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "IIR_1st_sp_ReIm"
      Ports		      [2]
      Position		      [700, 121, 730, 154]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [106, 266, 1122, 923]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Re"
	axes2			"Im"
      }
      TimeRange		      "0.35"
      YMin		      "-80000~-15000"
      YMax		      "40000~15000"
      SaveName		      "ScopeData9"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "IIR_2nd_MagPh"
      Ports		      [2]
      Position		      [955, 222, 1000, 298]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [6, 53, 1022, 710]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Magnitude"
	axes2			"Phase"
      }
      TimeRange		      "0.35"
      YMin		      "0~-4"
      YMax		      "90000~4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "IIR_2nd_sp_ReIm"
      Ports		      [2]
      Position		      [700, 306, 730, 339]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [106, 266, 1122, 923]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Re"
	axes2			"Im"
      }
      TimeRange		      "0.35"
      YMin		      "-40000~-25000"
      YMax		      "80000~25000"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "IIR_outputs"
      Ports		      [3]
      Position		      [500, 536, 535, 594]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [5, 49, 1277, 989]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"1st Stage Output"
	axes2			"2nd Stage Output"
	axes3			"Input"
      }
      TimeRange		      "0.004173519736842107"
      YMin		      "-1~-1~-1"
      YMax		      "1~1~1"
      SaveName		      "ScopeData6"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [15, 133, 60, 167]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      PulseType		      "Time based"
      Amplitude		      "2"
      Period		      "1/1000"
      PulseWidth	      "50"
      VectorParams1D	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Pure_FFT_HDL"
      Ports		      [2, 2]
      Position		      [550, 403, 650, 487]
      BackgroundColor	      "[0.941176, 0.980392, 1.000000]"
      SourceBlock	      "aldec_ahdl/HDL Black-Box"
      SourceType	      "Active-HDL Block"
      module_m		      "top_fft"
      ports_cfg		      "{ce,4,1,2,0,1,8,0,0,1,0,0}{clk,3,1,2,0,1,8,0,0,1,0,0}{inv,5,1,2,0,1,8,0,0,1,0,0}{rst,5,1,2,0,1,8,0,0,1,0,0}{start,5,1,2,0,1,8,0,0,1,0,0}{Iin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Qin,0,-1,2,0,Inherited,0,0,0,0,0,0}{Iout,1,-1,2,0,ce,0,0,0,0,0,0}{Qout,1,-1,2,0,ce,0,0,0,0,0,0}"
      params		      "{WIDTH,16,NATURAL}{POINT,1024,NATURAL}{STAGE,5,NATURAL}"
      clocks		      "{1,2,0,0.5000,0}"
      ces		      "{0,1,4,0,1}"
      stims		      "{3,1 0ns 0 320us}{4,0 0ns 1 380us 0 480us}{2,0}"
      hdl_src		      "c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\top_fft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\address.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\blockdram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\div4limit.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft4.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\rofactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\p2r_cordic.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\sc_corproc.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\mulfactor.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\cfft\\cfft.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\src\\ram\\ram.vhd;c:\\My_Designs\\Samples_83\\simulink_band_pass_filter\\fft\\compile\\control.vhd"
      block_mask	      "image(imread('HDLBlackBox.jpg'),'center'); disp('top_fft');port_label('input', 1, 'Iin');port_label('input', 2, 'Qin');port_label('output', 1, 'Iout');port_label('output', 2, 'Qout');"
      config		      "[2,2]"
      inp		      "[2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2, 0, abs(16-1 - 0) + 1, 0, 0, 0, 2]"
      out		      "[2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2, 0, abs(16+1 - 0) + 1, 0, 0, 0, 2]"
      sampling		      "[1,-1,-1,4*2,4*2]"
      active_page	      "{0}{80,0,35,1,65,2,70,3,70,4,60,5,60,6,50,7,35,8,35,9,119,10}{103,0,55,1,70,2,75,3,75,4,45,5,45,6,45,7,165,8,0,0,0,0}{165,0,130,1,190,2,190,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{81,0,60,1,60,2,70,3,60,4,0,0,0,0,0,0,0,0,0,0,0,0}{83,0,70,1,80,2,50,3,50,4,0,0,0,0,0,0,0,0,0,0,0,0}{125,0,330,1,220,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}{95,0,95,1,70,2,50,3,80,4,35,5,35,6,65,7,150,8,0,0,0,0}{735,436}"
      param_val		      "{16,-1,1024,-1,5,-1}"
      clk_val		      "[2,0,0.5000]"
      ce_val		      "[4,0]"
      blk_ver		      "9.3.RTM"
      blk_conf		      "0"
      user_conv		      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      Ports		      [2, 1]
      Position		      [75, 230, 95, 250]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      CollapseMode	      "All dimensions"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "Zero"
      Position		      [470, 80, 500, 110]
      BackgroundColor	      "[1.000000, 0.772549, 0.541176]"
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Scope
      Name		      "mag_comp"
      Ports		      [3]
      Position		      [955, 535, 1000, 595]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [163, 314, 864, 894]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"IIR 1st Stage Magnitude"
	axes2			"IIR 2st Stage Magnitude"
	axes3			"Pure Magnitude"
      }
      TimeRange		      "0.35"
      YMin		      "0~0~0"
      YMax		      "40000~20000~80000"
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "nyq2spec_1"
      Ports		      [2, 2]
      Position		      [750, 406, 835, 484]
      BackgroundColor	      "[1.000000, 0.792157, 0.584314]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      System {
	Name			"nyq2spec_1"
	Location		[308, 193, 806, 493]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[1.000000, 1.000000, 0.874510]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Re"
	  Position		  [110, 103, 140, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Im"
	  Position		  [110, 168, 140, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "Complex to\nMagnitude-Angle"
	  Ports			  [1, 2]
	  Position		  [305, 133, 335, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Output		  "Magnitude and angle"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  Ports			  [2, 1]
	  Position		  [205, 133, 235, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "module"
	  Position		  [405, 103, 435, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "phase"
	  Position		  [405, 168, 435, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Re"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Complex to\nMagnitude-Angle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  1
	  Points		  [30, 0; 0, -30]
	  DstBlock		  "module"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Im"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  2
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "phase"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "nyq2spec_2"
      Ports		      [2, 2]
      Position		      [750, 220, 835, 300]
      BackgroundColor	      "[1.000000, 0.792157, 0.584314]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      System {
	Name			"nyq2spec_2"
	Location		[308, 193, 806, 493]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[1.000000, 1.000000, 0.874510]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Re"
	  Position		  [110, 103, 140, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Im"
	  Position		  [110, 168, 140, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "Complex to\nMagnitude-Angle"
	  Ports			  [1, 2]
	  Position		  [305, 133, 335, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Output		  "Magnitude and angle"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  Ports			  [2, 1]
	  Position		  [205, 133, 235, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "module"
	  Position		  [405, 103, 435, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "phase"
	  Position		  [405, 168, 435, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Re"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Complex to\nMagnitude-Angle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  1
	  Points		  [30, 0; 0, -30]
	  DstBlock		  "module"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Im"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  2
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "phase"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "nyq2spec_3"
      Ports		      [2, 2]
      Position		      [750, 36, 835, 114]
      BackgroundColor	      "[1.000000, 0.792157, 0.584314]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      System {
	Name			"nyq2spec_3"
	Location		[308, 193, 806, 493]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[1.000000, 1.000000, 0.874510]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Re"
	  Position		  [110, 103, 140, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Im"
	  Position		  [110, 168, 140, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "Complex to\nMagnitude-Angle"
	  Ports			  [1, 2]
	  Position		  [305, 133, 335, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Output		  "Magnitude and angle"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  Ports			  [2, 1]
	  Position		  [205, 133, 235, 162]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "module"
	  Position		  [405, 103, 435, 117]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "phase"
	  Position		  [405, 168, 435, 182]
	  BackgroundColor	  "[1.000000, 0.792157, 0.584314]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Re"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Complex to\nMagnitude-Angle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  1
	  Points		  [30, 0; 0, -30]
	  DstBlock		  "module"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Im"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle"
	  SrcPort		  2
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "phase"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "pure_MagPh"
      Ports		      [2]
      Position		      [955, 406, 1000, 484]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [6, 53, 1022, 710]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Magnitude"
	axes2			"Phase"
      }
      TimeRange		      "0.35"
      YMin		      "0~-4"
      YMax		      "70000~4"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "pure_sp_ReIm"
      Ports		      [2]
      Position		      [700, 491, 730, 524]
      BackgroundColor	      "cyan"
      Floating		      off
      Location		      [-3, 41, 1277, 989]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Re"
	axes2			"Im"
      }
      TimeRange		      "0.35"
      YMin		      "-60000~-25"
      YMax		      "80000~20"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Line {
      SrcBlock		      "1st_stage_IIR"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"2nd_stage_IIR"
	DstPort			1
      }
      Branch {
	Points			[0, -185]
	DstBlock		"Gain_3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"1st_stage_IIR"
	DstPort			1
      }
      Branch {
	Points			[0, 185]
	DstBlock		"Gain_1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "2nd_stage_FFT_HDL"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 75]
	DstBlock		"IIR_2nd_sp_ReIm"
	DstPort			1
      }
      Branch {
	DstBlock		"nyq2spec_2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "2nd_stage_FFT_HDL"
      SrcPort		      2
      Points		      [10, 0]
      Branch {
	Points			[0, 50]
	DstBlock		"IIR_2nd_sp_ReIm"
	DstPort			2
      }
      Branch {
	DstBlock		"nyq2spec_2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "nyq2spec_2"
      SrcPort		      1
      Points		      [60, 0]
      Branch {
	DstBlock		"IIR_2nd_MagPh"
	DstPort			1
      }
      Branch {
	Labels			[2, 0]
	Points			[0, 325]
	DstBlock		"mag_comp"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "nyq2spec_2"
      SrcPort		      2
      DstBlock		      "IIR_2nd_MagPh"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Pure_FFT_HDL"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 75]
	DstBlock		"pure_sp_ReIm"
	DstPort			1
      }
      Branch {
	DstBlock		"nyq2spec_1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Pure_FFT_HDL"
      SrcPort		      2
      Points		      [10, 0]
      Branch {
	Points			[0, 50]
	DstBlock		"pure_sp_ReIm"
	DstPort			2
      }
      Branch {
	DstBlock		"nyq2spec_1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "nyq2spec_1"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	DstBlock		"pure_MagPh"
	DstPort			1
      }
      Branch {
	Labels			[2, 0]
	Points			[0, 160]
	DstBlock		"mag_comp"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "nyq2spec_1"
      SrcPort		      2
      DstBlock		      "pure_MagPh"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain_2"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"2nd_stage_FFT_HDL"
	DstPort			1
      }
      Branch {
	Points			[0, 325]
	DstBlock		"IIR_outputs"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Gain_1"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"Pure_FFT_HDL"
	DstPort			1
      }
      Branch {
	Points			[0, 120]
	DstBlock		"IIR_outputs"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "2nd_stage_IIR"
      SrcPort		      1
      DstBlock		      "Gain_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Zero"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, 185]
	Branch {
	  Points		  [0, 185]
	  DstBlock		  "Pure_FFT_HDL"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "2nd_stage_FFT_HDL"
	  DstPort		  2
	}
      }
      Branch {
	DstBlock		"1st_stage_FFT_HDL"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "1st_stage_FFT_HDL"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 75]
	DstBlock		"IIR_1st_sp_ReIm"
	DstPort			1
      }
      Branch {
	DstBlock		"nyq2spec_3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "1st_stage_FFT_HDL"
      SrcPort		      2
      Points		      [10, 0]
      Branch {
	Points			[0, 50]
	DstBlock		"IIR_1st_sp_ReIm"
	DstPort			2
      }
      Branch {
	DstBlock		"nyq2spec_3"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "nyq2spec_3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	DstBlock		"IIR_1st_MagPh"
	DstPort			1
      }
      Branch {
	Points			[0, 490]
	DstBlock		"mag_comp"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "nyq2spec_3"
      SrcPort		      2
      DstBlock		      "IIR_1st_MagPh"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain_3"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"1st_stage_FFT_HDL"
	DstPort			1
      }
      Branch {
	Points			[0, 530]
	DstBlock		"IIR_outputs"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Sum"
      DstPort		      1
    }
    Annotation {
      Name		      "VHDL"
      Position		      [599, 387]
      BackgroundColor	      "[1.000000, 1.000000, 0.874510]"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      FontAngle		      "italic"
    }
    Annotation {
      Name		      "VHDL"
      Position		      [599, 207]
      BackgroundColor	      "[1.000000, 1.000000, 0.874510]"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      FontAngle		      "italic"
    }
    Annotation {
      Name		      "VHDL"
      Position		      [599, 22]
      BackgroundColor	      "[1.000000, 1.000000, 0.874510]"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      FontAngle		      "italic"
    }
  }
}
