// Seed: 1179162398
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output tri0 id_2,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input wor id_7
    , id_17,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15
);
  module_0(
      id_6, id_11, id_3, id_0
  );
  assign id_5 = id_8;
  wire id_18;
  wire id_19;
  assign id_2 = 1'd0;
  assign id_1 = 1 / 1;
  id_20 :
  assert property (@(posedge 1) id_17)
  else $display((1'b0) | 1);
  always @(1 or posedge 1) begin
    id_3 = 1;
    if (1)
      if (1) begin
        if (1) id_1 <= 1'b0;
      end
  end
endmodule
