Release 14.5 - par P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Dec 22 23:08:05 2013

All signals are completely routed.

WARNING:ParHelpers:362 - There are 7 sourceless signals in this design. This design will not pass the DRC check run by
   Bitgen.

   led<0>_OBUF
   led<1>_OBUF
   led<2>_OBUF
   led<3>_OBUF
   led<4>_OBUF
   led<5>_OBUF
   led<6>_OBUF
WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   btn<4>_IBUF
   btn<5>_IBUF
   sw<2>_IBUF
   sw<3>_IBUF
   sw<4>_IBUF
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF


