{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:07:01 2014 " "Info: Processing started: Tue Nov 04 13:07:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[5\] " "Info: Assuming node \"GPIO_1\[5\]\" is an undefined clock" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_Controller:VGA_DISPLAY\|oVGA_HS " "Info: Detected ripple clock \"VGA_Controller:VGA_DISPLAY\|oVGA_HS\" as buffer" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_Controller:VGA_DISPLAY\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 2.547 ns " "Info: Slack time is 2.547 ns for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.08 MHz 7.869 ns " "Info: Fmax is 127.08 MHz (period= 7.869 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.179 ns + Largest register register " "Info: + Largest register to register requirement is 10.179 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.993 ns " "Info: + Latch edge is 7.993 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Source clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 destination 2.512 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 3 REG LCFF_X44_Y16_N25 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 source 2.510 ns - Longest register " "Info: - Longest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to source register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.510 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] 3 REG LCFF_X38_Y11_N13 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.98 % ) " "Info: Total cell delay = 0.602 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 76.02 % ) " "Info: Total interconnect delay = 1.908 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.632 ns - Longest register register " "Info: - Longest register to register delay is 7.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\] 1 REG LCFF_X38_Y11_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.495 ns) 2.029 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~9 2 COMB LCCOMB_X39_Y11_N10 1 " "Info: 2: + IC(1.534 ns) + CELL(0.495 ns) = 2.029 ns; Loc. = LCCOMB_X39_Y11_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.109 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~11 3 COMB LCCOMB_X39_Y11_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.109 ns; Loc. = LCCOMB_X39_Y11_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.283 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~13 4 COMB LCCOMB_X39_Y11_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 2.283 ns; Loc. = LCCOMB_X39_Y11_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.363 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~15 5 COMB LCCOMB_X39_Y11_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.363 ns; Loc. = LCCOMB_X39_Y11_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.821 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16 6 COMB LCCOMB_X39_Y11_N18 4 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.821 ns; Loc. = LCCOMB_X39_Y11_N18; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|op_2~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.319 ns) 4.712 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[22\]~138 7 COMB LCCOMB_X43_Y17_N12 23 " "Info: 7: + IC(1.572 ns) + CELL(0.319 ns) = 4.712 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 23; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[22\]~138'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.542 ns) 6.053 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~145 8 COMB LCCOMB_X45_Y17_N30 1 " "Info: 8: + IC(0.799 ns) + CELL(0.542 ns) = 6.053 ns; Loc. = LCCOMB_X45_Y17_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.322 ns) 7.536 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~146 9 COMB LCCOMB_X44_Y16_N24 1 " "Info: 9: + IC(1.161 ns) + CELL(0.322 ns) = 7.536 ns; Loc. = LCCOMB_X44_Y16_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.632 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\] 10 REG LCFF_X44_Y16_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.632 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.566 ns ( 33.62 % ) " "Info: Total cell delay = 2.566 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 66.38 % ) " "Info: Total interconnect delay = 5.066 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 1.534ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.799ns 1.161ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.319ns 0.542ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11] {} } { 0.000ns 1.534ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.799ns 1.161ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.458ns 0.319ns 0.542ns 0.322ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_24\[0\] register VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 12.037 ns " "Info: Slack time is 12.037 ns for clock \"CLOCK_24\[0\]\" between source register \"VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "56.84 MHz 17.592 ns " "Info: Fmax is 56.84 MHz (period= 17.592 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.348 ns + Largest register register " "Info: + Largest register to register requirement is 18.348 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_24\[0\] 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_24\[0\]\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.246 ns + Largest " "Info: + Largest clock skew is -2.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_24\[0\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G8 105 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 105; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 3 REG LCFF_X30_Y13_N27 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.101 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.101 ns VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] 4 REG LCFF_X34_Y14_N17 4 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 5.101 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.15 % ) " "Info: Total cell delay = 2.507 ns ( 49.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.594 ns ( 50.85 % ) " "Info: Total interconnect delay = 2.594 ns ( 50.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.311 ns - Longest register register " "Info: - Longest register to register delay is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|V_Cont\[7\] 1 REG LCFF_X34_Y14_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY\|V_Cont\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.455 ns) 0.858 ns VGA_Controller:VGA_DISPLAY\|LessThan3~0 2 COMB LCCOMB_X34_Y14_N0 2 " "Info: 2: + IC(0.403 ns) + CELL(0.455 ns) = 0.858 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 2; COMB Node = 'VGA_Controller:VGA_DISPLAY\|LessThan3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.545 ns) 2.223 ns VGA_Controller:VGA_DISPLAY\|LessThan3~2 3 COMB LCCOMB_X35_Y14_N0 12 " "Info: 3: + IC(0.820 ns) + CELL(0.545 ns) = 2.223 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|LessThan3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.177 ns) 2.709 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_rdreq~1 4 COMB LCCOMB_X35_Y14_N28 4 " "Info: 4: + IC(0.309 ns) + CELL(0.177 ns) = 2.709 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_rdreq~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.178 ns) 4.061 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X30_Y13_N30 4 " "Info: 5: + IC(1.174 ns) + CELL(0.178 ns) = 4.061 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.495 ns) 4.863 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X30_Y13_N4 2 " "Info: 6: + IC(0.307 ns) + CELL(0.495 ns) = 4.863 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.943 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X30_Y13_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.943 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.023 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X30_Y13_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.023 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.103 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X30_Y13_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.103 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.183 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X30_Y13_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.183 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.357 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X30_Y13_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 5.357 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.437 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X30_Y13_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.437 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.517 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X30_Y13_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.517 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.597 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X30_Y13_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.597 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.677 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X30_Y13_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.677 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.757 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 16 COMB LCCOMB_X30_Y13_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.757 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.215 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 17 COMB LCCOMB_X30_Y13_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 6.215 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.311 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\] 18 REG LCFF_X30_Y13_N27 2 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 6.311 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 93 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 52.26 % ) " "Info: Total cell delay = 3.298 ns ( 52.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.013 ns ( 47.74 % ) " "Info: Total interconnect delay = 3.013 ns ( 47.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] {} VGA_Controller:VGA_DISPLAY|LessThan3~0 {} VGA_Controller:VGA_DISPLAY|LessThan3~2 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.403ns 0.820ns 0.309ns 1.174ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.545ns 0.177ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|V_Cont[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|V_Cont[7] {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] VGA_Controller:VGA_DISPLAY|LessThan3~0 VGA_Controller:VGA_DISPLAY|LessThan3~2 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { VGA_Controller:VGA_DISPLAY|V_Cont[7] {} VGA_Controller:VGA_DISPLAY|LessThan3~0 {} VGA_Controller:VGA_DISPLAY|LessThan3~2 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] {} } { 0.000ns 0.403ns 0.820ns 0.309ns 1.174ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.545ns 0.177ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Reset_Delay:u2\|Cont\[10\] register Reset_Delay:u2\|Cont\[10\] 172.83 MHz 5.786 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 172.83 MHz between source register \"Reset_Delay:u2\|Cont\[10\]\" and destination register \"Reset_Delay:u2\|Cont\[10\]\" (period= 5.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.547 ns + Longest register register " "Info: + Longest register to register delay is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|Cont\[10\] 1 REG LCFF_X20_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.512 ns) 1.399 ns Reset_Delay:u2\|Equal0~3 2 COMB LCCOMB_X19_Y16_N16 1 " "Info: 2: + IC(0.887 ns) + CELL(0.512 ns) = 1.399 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'Reset_Delay:u2\|Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.512 ns) 3.066 ns Reset_Delay:u2\|Equal0~5 3 COMB LCCOMB_X21_Y15_N20 3 " "Info: 3: + IC(1.155 ns) + CELL(0.512 ns) = 3.066 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 3; COMB Node = 'Reset_Delay:u2\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.544 ns) 3.947 ns Reset_Delay:u2\|Equal0~10 4 COMB LCCOMB_X21_Y15_N18 32 " "Info: 4: + IC(0.337 ns) + CELL(0.544 ns) = 3.947 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 32; COMB Node = 'Reset_Delay:u2\|Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.758 ns) 5.547 ns Reset_Delay:u2\|Cont\[10\] 5 REG LCFF_X20_Y16_N21 3 " "Info: 5: + IC(0.842 ns) + CELL(0.758 ns) = 5.547 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 41.93 % ) " "Info: Total cell delay = 2.326 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 58.07 % ) " "Info: Total interconnect delay = 3.221 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { Reset_Delay:u2|Cont[10] {} Reset_Delay:u2|Equal0~3 {} Reset_Delay:u2|Equal0~5 {} Reset_Delay:u2|Equal0~10 {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.887ns 1.155ns 0.337ns 0.842ns } { 0.000ns 0.512ns 0.512ns 0.544ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Reset_Delay:u2\|Cont\[10\] 3 REG LCFF_X20_Y16_N21 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Reset_Delay:u2\|Cont\[10\] 3 REG LCFF_X20_Y16_N21 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { Reset_Delay:u2|Cont[10] Reset_Delay:u2|Equal0~3 Reset_Delay:u2|Equal0~5 Reset_Delay:u2|Equal0~10 Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { Reset_Delay:u2|Cont[10] {} Reset_Delay:u2|Equal0~3 {} Reset_Delay:u2|Equal0~5 {} Reset_Delay:u2|Equal0~10 {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.887ns 1.155ns 0.337ns 0.842ns } { 0.000ns 0.512ns 0.512ns 0.544ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|Cont[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|Cont[10] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[5\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 147.93 MHz 6.76 ns Internal " "Info: Clock \"GPIO_1\[5\]\" has Internal fmax of 147.93 MHz between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]\" (period= 6.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.521 ns + Longest register register " "Info: + Longest register to register delay is 6.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] 1 REG LCFF_X43_Y24_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.544 ns) 1.805 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~0 2 COMB LCCOMB_X42_Y23_N12 1 " "Info: 2: + IC(1.261 ns) + CELL(0.544 ns) = 1.805 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 2.667 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~4 3 COMB LCCOMB_X42_Y23_N0 1 " "Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 2.667 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:wrfull_eq_comp\|result_wire\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.521 ns) 3.715 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X42_Y24_N6 68 " "Info: 4: + IC(0.527 ns) + CELL(0.521 ns) = 3.715 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 68; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.517 ns) 5.073 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|parity~COUT 5 COMB LCCOMB_X43_Y24_N0 2 " "Info: 5: + IC(0.841 ns) + CELL(0.517 ns) = 5.073 ns; Loc. = LCCOMB_X43_Y24_N0; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.153 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera0~COUT 6 COMB LCCOMB_X43_Y24_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.153 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.233 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera1~COUT 7 COMB LCCOMB_X43_Y24_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.233 ns; Loc. = LCCOMB_X43_Y24_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.313 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera2~COUT 8 COMB LCCOMB_X43_Y24_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.313 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.393 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera3~COUT 9 COMB LCCOMB_X43_Y24_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.393 ns; Loc. = LCCOMB_X43_Y24_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.473 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera4~COUT 10 COMB LCCOMB_X43_Y24_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.473 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.553 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera5~COUT 11 COMB LCCOMB_X43_Y24_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.553 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.727 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera6~COUT 12 COMB LCCOMB_X43_Y24_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.174 ns) = 5.727 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.807 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera7~COUT 13 COMB LCCOMB_X43_Y24_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.807 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.887 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera8~COUT 14 COMB LCCOMB_X43_Y24_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.887 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.967 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera9~COUT 15 COMB LCCOMB_X43_Y24_N20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.967 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera9~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.425 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera10 16 COMB LCCOMB_X43_Y24_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 6.425 ns; Loc. = LCCOMB_X43_Y24_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|countera10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.521 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 17 REG LCFF_X43_Y24_N23 4 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 6.521 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 54.82 % ) " "Info: Total cell delay = 3.575 ns ( 54.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.946 ns ( 45.18 % ) " "Info: Total interconnect delay = 2.946 ns ( 45.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 1.261ns 0.317ns 0.527ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.626 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.602 ns) 2.626 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\] 3 REG LCFF_X43_Y24_N23 4 " "Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.03 % ) " "Info: Total cell delay = 1.445 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 44.97 % ) " "Info: Total interconnect delay = 1.181 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] source 2.626 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[5\]\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.602 ns) 2.626 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\] 3 REG LCFF_X43_Y24_N9 9 " "Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.03 % ) " "Info: Total cell delay = 1.445 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 44.97 % ) " "Info: Total interconnect delay = 1.181 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 95 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 1.261ns 0.317ns 0.527ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { GPIO_1[5] GPIO_1[5]~8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] {} } { 0.000ns 0.000ns 1.181ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag register Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 445 ps " "Info: Minimum slack time is 445 ps for clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag\" and destination register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 1 REG LCFF_X43_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag~3 2 COMB LCCOMB_X43_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X43_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 10.416 ns -2.423 ns  50 " "Info: Clock period of Source clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 destination 2.509 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 source 2.509 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0\" to source register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 562 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag 3 REG LCFF_X43_Y10_N25 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\|rw_flag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3 {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 {} sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag {} } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_24\[0\] register VGA_Controller:VGA_DISPLAY\|oVGA_VS register VGA_Controller:VGA_DISPLAY\|oVGA_VS 445 ps " "Info: Minimum slack time is 445 ps for clock \"CLOCK_24\[0\]\" between source register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\" and destination register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 1 REG LCFF_X33_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS~2 2 COMB LCCOMB_X33_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 1; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 3 REG LCFF_X33_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_Controller:VGA_DISPLAY|oVGA_VS~2 {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_24\[0\] 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_24\[0\]\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 5.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.100 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_Controller:VGA_DISPLAY|oVGA_VS~2 VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_Controller:VGA_DISPLAY|oVGA_VS~2 {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CCD_Capture:CAMERA_DECODER\|mSTART KEY\[2\] GPIO_1\[5\] 5.306 ns register " "Info: tsu for register \"CCD_Capture:CAMERA_DECODER\|mSTART\" (data pin = \"KEY\[2\]\", clock pin = \"GPIO_1\[5\]\") is 5.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.954 ns + Longest pin register " "Info: + Longest pin to register delay is 7.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.439 ns) + CELL(0.545 ns) 7.858 ns CCD_Capture:CAMERA_DECODER\|mSTART~2 2 COMB LCCOMB_X42_Y26_N26 1 " "Info: 2: + IC(6.439 ns) + CELL(0.545 ns) = 7.858 ns; Loc. = LCCOMB_X42_Y26_N26; Fanout = 1; COMB Node = 'CCD_Capture:CAMERA_DECODER\|mSTART~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.954 ns CCD_Capture:CAMERA_DECODER\|mSTART 3 REG LCFF_X42_Y26_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.954 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER\|mSTART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 19.05 % ) " "Info: Total cell delay = 1.515 ns ( 19.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.439 ns ( 80.95 % ) " "Info: Total interconnect delay = 6.439 ns ( 80.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { KEY[2] {} KEY[2]~combout {} CCD_Capture:CAMERA_DECODER|mSTART~2 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 6.439ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.610 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.602 ns) 2.610 ns CCD_Capture:CAMERA_DECODER\|mSTART 3 REG LCFF_X42_Y26_N27 2 " "Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER\|mSTART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.36 % ) " "Info: Total cell delay = 1.445 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 44.64 % ) " "Info: Total interconnect delay = 1.165 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.954 ns" { KEY[2] CCD_Capture:CAMERA_DECODER|mSTART~2 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.954 ns" { KEY[2] {} KEY[2]~combout {} CCD_Capture:CAMERA_DECODER|mSTART~2 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 6.439ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 CCD_Capture:CAMERA_DECODER|mSTART } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} CCD_Capture:CAMERA_DECODER|mSTART {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_24\[0\] VGA_VS VGA_Controller:VGA_DISPLAY\|oVGA_VS 10.720 ns register " "Info: tco from clock \"CLOCK_24\[0\]\" to destination pin \"VGA_VS\" through register \"VGA_Controller:VGA_DISPLAY\|oVGA_VS\" is 10.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 5.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.879 ns) 2.650 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS 2 REG LCFF_X24_Y26_N7 3 " "Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.000 ns) 3.507 ns VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G9 12 " "Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_HS~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.100 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 4 REG LCFF_X33_Y14_N1 2 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.16 % ) " "Info: Total cell delay = 2.507 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.593 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:VGA_DISPLAY\|oVGA_VS 1 REG LCFF_X33_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY\|oVGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(2.976 ns) 5.343 ns VGA_VS 2 PIN PIN_B11 0 " "Info: 2: + IC(2.367 ns) + CELL(2.976 ns) = 5.343 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_VS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 55.70 % ) " "Info: Total cell delay = 2.976 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 44.30 % ) " "Info: Total interconnect delay = 2.367 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_VS {} } { 0.000ns 2.367ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLOCK_24[0] VGA_Controller:VGA_DISPLAY|oVGA_HS VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl VGA_Controller:VGA_DISPLAY|oVGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} VGA_Controller:VGA_DISPLAY|oVGA_HS {} VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl {} VGA_Controller:VGA_DISPLAY|oVGA_VS {} } { 0.000ns 0.000ns 0.745ns 0.857ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS VGA_VS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { VGA_Controller:VGA_DISPLAY|oVGA_VS {} VGA_VS {} } { 0.000ns 2.367ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_24\[0\] GPIO_1\[4\] 5.427 ns Longest " "Info: Longest tpd from source pin \"CLOCK_24\[0\]\" to destination pin \"GPIO_1\[4\]\" is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.976 ns) 5.427 ns GPIO_1\[4\] 2 PIN PIN_E14 0 " "Info: 2: + IC(1.425 ns) + CELL(2.976 ns) = 5.427 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'GPIO_1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.401 ns" { CLOCK_24[0] GPIO_1[4] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.002 ns ( 73.74 % ) " "Info: Total cell delay = 4.002 ns ( 73.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 26.26 % ) " "Info: Total interconnect delay = 1.425 ns ( 26.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { CLOCK_24[0] GPIO_1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} GPIO_1[4] {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 1.026ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rCCD_DATA1\[1\] GPIO_1\[13\] GPIO_1\[5\] -3.601 ns register " "Info: th for register \"rCCD_DATA1\[1\]\" (data pin = \"GPIO_1\[13\]\", clock pin = \"GPIO_1\[5\]\") is -3.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[5\] destination 2.610 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[5\]\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[5\] 1 CLK PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[5\]~8 2 COMB IOC_X42_Y27_N1 179 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1\[5\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[5] GPIO_1[5]~8 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.602 ns) 2.610 ns rCCD_DATA1\[1\] 3 REG LCFF_X42_Y26_N9 3 " "Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.36 % ) " "Info: Total cell delay = 1.445 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 44.64 % ) " "Info: Total interconnect delay = 1.165 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[13\] 1 PIN PIN_D16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D16; Fanout = 1; PIN Node = 'GPIO_1\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[13\]~0 2 COMB IOC_X42_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N0; Fanout = 1; COMB Node = 'GPIO_1\[13\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[13] GPIO_1[13]~0 } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.241 ns) + CELL(0.413 ns) 6.497 ns rCCD_DATA1\[1\] 3 REG LCFF_X42_Y26_N9 3 " "Info: 3: + IC(5.241 ns) + CELL(0.413 ns) = 6.497 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 19.33 % ) " "Info: Total cell delay = 1.256 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.241 ns ( 80.67 % ) " "Info: Total interconnect delay = 5.241 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { GPIO_1[13] GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { GPIO_1[13] {} GPIO_1[13]~0 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 5.241ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { GPIO_1[5] GPIO_1[5]~8 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { GPIO_1[5] {} GPIO_1[5]~8 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 1.165ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { GPIO_1[13] GPIO_1[13]~0 rCCD_DATA1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { GPIO_1[13] {} GPIO_1[13]~0 {} rCCD_DATA1[1] {} } { 0.000ns 0.000ns 5.241ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:07:03 2014 " "Info: Processing ended: Tue Nov 04 13:07:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
