v 20130925 2
C 44600 46100 1 0 1 transistor-npn-1.sym
{
T 43800 46800 5 10 1 1 0 6 1
refdes=T1
}
C 46500 46100 1 0 0 transistor-npn-1.sym
{
T 47200 46900 5 10 1 1 0 0 1
refdes=T2
}
C 47200 47800 1 90 0 resistor-2.sym
{
T 46900 48000 5 10 1 1 90 0 1
refdes=RC2
}
C 44100 47800 1 90 0 resistor-2.sym
{
T 43800 48000 5 10 1 1 90 0 1
refdes=RC1
}
C 47200 45600 1 0 1 net-gnd-1.sym
C 48000 47300 1 0 1 terminal-end_line.sym
{
T 47650 47350 5 10 1 1 0 0 1
refdes=out2
T 47690 47900 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
}
N 44000 46100 44000 45900 4
N 47100 45900 47100 46100 4
C 44100 45600 1 0 1 net-gnd-1.sym
N 44000 47100 44000 47800 4
N 47100 47800 47100 47100 4
C 46000 47800 1 90 0 resistor-2.sym
{
T 45700 48000 5 10 1 1 90 0 1
refdes=RB1
}
C 45300 47800 1 90 0 resistor-2.sym
{
T 45000 48000 5 10 1 1 90 0 1
refdes=RB2
}
N 44000 47400 44300 47400 4
N 46800 47400 47100 47400 4
N 46500 46600 45900 46600 4
N 44600 46600 45200 46600 4
N 45200 46600 45900 47400 4
N 45200 47400 45900 46600 4
C 43100 47300 1 0 0 terminal-end_line.sym
{
T 43450 47350 5 10 1 1 0 6 1
refdes=out1
T 43410 47900 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
}
N 43800 47400 44000 47400 4
N 47100 47400 47300 47400 4
C 44300 47200 1 0 0 capacitor-1.sym
{
T 44500 47700 5 10 1 1 0 0 1
refdes=C1
T 44500 48100 5 10 0 0 0 0 1
symversion=0.1
}
N 45200 47800 45200 47400 4
C 45900 47200 1 0 0 capacitor-1.sym
{
T 46100 47700 5 10 1 1 0 0 1
refdes=C2
T 46100 48100 5 10 0 0 0 0 1
symversion=0.1
}
N 45900 47800 45900 47400 4
C 43800 48700 1 0 0 net-pwr-1.sym
{
T 44000 49050 5 9 1 1 0 5 1
value=Vcc
}
C 45000 48700 1 0 0 net-pwr-1.sym
{
T 45200 49050 5 9 1 1 0 5 1
value=Vcc
}
C 45700 48700 1 0 0 net-pwr-1.sym
{
T 45900 49050 5 9 1 1 0 5 1
value=Vcc
}
C 46900 48700 1 0 0 net-pwr-1.sym
{
T 47100 49050 5 9 1 1 0 5 1
value=Vcc
}
