

================================================================
== Vitis HLS Report for 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap'
================================================================
* Date:           Mon Aug 29 12:25:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.760 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      389|      389|  2.188 us|  2.188 us|  389|  389|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_init_coeff_phase_loop_init_coeff_tap  |      387|      387|         5|          1|          1|   384|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     200|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     200|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln624_1_fu_209_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln624_fu_221_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln627_fu_253_p2       |         +|   0|  0|  11|           3|           1|
    |empty_45_fu_291_p2        |         +|   0|  0|   9|           9|           9|
    |empty_fu_282_p2           |         -|   0|  0|   9|           9|           9|
    |icmp_ln624_fu_203_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln627_fu_227_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln624_1_fu_241_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln624_fu_233_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          52|          43|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |  14|          3|    7|         21|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |  14|          3|    3|          9|
    |i_fu_86                               |   9|          2|    7|         14|
    |indvar_flatten_fu_90                  |   9|          2|    9|         18|
    |j_fu_82                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  82|         18|   40|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln627_reg_360                 |   3|   0|    3|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_45_reg_365                  |   9|   0|    9|          0|
    |hfltCoeff_load_reg_375            |  16|   0|   16|          0|
    |i_fu_86                           |   7|   0|    7|          0|
    |indvar_flatten_fu_90              |   9|   0|    9|          0|
    |j_fu_82                           |   3|   0|    3|          0|
    |select_ln624_1_reg_348            |   7|   0|    7|          0|
    |select_ln624_reg_343              |   3|   0|    3|          0|
    |trunc_ln624_reg_355               |   6|   0|    6|          0|
    |select_ln624_1_reg_348            |  64|  32|    7|          0|
    |select_ln624_reg_343              |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 200|  64|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap|  return value|
|FiltCoeff_address0    |  out|    6|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_ce0         |  out|    1|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_we0         |  out|    1|   ap_memory|                                                                 FiltCoeff|         array|
|FiltCoeff_d0          |  out|   16|   ap_memory|                                                                 FiltCoeff|         array|
|hfltCoeff_address0    |  out|    9|   ap_memory|                                                                 hfltCoeff|         array|
|hfltCoeff_ce0         |  out|    1|   ap_memory|                                                                 hfltCoeff|         array|
|hfltCoeff_q0          |   in|   16|   ap_memory|                                                                 hfltCoeff|         array|
|FiltCoeff_1_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_1_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_1|         array|
|FiltCoeff_2_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_2_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_2|         array|
|FiltCoeff_3_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_3_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_3|         array|
|FiltCoeff_4_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_4_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_4|         array|
|FiltCoeff_5_address0  |  out|    6|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_ce0       |  out|    1|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_we0       |  out|    1|   ap_memory|                                                               FiltCoeff_5|         array|
|FiltCoeff_5_d0        |  out|   16|   ap_memory|                                                               FiltCoeff_5|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %hfltCoeff, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hfltCoeff, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_629_1"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "%icmp_ln624 = icmp_eq  i9 %indvar_flatten_load, i9 384" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 25 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln624_1 = add i9 %indvar_flatten_load, i9 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 26 'add' 'add_ln624_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %for.inc37, void %loop_height.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 27 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln624 = add i7 %i_load, i7 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 30 'add' 'add_ln624' <Predicate = (!icmp_ln624)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln627 = icmp_eq  i3 %j_load, i3 6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 31 'icmp' 'icmp_ln627' <Predicate = (!icmp_ln624)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln624 = select i1 %icmp_ln627, i3 0, i3 %j_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 32 'select' 'select_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln624_1 = select i1 %icmp_ln627, i7 %add_ln624, i7 %i_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 33 'select' 'select_ln624_1' <Predicate = (!icmp_ln624)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln624 = trunc i7 %select_ln624_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 34 'trunc' 'trunc_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%switch_ln631 = switch i3 %select_ln624, void %arrayidx336.case.5, i3 0, void %arrayidx336.case.0, i3 1, void %arrayidx336.case.1, i3 2, void %arrayidx336.case.2, i3 3, void %arrayidx336.case.3, i3 4, void %arrayidx336.case.4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 35 'switch' 'switch_ln631' <Predicate = (!icmp_ln624)> <Delay = 0.95>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%add_ln627 = add i3 %select_ln624, i3 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 36 'add' 'add_ln627' <Predicate = (!icmp_ln624)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln627 = store i9 %add_ln624_1, i9 %indvar_flatten" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 37 'store' 'store_ln627' <Predicate = (!icmp_ln624)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln624, i3 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln624_1, i1 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %tmp_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 40 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i9 %tmp, i9 %tmp_1_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 41 'sub' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln624_cast = zext i3 %select_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 42 'zext' 'select_ln624_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%empty_45 = add i9 %empty, i9 %select_ln624_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 43 'add' 'empty_45' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln627 = store i7 %select_ln624_1, i7 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 44 'store' 'store_ln627' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln627 = store i3 %add_ln627, i3 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 45 'store' 'store_ln627' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln627 = br void %VITIS_LOOP_629_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 46 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_45" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 47 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%hfltCoeff_addr = getelementptr i16 %hfltCoeff, i64 0, i64 %p_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 48 'getelementptr' 'hfltCoeff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%hfltCoeff_load = load i9 %hfltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 49 'load' 'hfltCoeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%hfltCoeff_load = load i9 %hfltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 50 'load' 'hfltCoeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln624)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_init_coeff_phase_loop_init_coeff_tap_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i7 %select_ln624_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 53 'zext' 'zext_ln624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627]   --->   Operation 55 'specloopname' 'specloopname_ln627' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 56 'getelementptr' 'FiltCoeff_4_addr' <Predicate = (select_ln624 == 4)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 57 'store' 'store_ln631' <Predicate = (select_ln624 == 4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 58 'br' 'br_ln631' <Predicate = (select_ln624 == 4)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 59 'getelementptr' 'FiltCoeff_3_addr' <Predicate = (select_ln624 == 3)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 60 'store' 'store_ln631' <Predicate = (select_ln624 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 61 'br' 'br_ln631' <Predicate = (select_ln624 == 3)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 62 'getelementptr' 'FiltCoeff_2_addr' <Predicate = (select_ln624 == 2)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 63 'store' 'store_ln631' <Predicate = (select_ln624 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 64 'br' 'br_ln631' <Predicate = (select_ln624 == 2)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 65 'getelementptr' 'FiltCoeff_1_addr' <Predicate = (select_ln624 == 1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 66 'store' 'store_ln631' <Predicate = (select_ln624 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 67 'br' 'br_ln631' <Predicate = (select_ln624 == 1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%FiltCoeff_addr = getelementptr i16 %FiltCoeff, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 68 'getelementptr' 'FiltCoeff_addr' <Predicate = (select_ln624 == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 69 'store' 'store_ln631' <Predicate = (select_ln624 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 70 'br' 'br_ln631' <Predicate = (select_ln624 == 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %zext_ln624" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624]   --->   Operation 71 'getelementptr' 'FiltCoeff_5_addr' <Predicate = (select_ln624 == 7) | (select_ln624 == 6) | (select_ln624 == 5)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln631 = store i16 %hfltCoeff_load, i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 72 'store' 'store_ln631' <Predicate = (select_ln624 == 7) | (select_ln624 == 6) | (select_ln624 == 5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln631 = br void %arrayidx336.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631]   --->   Operation 73 'br' 'br_ln631' <Predicate = (select_ln624 == 7) | (select_ln624 == 6) | (select_ln624 == 5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FiltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ hfltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011000]
i                     (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 010000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln624            (icmp             ) [ 011110]
add_ln624_1           (add              ) [ 000000]
br_ln624              (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
add_ln624             (add              ) [ 000000]
icmp_ln627            (icmp             ) [ 000000]
select_ln624          (select           ) [ 011111]
select_ln624_1        (select           ) [ 011111]
trunc_ln624           (trunc            ) [ 011000]
switch_ln631          (switch           ) [ 000000]
add_ln627             (add              ) [ 011000]
store_ln627           (store            ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
tmp_1                 (bitconcatenate   ) [ 000000]
tmp_1_cast            (zext             ) [ 000000]
empty                 (sub              ) [ 000000]
select_ln624_cast     (zext             ) [ 000000]
empty_45              (add              ) [ 010100]
store_ln627           (store            ) [ 000000]
store_ln627           (store            ) [ 000000]
br_ln627              (br               ) [ 000000]
p_cast                (zext             ) [ 000000]
hfltCoeff_addr        (getelementptr    ) [ 010010]
hfltCoeff_load        (load             ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
zext_ln624            (zext             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln627    (specloopname     ) [ 000000]
FiltCoeff_4_addr      (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
FiltCoeff_3_addr      (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
FiltCoeff_2_addr      (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
FiltCoeff_1_addr      (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
FiltCoeff_addr        (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
FiltCoeff_5_addr      (getelementptr    ) [ 000000]
store_ln631           (store            ) [ 000000]
br_ln631              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FiltCoeff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hfltCoeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hfltCoeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FiltCoeff_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FiltCoeff_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FiltCoeff_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FiltCoeff_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FiltCoeff_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_init_coeff_phase_loop_init_coeff_tap_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="hfltCoeff_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hfltCoeff_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hfltCoeff_load/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="FiltCoeff_4_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_4_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln631_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="FiltCoeff_3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_3_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln631_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="FiltCoeff_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_2_addr/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln631_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="FiltCoeff_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_1_addr/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln631_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="1"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="FiltCoeff_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln631_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="FiltCoeff_5_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_5_addr/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln631_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln631/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln624_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln624_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln624_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln624_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln624/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln627_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln627/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln624_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln624_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln624_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln624/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln627_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln627_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln627/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="1"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln624_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln624_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_45_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln627_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="1"/>
<pin id="299" dir="0" index="1" bw="7" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln627/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln627_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="1"/>
<pin id="303" dir="0" index="1" bw="3" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln627/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln624_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="4"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln624/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_flatten_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln624_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="3"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="343" class="1005" name="select_ln624_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln624 "/>
</bind>
</comp>

<comp id="348" class="1005" name="select_ln624_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln624_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="trunc_ln624_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln624 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln627_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln627 "/>
</bind>
</comp>

<comp id="365" class="1005" name="empty_45_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="1"/>
<pin id="367" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="370" class="1005" name="hfltCoeff_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="1"/>
<pin id="372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hfltCoeff_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="hfltCoeff_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hfltCoeff_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="70" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="215" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="215" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="227" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="221" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="218" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="233" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="209" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="264" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="321"><net_src comp="82" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="328"><net_src comp="86" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="335"><net_src comp="90" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="342"><net_src comp="203" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="233" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="351"><net_src comp="241" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="358"><net_src comp="249" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="363"><net_src comp="253" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="368"><net_src comp="291" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="373"><net_src comp="94" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="378"><net_src comp="101" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="179" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FiltCoeff | {5 }
	Port: hfltCoeff | {}
	Port: FiltCoeff_1 | {5 }
	Port: FiltCoeff_2 | {5 }
	Port: FiltCoeff_3 | {5 }
	Port: FiltCoeff_4 | {5 }
	Port: FiltCoeff_5 | {5 }
 - Input state : 
	Port: hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap : hfltCoeff | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln624 : 2
		add_ln624_1 : 2
		br_ln624 : 3
		j_load : 1
		i_load : 1
		add_ln624 : 2
		icmp_ln627 : 2
		select_ln624 : 3
		select_ln624_1 : 3
		trunc_ln624 : 4
		switch_ln631 : 4
		add_ln627 : 4
		store_ln627 : 3
	State 2
		tmp_1_cast : 1
		empty : 2
		empty_45 : 3
	State 3
		hfltCoeff_addr : 1
		hfltCoeff_load : 2
	State 4
	State 5
		FiltCoeff_4_addr : 1
		store_ln631 : 2
		FiltCoeff_3_addr : 1
		store_ln631 : 2
		FiltCoeff_2_addr : 1
		store_ln631 : 2
		FiltCoeff_1_addr : 1
		store_ln631 : 2
		FiltCoeff_addr : 1
		store_ln631 : 2
		FiltCoeff_5_addr : 1
		store_ln631 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln624_1_fu_209    |    0    |    14   |
|    add   |     add_ln624_fu_221     |    0    |    14   |
|          |     add_ln627_fu_253     |    0    |    11   |
|          |      empty_45_fu_291     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln624_fu_203    |    0    |    11   |
|          |     icmp_ln627_fu_227    |    0    |    8    |
|----------|--------------------------|---------|---------|
|  select  |    select_ln624_fu_233   |    0    |    3    |
|          |   select_ln624_1_fu_241  |    0    |    7    |
|----------|--------------------------|---------|---------|
|    sub   |       empty_fu_282       |    0    |    9    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln624_fu_249    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_fu_264        |    0    |    0    |
|          |       tmp_1_fu_271       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_1_cast_fu_278    |    0    |    0    |
|   zext   | select_ln624_cast_fu_288 |    0    |    0    |
|          |       p_cast_fu_305      |    0    |    0    |
|          |     zext_ln624_fu_309    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    86   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln627_reg_360  |    3   |
|   empty_45_reg_365   |    9   |
|hfltCoeff_addr_reg_370|    9   |
|hfltCoeff_load_reg_375|   16   |
|       i_reg_325      |    7   |
|  icmp_ln624_reg_339  |    1   |
|indvar_flatten_reg_332|    9   |
|       j_reg_318      |    3   |
|select_ln624_1_reg_348|    7   |
| select_ln624_reg_343 |    3   |
|  trunc_ln624_reg_355 |    6   |
+----------------------+--------+
|         Total        |   73   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   73   |   95   |
+-----------+--------+--------+--------+
