# VELSYNC_VCD_03
This project implements a digital stopwatch using Verilog HDL. It supports start/stop toggle and reset operations and counts seconds from 0 to 59. A parameterized clock divider generates a 1 Hz pulse from the system clock. The design is fully synchronous, synthesizable, and verified using a testbench..

# âœ¨ Features

* Start / Stop toggle control

* Reset functionality

* Seconds counter (0â€“59)

* Parameterized clock divider (1 Hz generation)

* Pure Verilog-2001 (no vendor-specific code)

* Compatible with ModelSim, Icarus Verilog, Vivado

# ğŸ§  Design Description

* A clock divider converts the system clock into a 1 Hz pulse.

* A toggle flip-flop controls the running state.

* A binary counter increments seconds when running.

* Counter rolls over from 59 â†’ 0.

* Active-low asynchronous reset initializes the system.

# ğŸ“ File Structure
* ğŸ“¦ Digital-Stopwatch-Verilog
* â”£ ğŸ“œ stopwatch.v     # RTL design
* â”£ ğŸ“œ DCS_tb.v        # Testbench
* â”— ğŸ“œ README.md       # Project documentation

# â–¶ï¸ Simulation Instructions (ModelSim)
* vlib work
* vmap work work
* vlog stopwatch.v
* vlog DCS_tb.v
* vsim DCS_tb
* run -all

# ğŸ“Š Observed Signals

* clk â€“ system clock

* rst_n â€“ active-low reset

* start_stop â€“ control input

* running â€“ stopwatch state

* tick_1hz â€“ one-second pulse

* seconds[6:0] â€“ elapsed seconds

# ğŸ› ï¸ Tools Used

* Verilog HDL

* ModelSim / QuestaSim

* Icarus Verilog (optional)
