Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 13:13:45 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              21 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------+------------------+----------------+--------------+
|             Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[2].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[3].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[1].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[4].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[5].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[10].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[11].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[6].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[7].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[9].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/initbase/Q_reg_0         |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[8].init/Q_reg_0  |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[12].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[14].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[13].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  clockinit/genblk1[15].init/Q_reg_0 |               | btnC_IBUF        |                1 |              1 |         1.00 |
|  scaninit/lsb_init/E[0]             |               |                  |                1 |              4 |         4.00 |
|  clockinit/genblk1[16].init/Q_reg_0 |               | btnC_IBUF        |                1 |              4 |         4.00 |
+-------------------------------------+---------------+------------------+------------------+----------------+--------------+


