<stg><name>dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:0  %data_15_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:1  %data_14_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:2  %data_13_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:3  %data_12_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:4  %data_11_V_read12 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:5  %data_10_V_read11 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:6  %data_9_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:7  %data_8_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:8  %data_7_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:9  %data_6_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:10  %data_5_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:11  %data_4_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:12  %data_3_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:13  %data_2_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:14  %data_1_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:15  %data_0_V_read_3 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:16  %zext_ln1118 = zext i31 %data_0_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:17  %zext_ln1118_1 = zext i31 %data_0_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:18  %mul_ln1118 = mul i46 %zext_ln1118_1, -10458

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:19  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:20  %sext_ln1118 = sext i30 %tmp_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:21  %zext_ln1118_2 = zext i31 %data_1_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="45" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:22  %zext_ln1118_3 = zext i31 %data_1_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="43" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:23  %zext_ln1118_4 = zext i31 %data_1_V_read_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:24  %mul_ln1118_1791 = mul i43 %zext_ln1118_4, -1410

]]></Node>
<StgValue><ssdm name="mul_ln1118_1791"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:25  %tmp_2 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1791, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="29" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:26  %sext_ln1118_1505 = sext i27 %tmp_2 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_1505"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:27  %zext_ln1118_5 = zext i31 %data_2_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:28  %zext_ln1118_6 = zext i31 %data_2_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="43" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:29  %zext_ln1118_7 = zext i31 %data_2_V_read_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:30  %mul_ln1118_1792 = mul i43 %zext_ln1118_7, 2514

]]></Node>
<StgValue><ssdm name="mul_ln1118_1792"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:31  %tmp = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1792, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:32  %zext_ln708 = zext i27 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:33  %zext_ln1118_8 = zext i31 %data_3_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:34  %mul_ln1118_1793 = mul i47 %zext_ln1118_8, -21160

]]></Node>
<StgValue><ssdm name="mul_ln1118_1793"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:35  %trunc_ln708_s = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1793, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:36  %sext_ln708 = sext i31 %trunc_ln708_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:37  %zext_ln1118_9 = zext i31 %data_4_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:38  %zext_ln1118_10 = zext i31 %data_4_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:39  %zext_ln1118_11 = zext i31 %data_4_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:40  %mul_ln1118_1794 = mul i46 %zext_ln1118_11, 17626

]]></Node>
<StgValue><ssdm name="mul_ln1118_1794"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:41  %tmp_s = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1794, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:42  %zext_ln708_1 = zext i30 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="43" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:43  %zext_ln1118_12 = zext i31 %data_5_V_read_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:44  %zext_ln1118_13 = zext i31 %data_5_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:45  %mul_ln1118_1795 = mul i47 %zext_ln1118_13, -18927

]]></Node>
<StgValue><ssdm name="mul_ln1118_1795"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:46  %trunc_ln708_1822 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1795, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1822"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:47  %sext_ln708_404 = sext i31 %trunc_ln708_1822 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_404"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:48  %zext_ln1118_14 = zext i31 %data_6_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="45" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:49  %zext_ln1118_15 = zext i31 %data_6_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:50  %zext_ln1118_16 = zext i31 %data_6_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:51  %mul_ln1118_1796 = mul i44 %zext_ln1118_16, 4906

]]></Node>
<StgValue><ssdm name="mul_ln1118_1796"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:52  %trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1796, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:53  %zext_ln1118_17 = zext i31 %data_7_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:54  %zext_ln1118_18 = zext i31 %data_7_V_read_3 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
.preheader74.i.preheader:55  %mul_ln1118_1797 = mul i42 %zext_ln1118_18, 1937

]]></Node>
<StgValue><ssdm name="mul_ln1118_1797"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:56  %tmp_57 = call i26 @_ssdm_op_PartSelect.i26.i42.i32.i32(i42 %mul_ln1118_1797, i32 16, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="26">
<![CDATA[
.preheader74.i.preheader:57  %zext_ln1118_19 = zext i26 %tmp_57 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:58  %zext_ln1118_20 = zext i31 %data_8_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:59  %zext_ln1118_21 = zext i31 %data_8_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:60  %mul_ln1118_1798 = mul i44 %zext_ln1118_21, 7894

]]></Node>
<StgValue><ssdm name="mul_ln1118_1798"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:61  %tmp_58 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1798, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:62  %zext_ln1118_22 = zext i28 %tmp_58 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:63  %zext_ln1118_23 = zext i31 %data_9_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="42" op_0_bw="42" op_1_bw="31" op_2_bw="11">
<![CDATA[
.preheader74.i.preheader:64  %shl_ln = call i42 @_ssdm_op_BitConcatenate.i42.i31.i11(i31 %data_9_V_read_3, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="43" op_0_bw="42">
<![CDATA[
.preheader74.i.preheader:65  %zext_ln1118_24 = zext i42 %shl_ln to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="34" op_0_bw="34" op_1_bw="31" op_2_bw="3">
<![CDATA[
.preheader74.i.preheader:66  %shl_ln1118_s = call i34 @_ssdm_op_BitConcatenate.i34.i31.i3(i31 %data_9_V_read_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="43" op_0_bw="34">
<![CDATA[
.preheader74.i.preheader:67  %zext_ln1118_25 = zext i34 %shl_ln1118_s to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:68  %sub_ln1118 = sub i43 %zext_ln1118_25, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:69  %tmp_3 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %sub_ln1118, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:70  %sext_ln1118_1506 = sext i27 %tmp_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_1506"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:71  %zext_ln1118_26 = zext i31 %data_10_V_read11 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:72  %zext_ln1118_27 = zext i31 %data_10_V_read11 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:73  %mul_ln1118_1799 = mul i44 %zext_ln1118_27, 4363

]]></Node>
<StgValue><ssdm name="mul_ln1118_1799"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:74  %tmp_59 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1799, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:75  %zext_ln1118_28 = zext i28 %tmp_59 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:76  %zext_ln1118_29 = zext i31 %data_11_V_read12 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:77  %zext_ln1118_30 = zext i31 %data_11_V_read12 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_30"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:78  %mul_ln1118_1800 = mul i46 %zext_ln1118_30, 17094

]]></Node>
<StgValue><ssdm name="mul_ln1118_1800"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:79  %trunc_ln1118_4 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1800, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="trunc_ln1118_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="43" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:80  %zext_ln1118_31 = zext i31 %data_12_V_read_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_31"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:81  %zext_ln1118_32 = zext i31 %data_12_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_32"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:82  %mul_ln1118_1801 = mul i46 %zext_ln1118_32, -11738

]]></Node>
<StgValue><ssdm name="mul_ln1118_1801"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:83  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1801, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:84  %sext_ln1118_1507 = sext i30 %tmp_4 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1507"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="45" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:85  %zext_ln1118_33 = zext i31 %data_13_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118_33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:86  %zext_ln1118_34 = zext i31 %data_13_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_34"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:87  %zext_ln1118_35 = zext i31 %data_13_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_35"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:88  %mul_ln1118_1802 = mul i44 %zext_ln1118_35, 4526

]]></Node>
<StgValue><ssdm name="mul_ln1118_1802"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:89  %tmp_60 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1802, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:90  %zext_ln1118_36 = zext i28 %tmp_60 to i30

]]></Node>
<StgValue><ssdm name="zext_ln1118_36"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="45" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:91  %zext_ln1118_37 = zext i31 %data_14_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118_37"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="47" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:92  %zext_ln1118_38 = zext i31 %data_14_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1118_38"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="42" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:93  %zext_ln1118_39 = zext i31 %data_14_V_read_3 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1118_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
.preheader74.i.preheader:94  %mul_ln1118_1803 = mul i42 %zext_ln1118_39, 1478

]]></Node>
<StgValue><ssdm name="mul_ln1118_1803"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:95  %tmp_61 = call i26 @_ssdm_op_PartSelect.i26.i42.i32.i32(i42 %mul_ln1118_1803, i32 16, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="26">
<![CDATA[
.preheader74.i.preheader:96  %zext_ln1118_40 = zext i26 %tmp_61 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_40"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="43" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:97  %zext_ln1118_41 = zext i31 %data_15_V_read_3 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118_41"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="44" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:98  %zext_ln1118_42 = zext i31 %data_15_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118_42"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="45" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:99  %zext_ln1118_43 = zext i31 %data_15_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118_43"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader74.i.preheader:100  %mul_ln1118_1804 = mul i45 %zext_ln1118_43, 8394

]]></Node>
<StgValue><ssdm name="mul_ln1118_1804"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:101  %trunc_ln2 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_1804, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:102  %add_ln703 = add i32 %sext_ln708, %zext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:103  %add_ln703_1824 = add i32 %sext_ln708_404, %zext_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_1824"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:104  %add_ln703_1825 = add i32 %add_ln703, %add_ln703_1824

]]></Node>
<StgValue><ssdm name="add_ln703_1825"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:105  %add_ln703_1826 = add i28 %zext_ln1118_19, %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln703_1826"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:106  %zext_ln703 = zext i28 %add_ln703_1826 to i30

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:107  %add_ln703_1827 = add i29 %zext_ln1118_28, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="add_ln703_1827"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:108  %zext_ln703_1 = zext i29 %add_ln703_1827 to i30

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader74.i.preheader:109  %add_ln703_1828 = add i30 %zext_ln703, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1828"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:110  %zext_ln703_2 = zext i30 %add_ln703_1828 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:111  %add_ln703_1829 = add i32 %add_ln703_1825, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_1829"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader74.i.preheader:112  %add_ln703_1830 = add i30 %zext_ln1118_36, %trunc_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln703_1830"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:113  %add_ln703_1831 = add i29 %trunc_ln2, %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="add_ln703_1831"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:114  %zext_ln703_3 = zext i29 %add_ln703_1831 to i30

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader74.i.preheader:115  %add_ln703_1832 = add i30 %add_ln703_1830, %zext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_1832"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:116  %zext_ln703_4 = zext i30 %add_ln703_1832 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:117  %add_ln703_1833 = add i31 %sext_ln1118_1507, %sext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln703_1833"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:118  %sext_ln703 = sext i31 %add_ln703_1833 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:119  %add_ln703_1834 = add i28 %sext_ln1118_1506, 27418

]]></Node>
<StgValue><ssdm name="add_ln703_1834"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:120  %sext_ln703_806 = sext i28 %add_ln703_1834 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_806"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:121  %add_ln703_1835 = add i29 %sext_ln1118_1505, %sext_ln703_806

]]></Node>
<StgValue><ssdm name="add_ln703_1835"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:122  %sext_ln703_805 = sext i29 %add_ln703_1835 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_805"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:123  %add_ln703_1836 = add i32 %sext_ln703, %sext_ln703_805

]]></Node>
<StgValue><ssdm name="add_ln703_1836"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:124  %add_ln703_1837 = add i32 %zext_ln703_4, %add_ln703_1836

]]></Node>
<StgValue><ssdm name="add_ln703_1837"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:125  %add_ln703_1838 = add i32 %add_ln703_1829, %add_ln703_1837

]]></Node>
<StgValue><ssdm name="add_ln703_1838"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:126  %mul_ln1118_1805 = mul i47 %zext_ln1118, -19313

]]></Node>
<StgValue><ssdm name="mul_ln1118_1805"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:127  %trunc_ln708_1823 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1805, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1823"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:128  %sext_ln708_405 = sext i31 %trunc_ln708_1823 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_405"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader74.i.preheader:129  %mul_ln1118_1806 = mul i45 %zext_ln1118_3, 9193

]]></Node>
<StgValue><ssdm name="mul_ln1118_1806"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:130  %tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_1806, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:131  %zext_ln708_2 = zext i29 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:132  %mul_ln1118_1807 = mul i46 %zext_ln1118_5, 21386

]]></Node>
<StgValue><ssdm name="mul_ln1118_1807"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:133  %tmp_63 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1807, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:134  %zext_ln1118_44 = zext i30 %tmp_63 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_44"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:135  %zext_ln1118_45 = zext i31 %data_3_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_45"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:136  %mul_ln1118_1808 = mul i46 %zext_ln1118_45, 27693

]]></Node>
<StgValue><ssdm name="mul_ln1118_1808"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:137  %tmp_64 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1808, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:138  %zext_ln1118_46 = zext i30 %tmp_64 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_46"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader74.i.preheader:139  %mul_ln1118_1809 = mul i48 %zext_ln1118_9, -37498

]]></Node>
<StgValue><ssdm name="mul_ln1118_1809"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:140  %trunc_ln708_1824 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_1809, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1824"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:141  %mul_ln1118_1810 = mul i43 %zext_ln1118_12, -1790

]]></Node>
<StgValue><ssdm name="mul_ln1118_1810"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:142  %tmp_5 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1810, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:143  %sext_ln1118_1508 = sext i27 %tmp_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_1508"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader74.i.preheader:144  %mul_ln1118_1811 = mul i45 %zext_ln1118_15, -4634

]]></Node>
<StgValue><ssdm name="mul_ln1118_1811"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:145  %tmp_6 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_1811, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:146  %sext_ln1118_1509 = sext i29 %tmp_6 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1509"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:147  %mul_ln1118_1812 = mul i47 %zext_ln1118_17, -23434

]]></Node>
<StgValue><ssdm name="mul_ln1118_1812"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:148  %trunc_ln708_1825 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1812, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1825"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:149  %sext_ln708_406 = sext i31 %trunc_ln708_1825 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_406"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:150  %mul_ln1118_1813 = mul i46 %zext_ln1118_20, -10830

]]></Node>
<StgValue><ssdm name="mul_ln1118_1813"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:151  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1813, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:152  %sext_ln1118_1510 = sext i30 %tmp_7 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1510"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:153  %zext_ln1118_47 = zext i31 %data_9_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_47"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:154  %mul_ln1118_1814 = mul i46 %zext_ln1118_47, 26688

]]></Node>
<StgValue><ssdm name="mul_ln1118_1814"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:155  %tmp_65 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1814, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:156  %zext_ln1118_48 = zext i30 %tmp_65 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_48"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:157  %mul_ln1118_1815 = mul i44 %zext_ln1118_27, -2907

]]></Node>
<StgValue><ssdm name="mul_ln1118_1815"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:158  %tmp_8 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1815, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:159  %sext_ln1118_1511 = sext i28 %tmp_8 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_1511"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:160  %mul_ln1118_1816 = mul i44 %zext_ln1118_29, 7606

]]></Node>
<StgValue><ssdm name="mul_ln1118_1816"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:161  %tmp_66 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1816, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:162  %zext_ln1118_49 = zext i28 %tmp_66 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_49"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:163  %mul_ln1118_1817 = mul i46 %zext_ln1118_32, -8781

]]></Node>
<StgValue><ssdm name="mul_ln1118_1817"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:164  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1817, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:165  %sext_ln1118_1512 = sext i30 %tmp_9 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1512"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:166  %mul_ln1118_1818 = mul i46 %zext_ln1118_34, 30415

]]></Node>
<StgValue><ssdm name="mul_ln1118_1818"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:167  %tmp_67 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1818, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:168  %zext_ln708_3 = zext i30 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_3"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:169  %mul_ln1118_1819 = mul i47 %zext_ln1118_38, -22320

]]></Node>
<StgValue><ssdm name="mul_ln1118_1819"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:170  %trunc_ln708_1826 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1819, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1826"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:171  %sext_ln708_407 = sext i31 %trunc_ln708_1826 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_407"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:172  %mul_ln1118_1820 = mul i44 %zext_ln1118_42, 5888

]]></Node>
<StgValue><ssdm name="mul_ln1118_1820"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:173  %tmp_10 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1820, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:174  %zext_ln703_10 = zext i28 %tmp_10 to i31

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:175  %add_ln703_1839 = add i32 %zext_ln708_2, %sext_ln708_405

]]></Node>
<StgValue><ssdm name="add_ln703_1839"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:176  %add_ln703_1840 = add i31 %zext_ln1118_46, %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="add_ln703_1840"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:177  %zext_ln703_5 = zext i31 %add_ln703_1840 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:178  %add_ln703_1841 = add i32 %add_ln703_1839, %zext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_1841"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:179  %add_ln703_1842 = add i32 %sext_ln708_406, %trunc_ln708_1824

]]></Node>
<StgValue><ssdm name="add_ln703_1842"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:180  %add_ln703_1843 = add i31 %zext_ln1118_49, %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="add_ln703_1843"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:181  %zext_ln703_6 = zext i31 %add_ln703_1843 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:182  %add_ln703_1844 = add i32 %add_ln703_1842, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_1844"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:183  %add_ln703_1845 = add i32 %add_ln703_1841, %add_ln703_1844

]]></Node>
<StgValue><ssdm name="add_ln703_1845"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:184  %add_ln703_1846 = add i32 %sext_ln708_407, %zext_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_1846"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:185  %add_ln703_1847 = add i31 %sext_ln1118_1510, %zext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_1847"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:186  %sext_ln703_807 = sext i31 %add_ln703_1847 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_807"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:187  %add_ln703_1848 = add i32 %add_ln703_1846, %sext_ln703_807

]]></Node>
<StgValue><ssdm name="add_ln703_1848"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:188  %add_ln703_1849 = add i31 %sext_ln1118_1509, %sext_ln1118_1512

]]></Node>
<StgValue><ssdm name="add_ln703_1849"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:189  %add_ln703_1850 = add i28 %sext_ln1118_1508, 19845

]]></Node>
<StgValue><ssdm name="add_ln703_1850"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:190  %sext_ln703_808 = sext i28 %add_ln703_1850 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_808"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:191  %add_ln703_1851 = add i29 %sext_ln1118_1511, %sext_ln703_808

]]></Node>
<StgValue><ssdm name="add_ln703_1851"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:192  %sext_ln703_809 = sext i29 %add_ln703_1851 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_809"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:193  %add_ln703_1852 = add i31 %add_ln703_1849, %sext_ln703_809

]]></Node>
<StgValue><ssdm name="add_ln703_1852"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:194  %sext_ln703_810 = sext i31 %add_ln703_1852 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_810"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:195  %add_ln703_1853 = add i32 %add_ln703_1848, %sext_ln703_810

]]></Node>
<StgValue><ssdm name="add_ln703_1853"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:196  %add_ln703_1854 = add i32 %add_ln703_1845, %add_ln703_1853

]]></Node>
<StgValue><ssdm name="add_ln703_1854"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:197  %mul_ln1118_1821 = mul i46 %zext_ln1118_1, -9516

]]></Node>
<StgValue><ssdm name="mul_ln1118_1821"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:198  %tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1821, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:199  %sext_ln1118_1513 = sext i30 %tmp_11 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1513"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:200  %mul_ln1118_1822 = mul i47 %zext_ln1118_2, -26839

]]></Node>
<StgValue><ssdm name="mul_ln1118_1822"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:201  %trunc_ln708_1827 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1822, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1827"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:202  %sext_ln708_408 = sext i31 %trunc_ln708_1827 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_408"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader74.i.preheader:203  %mul_ln1118_1823 = mul i44 %zext_ln1118_6, -2705

]]></Node>
<StgValue><ssdm name="mul_ln1118_1823"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:204  %tmp_12 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_1823, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:205  %sext_ln1118_1514 = sext i28 %tmp_12 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1514"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:206  %mul_ln1118_1824 = mul i46 %zext_ln1118_45, 23189

]]></Node>
<StgValue><ssdm name="mul_ln1118_1824"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:207  %tmp_68 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1824, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:208  %zext_ln708_4 = zext i30 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_4"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:209  %mul_ln1118_1825 = mul i47 %zext_ln1118_10, -32185

]]></Node>
<StgValue><ssdm name="mul_ln1118_1825"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:210  %trunc_ln708_1828 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1825, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1828"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:211  %sext_ln708_409 = sext i31 %trunc_ln708_1828 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_409"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:212  %mul_ln1118_1826 = mul i43 %zext_ln1118_12, -1814

]]></Node>
<StgValue><ssdm name="mul_ln1118_1826"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:213  %tmp_13 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1826, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:214  %sext_ln1118_1515 = sext i27 %tmp_13 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_1515"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:215  %mul_ln1118_1827 = mul i46 %zext_ln1118_14, -16359

]]></Node>
<StgValue><ssdm name="mul_ln1118_1827"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:216  %tmp_14 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1827, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:217  %sext_ln1118_1516 = sext i30 %tmp_14 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1516"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="46" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:218  %zext_ln1118_50 = zext i31 %data_7_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="zext_ln1118_50"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:219  %mul_ln1118_1828 = mul i46 %zext_ln1118_50, 24237

]]></Node>
<StgValue><ssdm name="mul_ln1118_1828"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:220  %tmp_69 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1828, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:221  %zext_ln708_5 = zext i30 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_5"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:222  %mul_ln1118_1829 = mul i46 %zext_ln1118_20, -9591

]]></Node>
<StgValue><ssdm name="mul_ln1118_1829"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:223  %tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1829, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:224  %sext_ln1118_1517 = sext i30 %tmp_15 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_1517"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader74.i.preheader:225  %mul_ln1118_1830 = mul i47 %zext_ln1118_23, -19351

]]></Node>
<StgValue><ssdm name="mul_ln1118_1830"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:226  %trunc_ln708_1829 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_1830, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1829"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:227  %sext_ln708_410 = sext i31 %trunc_ln708_1829 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_410"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:228  %mul_ln1118_1831 = mul i46 %zext_ln1118_26, 23510

]]></Node>
<StgValue><ssdm name="mul_ln1118_1831"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:229  %tmp_70 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1831, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:230  %zext_ln708_6 = zext i30 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="zext_ln708_6"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.preheader74.i.preheader:231  %mul_ln1118_1832 = mul i46 %zext_ln1118_30, 22830

]]></Node>
<StgValue><ssdm name="mul_ln1118_1832"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:232  %tmp_71 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_1832, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="30">
<![CDATA[
.preheader74.i.preheader:233  %zext_ln1118_51 = zext i30 %tmp_71 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_51"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:234  %mul_ln1118_1833 = mul i43 %zext_ln1118_31, -1085

]]></Node>
<StgValue><ssdm name="mul_ln1118_1833"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:235  %tmp_16 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1833, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:236  %sext_ln1118_1518 = sext i27 %tmp_16 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_1518"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader74.i.preheader:237  %mul_ln1118_1834 = mul i45 %zext_ln1118_33, 10074

]]></Node>
<StgValue><ssdm name="mul_ln1118_1834"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:238  %tmp_72 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_1834, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:239  %zext_ln1118_52 = zext i29 %tmp_72 to i31

]]></Node>
<StgValue><ssdm name="zext_ln1118_52"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader74.i.preheader:240  %mul_ln1118_1835 = mul i45 %zext_ln1118_37, 9772

]]></Node>
<StgValue><ssdm name="mul_ln1118_1835"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:241  %trunc_ln1118_s = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_1835, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="trunc_ln1118_s"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader74.i.preheader:242  %mul_ln1118_1836 = mul i43 %zext_ln1118_41, 3981

]]></Node>
<StgValue><ssdm name="mul_ln1118_1836"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="27" op_0_bw="27" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:243  %tmp_73 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %mul_ln1118_1836, i32 16, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="29" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:244  %zext_ln703_9 = zext i27 %tmp_73 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:245  %add_ln703_1855 = add i32 %zext_ln708_4, %sext_ln708_408

]]></Node>
<StgValue><ssdm name="add_ln703_1855"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:246  %add_ln703_1856 = add i32 %zext_ln708_5, %sext_ln708_409

]]></Node>
<StgValue><ssdm name="add_ln703_1856"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:247  %add_ln703_1857 = add i32 %add_ln703_1855, %add_ln703_1856

]]></Node>
<StgValue><ssdm name="add_ln703_1857"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:248  %add_ln703_1858 = add i32 %zext_ln708_6, %sext_ln708_410

]]></Node>
<StgValue><ssdm name="add_ln703_1858"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:249  %add_ln703_1859 = add i31 %zext_ln1118_52, %zext_ln1118_51

]]></Node>
<StgValue><ssdm name="add_ln703_1859"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:250  %zext_ln703_7 = zext i31 %add_ln703_1859 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:251  %add_ln703_1860 = add i32 %add_ln703_1858, %zext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_1860"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:252  %add_ln703_1861 = add i32 %add_ln703_1857, %add_ln703_1860

]]></Node>
<StgValue><ssdm name="add_ln703_1861"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:253  %add_ln703_1862 = add i29 %zext_ln703_9, %trunc_ln1118_s

]]></Node>
<StgValue><ssdm name="add_ln703_1862"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:254  %zext_ln703_8 = zext i29 %add_ln703_1862 to i32

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:255  %add_ln703_1863 = add i31 %sext_ln1118_1516, %sext_ln1118_1513

]]></Node>
<StgValue><ssdm name="add_ln703_1863"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:256  %sext_ln703_811 = sext i31 %add_ln703_1863 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_811"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:257  %add_ln703_1864 = add i32 %zext_ln703_8, %sext_ln703_811

]]></Node>
<StgValue><ssdm name="add_ln703_1864"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:258  %add_ln703_1865 = add i31 %sext_ln1118_1514, %sext_ln1118_1517

]]></Node>
<StgValue><ssdm name="add_ln703_1865"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:259  %add_ln703_1866 = add i28 %sext_ln1118_1518, -14261

]]></Node>
<StgValue><ssdm name="add_ln703_1866"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="29" op_0_bw="28">
<![CDATA[
.preheader74.i.preheader:260  %sext_ln703_812 = sext i28 %add_ln703_1866 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_812"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader74.i.preheader:261  %add_ln703_1867 = add i29 %sext_ln1118_1515, %sext_ln703_812

]]></Node>
<StgValue><ssdm name="add_ln703_1867"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="29">
<![CDATA[
.preheader74.i.preheader:262  %sext_ln703_813 = sext i29 %add_ln703_1867 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_813"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader74.i.preheader:263  %add_ln703_1868 = add i31 %add_ln703_1865, %sext_ln703_813

]]></Node>
<StgValue><ssdm name="add_ln703_1868"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="31">
<![CDATA[
.preheader74.i.preheader:264  %sext_ln703_814 = sext i31 %add_ln703_1868 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_814"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:265  %add_ln703_1869 = add i32 %add_ln703_1864, %sext_ln703_814

]]></Node>
<StgValue><ssdm name="add_ln703_1869"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader74.i.preheader:266  %add_ln703_1870 = add i32 %add_ln703_1861, %add_ln703_1869

]]></Node>
<StgValue><ssdm name="add_ln703_1870"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74.i.preheader:267  call void @_ssdm_op_Write.ap_auto.i32P(i32* %res_0_V, i32 %add_ln703_1838)

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74.i.preheader:268  call void @_ssdm_op_Write.ap_auto.i32P(i32* %res_1_V, i32 %add_ln703_1854)

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74.i.preheader:269  call void @_ssdm_op_Write.ap_auto.i32P(i32* %res_2_V, i32 %add_ln703_1870)

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
.preheader74.i.preheader:270  ret void

]]></Node>
<StgValue><ssdm name="ret_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
