{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486791817575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486791817585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 02:43:37 2017 " "Processing started: Sat Feb 11 02:43:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486791817585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486791817585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off estacionamento -c estacionamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off estacionamento -c estacionamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486791817585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486791817835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486791817835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estacionamento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file estacionamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 estacionamento " "Found entity 1: estacionamento" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486791826735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486791826735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "estacionamento " "Elaborating entity \"estacionamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486791826755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst33 " "Block or symbol \"AND2\" of instance \"inst33\" overlaps another block or symbol" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 176 1920 1984 224 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1486791826755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74112o 74112o:inst " "Elaborating entity \"74112o\" for hierarchy \"74112o:inst\"" {  } { { "estacionamento.bdf" "inst" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 232 840 952 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486791826765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74112o:inst " "Elaborated megafunction instantiation \"74112o:inst\"" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 232 840 952 344 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486791826765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst27 " "Elaborating entity \"7447\" for hierarchy \"7447:inst27\"" {  } { { "estacionamento.bdf" "inst27" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 168 2792 2912 328 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486791826765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst27 " "Elaborated megafunction instantiation \"7447:inst27\"" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 168 2792 2912 328 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486791826775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q2 VCC " "Pin \"Q2\" is stuck at VCC" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 32 2744 2920 48 "Q2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|Q2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0 GND " "Pin \"Q0\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 144 2744 2920 160 "Q0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|Q0"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1 GND " "Pin \"Q1\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 96 2736 2912 112 "Q1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|Q1"} { "Warning" "WMLS_MLS_STUCK_PIN" "EA VCC " "Pin \"EA\" is stuck at VCC" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 184 2912 3088 200 "EA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EA"} { "Warning" "WMLS_MLS_STUCK_PIN" "EB GND " "Pin \"EB\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 200 2912 3088 216 "EB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EB"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC GND " "Pin \"EC\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 216 2912 3088 232 "EC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ED VCC " "Pin \"ED\" is stuck at VCC" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 232 2912 3088 248 "ED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|ED"} { "Warning" "WMLS_MLS_STUCK_PIN" "EE VCC " "Pin \"EE\" is stuck at VCC" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 248 2912 3088 264 "EE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EF GND " "Pin \"EF\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 264 2912 3088 280 "EF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EF"} { "Warning" "WMLS_MLS_STUCK_PIN" "EG GND " "Pin \"EG\" is stuck at GND" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 280 2912 3088 296 "EG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486791827045 "|estacionamento|EG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1486791827045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486791827155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486791827155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CK " "No output dependent on input pin \"CK\"" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 168 56 224 184 "CK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486791827195 "|estacionamento|CK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA " "No output dependent on input pin \"SA\"" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 88 144 312 104 "SA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486791827195 "|estacionamento|SA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SB " "No output dependent on input pin \"SB\"" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/Estacionamento Quartus/estacionamento.bdf" { { 128 112 280 144 "SB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486791827195 "|estacionamento|SB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1486791827195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486791827195 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486791827195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486791827195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486791827215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 02:43:47 2017 " "Processing ended: Sat Feb 11 02:43:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486791827215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486791827215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486791827215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486791827215 ""}
