
---------- Begin Simulation Statistics ----------
final_tick                               1050451675500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                   103443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13970.34                       # Real time elapsed on the host
host_tick_rate                               75191566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440924059                       # Number of instructions simulated
sim_ops                                    1445129074                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.050452                       # Number of seconds simulated
sim_ticks                                1050451675500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.985942                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168106621                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191060774                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14921173                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259245499                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21806861                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22392710                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          585849                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328973885                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148437                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050458                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9114757                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654984                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33024651                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160622                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46013709                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517847                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571592                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1935176578                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.646748                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395840                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1328601286     68.66%     68.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361435411     18.68%     87.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85216991      4.40%     91.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83205356      4.30%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26154148      1.35%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8390724      0.43%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4717366      0.24%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4430645      0.23%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33024651      1.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1935176578                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112852                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817889                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697249                       # Number of loads committed
system.cpu0.commit.membars                    2104060                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104066      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530457     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747699     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256353     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571592                       # Class of committed instruction
system.cpu0.commit.refs                     536004080                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517847                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571592                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.672557                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.672557                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275804772                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5828694                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166668640                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316509898                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744550063                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                915312433                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9123063                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13700987                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3506796                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328973885                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232661307                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1206330924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5747803                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340056280                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29858988                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.157286                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         727036535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189913482                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.640696                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1948297127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.688350                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1001873255     51.42%     51.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703225632     36.09%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124226130      6.38%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97681083      5.01%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16555434      0.85%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456067      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174297      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     442      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104787      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1948297127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      143265399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9186488                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319242695                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.617842                       # Inst execution rate
system.cpu0.iew.exec_refs                   562122797                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151629202                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              217549192                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408542310                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056779                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5285899                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152175963                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297552896                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410493595                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4945582                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292254547                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                970691                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5856055                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9123063                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8015441                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       154656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21510352                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77352                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7191                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4891107                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19845061                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4869132                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7191                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399607                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8786881                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591373657                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283864442                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840617                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497119009                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.613830                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1283936996                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1585965231                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823207271                       # number of integer regfile writes
system.cpu0.ipc                              0.597887                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.597887                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106115      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717066310     55.28%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842072      0.91%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100413      0.16%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413346055     31.86%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150739113     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297200129                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1675064                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001291                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 329169     19.65%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1038260     61.98%     81.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               307619     18.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296769023                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4544497038                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283864391                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343541097                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294391901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297200129                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160995                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45981301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           124695                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           373                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13395855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1948297127                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.665812                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1045364070     53.66%     53.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          608692296     31.24%     84.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208723384     10.71%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75116621      3.86%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8127181      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             967372      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             929086      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             225834      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             151283      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1948297127                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.620206                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11044488                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2673662                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408542310                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152175963                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2091562526                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9340986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              233959191                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543313                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7752013                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               755492097                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11773182                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14543                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609750035                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1311805410                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846464534                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907260998                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22667700                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9123063                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             42289217                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45921217                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609749991                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172561                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6261                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16478846                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6242                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3199710942                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608306209                       # The number of ROB writes
system.cpu0.timesIdled                       22329457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2033                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.497719                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12324891                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13324535                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1796013                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18013455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668642                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683242                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14600                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21039483                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42111                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050240                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1328144                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228359                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2009798                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11025209                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67677257                       # Number of instructions committed
system.cpu1.commit.committedOps              68727727                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    301166642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.945481                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    272430784     90.46%     90.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14454126      4.80%     95.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5218341      1.73%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4051475      1.35%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1120304      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       501429      0.17%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1046946      0.35%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       333439      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2009798      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    301166642                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074796                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65712280                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751631                       # Number of loads committed
system.cpu1.commit.membars                    2100561                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100561      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600568     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801871     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224583      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68727727                       # Class of committed instruction
system.cpu1.commit.refs                      23026466                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67677257                       # Number of Instructions Simulated
system.cpu1.committedOps                     68727727                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.497586                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.497586                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            242477264                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               496791                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11653096                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84290769                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16618382                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40525257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1329562                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1229895                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2495684                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21039483                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14681328                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    284824519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326364                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88311550                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3594862                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069121                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16824188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12993533                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290132                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         303446149                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.294495                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.715817                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               246176936     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36298395     11.96%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12070214      3.98%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7284386      2.40%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1180967      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  265107      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169646      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     488      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           303446149                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         938161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1392773                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17806867                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.250605                       # Inst execution rate
system.cpu1.iew.exec_refs                    25872181                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6632334                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203838102                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19708776                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051140                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1378051                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6981381                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79728338                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19239847                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1316108                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76280149                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                939504                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3983847                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1329562                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6090234                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          724820                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32749                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1957                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10875                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2957145                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       706546                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1957                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405108                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        987665                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43618616                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75199165                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824030                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35943050                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.247053                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75249897                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96917982                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50381863                       # number of integer regfile writes
system.cpu1.ipc                              0.222341                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.222341                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100785      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49213080     63.42%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20629957     26.59%     92.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5652278      7.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77596257                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1534049                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019770                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 328130     21.39%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                962880     62.77%     84.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               243035     15.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77029505                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460308204                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75199153                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90730315                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76576525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77596257                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151813                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11000610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           135520                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           349                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4959708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    303446149                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          255327701     84.14%     84.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31019472     10.22%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10307747      3.40%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3565649      1.18%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2005112      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             457707      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             492188      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             162351      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             108222      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      303446149                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.254929                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7354913                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          905342                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19708776                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6981381                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu1.numCycles                       304384310                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1796502917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217854008                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45686861                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7349619                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18774552                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2992315                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29781                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105679793                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82733606                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55358869                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40317869                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14677660                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1329562                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25144661                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9672008                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105679781                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25497                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               873                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14332305                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   378908714                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161791586                       # The number of ROB writes
system.cpu1.timesIdled                          66112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.354416                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11837330                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14917040                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2041190                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18284309                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617709                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         726545                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          108836                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21129925                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30894                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050205                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1410196                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101474                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1967851                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14244493                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64189493                       # Number of instructions committed
system.cpu2.commit.committedOps              65239912                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    286312794                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.227862                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.945442                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    258988518     90.46%     90.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13725272      4.79%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5040512      1.76%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3914752      1.37%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978505      0.34%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       469036      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       911084      0.32%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       317264      0.11%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1967851      0.69%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    286312794                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013686                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62340846                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861901                       # Number of loads committed
system.cpu2.commit.membars                    2100504                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100504      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196014     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912106     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031144      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65239912                       # Class of committed instruction
system.cpu2.commit.refs                      21943262                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64189493                       # Number of Instructions Simulated
system.cpu2.committedOps                     65239912                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.516411                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.516411                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            226733057                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               655140                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11047786                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84713353                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17038587                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41527374                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1411506                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1345891                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2331477                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21129925                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14868966                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    269743942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               323861                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      91740361                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4085000                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072885                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17255451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12455039                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.316448                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         289042001                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.322808                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762773                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               229901140     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37580774     13.00%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12512756      4.33%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7015989      2.43%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1146849      0.40%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  244082      0.08%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  640091      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     311      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           289042001                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         864148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1468947                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16981491                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.251534                       # Inst execution rate
system.cpu2.iew.exec_refs                    24545213                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6408254                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              191634810                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19811573                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1253335                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1616046                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7144797                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           79462186                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18136959                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1270776                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72921296                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                802665                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3960892                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1411506                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5944792                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        64442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          628888                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27355                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1952                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12601                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3949672                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1063436                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1952                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       478396                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        990551                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41868979                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71959129                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.825624                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34568033                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.248215                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72006386                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93051590                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48158905                       # number of integer regfile writes
system.cpu2.ipc                              0.221415                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.221415                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100717      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47164206     63.57%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19493972     26.28%     92.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5433028      7.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74192072                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1498890                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020203                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 319691     21.33%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                940296     62.73%     84.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               238899     15.94%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73590229                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         439047707                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71959117                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93685748                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75658831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74192072                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3803355                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14222273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122700                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        652000                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7826569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    289042001                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.256683                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.729683                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243086840     84.10%     84.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29653463     10.26%     94.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9809332      3.39%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3305652      1.14%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1998081      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             460128      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             486059      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             145897      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96549      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      289042001                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.255918                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8476240                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1112707                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19811573                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7144797                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       289906149                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1810981080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              204055342                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43493588                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5950638                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19191453                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2736437                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                24645                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105767956                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82900291                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55489355                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40906424                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14369277                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1411506                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             23446440                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11995767                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105767944                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30836                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               855                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13310819                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   363828230                       # The number of ROB reads
system.cpu2.rob.rob_writes                  161703051                       # The number of ROB writes
system.cpu2.timesIdled                          65699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.857245                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10054928                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12135243                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1328496                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14814125                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514660                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         525438                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10778                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17051564                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18949                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050182                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941790                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568118                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1851246                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8093665                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58539462                       # Number of instructions committed
system.cpu3.commit.committedOps              59589843                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    256449796                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.232365                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.968387                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    232109349     90.51%     90.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12156658      4.74%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4350790      1.70%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3396660      1.32%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       821065      0.32%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       432303      0.17%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1036193      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295532      0.12%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1851246      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    256449796                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865348                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56838665                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731029                       # Number of loads committed
system.cpu3.commit.membars                    2100461                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100461      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37245372     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781211     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462655      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59589843                       # Class of committed instruction
system.cpu3.commit.refs                      20243878                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58539462                       # Number of Instructions Simulated
system.cpu3.committedOps                     59589843                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.424084                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.424084                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            209555135                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406515                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9527030                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70828778                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13001249                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32238450                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                942787                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1024554                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2368414                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17051564                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12345937                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    242927540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               232787                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73716252                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2658986                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065840                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13848991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10569588                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.284637                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         258106035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.289680                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.708505                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               209945647     81.34%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30717049     11.90%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10074321      3.90%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6080641      2.36%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  933038      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  203979      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151147      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           258106035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         877439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              988622                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14737044                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.251799                       # Inst execution rate
system.cpu3.iew.exec_refs                    22374276                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5725258                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171477399                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16880483                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051081                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           980727                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5955870                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67663544                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16649018                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960535                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65211860                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                921281                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4269083                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                942787                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6492545                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        62761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          524569                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22888                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1198                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10957                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2149454                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       443021                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1198                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254074                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        734548                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38495126                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64418321                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.827916                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31870744                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.248735                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64458200                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82752080                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43446785                       # number of integer regfile writes
system.cpu3.ipc                              0.226036                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.226036                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100680      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41410709     62.58%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17933803     27.10%     92.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4727058      7.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66172395                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1481329                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022386                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 318593     21.51%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                929836     62.77%     84.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               232896     15.72%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65553028                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         392045323                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64418309                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75738100                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64511921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66172395                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151623                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8073700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           113197                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           328                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3515907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    258106035                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.256377                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.735877                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          217232006     84.16%     84.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26751037     10.36%     94.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8166668      3.16%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2903153      1.12%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1907828      0.74%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             440718      0.17%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             474130      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             145079      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              85416      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      258106035                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.255508                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6899059                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          782987                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16880483                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5955870                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       258983474                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1841902354                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185688809                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39877329                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6953962                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14809734                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2398888                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20670                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88896886                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69749177                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46978001                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32311351                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14676552                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                942787                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             24319119                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7100672                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88896874                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34235                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               931                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14016133                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           928                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   322280784                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137026820                       # The number of ROB writes
system.cpu3.timesIdled                          46707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2998310                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               159267                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3328419                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17265045                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7555274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15046490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1040798                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90456                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52597370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5355749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105944444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5446205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4300473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3754196                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3736917                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              992                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            692                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3247175                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3247142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4300473                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6023                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22594083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22594083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    723315904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               723315904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1438                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7555355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7555355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7555355                       # Request fanout histogram
system.membus.respLayer1.occupancy        39956713400                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32072502493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      7127087000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44639214003.252449                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 442108807500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   145311626500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 905140049000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14780719                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14780719                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14780719                       # number of overall hits
system.cpu2.icache.overall_hits::total       14780719                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88246                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88246                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88246                       # number of overall misses
system.cpu2.icache.overall_misses::total        88246                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1536621999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1536621999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1536621999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1536621999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14868965                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14868965                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14868965                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14868965                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005935                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005935                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005935                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005935                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17412.936552                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17412.936552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17412.936552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17412.936552                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           80                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        78767                       # number of writebacks
system.cpu2.icache.writebacks::total            78767                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9447                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9447                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9447                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9447                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        78799                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        78799                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        78799                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        78799                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1357971499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1357971499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1357971499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1357971499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005300                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005300                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005300                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005300                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17233.359548                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17233.359548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17233.359548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17233.359548                       # average overall mshr miss latency
system.cpu2.icache.replacements                 78767                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14780719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14780719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88246                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88246                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1536621999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1536621999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14868965                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14868965                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005935                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005935                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17412.936552                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17412.936552                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9447                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9447                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        78799                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        78799                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1357971499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1357971499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005300                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005300                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17233.359548                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17233.359548                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14572318                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            78767                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           185.005370                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        358630000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999656                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29816729                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29816729                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17450267                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17450267                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17450267                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17450267                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4814840                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4814840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4814840                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4814840                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 545075394498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 545075394498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 545075394498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 545075394498                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22265107                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22265107                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22265107                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22265107                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.216250                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.216250                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.216250                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.216250                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113207.374388                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113207.374388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113207.374388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113207.374388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5810896                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       342783                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            69569                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3934                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    83.527088                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.133452                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1374936                       # number of writebacks
system.cpu2.dcache.writebacks::total          1374936                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3853493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3853493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3853493                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3853493                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       961347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       961347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961347                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 105952899233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 105952899233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 105952899233                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 105952899233                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043177                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110212.960807                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110212.960807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110212.960807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110212.960807                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1374936                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14443015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14443015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2791369                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2791369                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 280026070500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 280026070500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17234384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17234384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161965                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161965                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100318.542801                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100318.542801                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2254864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2254864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       536505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53268025500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53268025500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99287.099841                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99287.099841                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3007252                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3007252                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2023471                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2023471                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 265049323998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 265049323998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.402223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.402223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 130987.458678                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 130987.458678                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1598629                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1598629                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424842                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424842                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  52684873733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  52684873733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084449                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084449                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124010.511515                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124010.511515                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5185500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5185500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.399635                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.399635                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23678.082192                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23678.082192                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          114                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.191606                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.191606                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 32342.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32342.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          186                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1370000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1370000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.473282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.473282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7365.591398                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7365.591398                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1219000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1219000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460560                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460560                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6734.806630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6734.806630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       701000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       701000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       671000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       671000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634827                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634827                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46936697500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46936697500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395521                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395521                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112997.552831                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112997.552831                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415377                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415377                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46521319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46521319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395520                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395520                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111997.822460                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111997.822460                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.263908                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19461535                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1376594                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.137454                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        358641500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.263908                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48009132                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48009132                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7608229768.595041                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45712002144.485580                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 442109080000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   129855873500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 920595802000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12289403                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12289403                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12289403                       # number of overall hits
system.cpu3.icache.overall_hits::total       12289403                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56534                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56534                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56534                       # number of overall misses
system.cpu3.icache.overall_misses::total        56534                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1200107000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1200107000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1200107000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1200107000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12345937                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12345937                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12345937                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12345937                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004579                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004579                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004579                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004579                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21228.057452                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21228.057452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21228.057452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21228.057452                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          673                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.866667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52233                       # number of writebacks
system.cpu3.icache.writebacks::total            52233                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4269                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4269                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4269                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4269                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52265                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52265                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52265                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52265                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1081213000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1081213000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1081213000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1081213000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004233                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004233                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20687.132881                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20687.132881                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20687.132881                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20687.132881                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52233                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12289403                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12289403                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56534                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56534                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1200107000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1200107000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12345937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12345937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21228.057452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21228.057452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4269                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4269                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52265                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52265                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1081213000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1081213000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20687.132881                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20687.132881                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988861                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11737275                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52233                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           224.709953                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        364211000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988861                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24744139                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24744139                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15667861                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15667861                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15667861                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15667861                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4650737                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4650737                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4650737                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4650737                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 545035954975                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 545035954975                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 545035954975                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 545035954975                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20318598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20318598                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20318598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20318598                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.228891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.228891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.228891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.228891                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 117193.458795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117193.458795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 117193.458795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 117193.458795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5681939                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       350771                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            67909                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3871                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.669896                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.615087                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1254846                       # number of writebacks
system.cpu3.dcache.writebacks::total          1254846                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3753368                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3753368                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3753368                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3753368                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897369                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897369                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897369                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897369                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 100679322775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 100679322775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 100679322775                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 100679322775                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044165                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044165                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044165                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044165                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112193.894346                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112193.894346                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112193.894346                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112193.894346                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1254846                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13136337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13136337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2720027                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2720027                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 281104600500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 281104600500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15856364                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15856364                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171542                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171542                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103346.253732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103346.253732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2208718                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2208718                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511309                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511309                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51861318000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51861318000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032246                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032246                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101428.525608                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101428.525608                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2531524                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2531524                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1930710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1930710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 263931354475                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 263931354475                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.432678                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.432678                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 136701.707908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 136701.707908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1544650                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1544650                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386060                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386060                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  48818004775                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  48818004775                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086517                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086517                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126451.859232                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126451.859232                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6091500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6091500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.392661                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392661                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28464.953271                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28464.953271                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          110                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.190826                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.190826                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32394.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32394.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1627000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1627000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.429306                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.429306                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9742.514970                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9742.514970                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1477000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1477000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421594                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421594                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9006.097561                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9006.097561                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       274000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       274000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691178                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691178                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359004                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359004                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39224484500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39224484500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050182                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050182                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341849                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341849                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109259.185134                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109259.185134                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359004                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359004                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38865480500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38865480500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341849                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341849                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108259.185134                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108259.185134                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.751004                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17614479                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256190                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.022146                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        364222500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.751004                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.867219                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.867219                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43995643                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43995643                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    359269192.307692                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   537457068.865448                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1518778000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1045781176000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4670499500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203117159                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203117159                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203117159                       # number of overall hits
system.cpu0.icache.overall_hits::total      203117159                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29544148                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29544148                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29544148                       # number of overall misses
system.cpu0.icache.overall_misses::total     29544148                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376873655999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376873655999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376873655999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376873655999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232661307                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232661307                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232661307                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232661307                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126984                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126984                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126984                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126984                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12756.287844                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12756.287844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12756.287844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12756.287844                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2201                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.020000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26408942                       # number of writebacks
system.cpu0.icache.writebacks::total         26408942                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3135173                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3135173                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3135173                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3135173                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26408975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26408975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26408975                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26408975                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323998513999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323998513999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323998513999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323998513999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113508                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113508                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113508                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113508                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12268.500159                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12268.500159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12268.500159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12268.500159                       # average overall mshr miss latency
system.cpu0.icache.replacements              26408942                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203117159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203117159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29544148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29544148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376873655999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376873655999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232661307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232661307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12756.287844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12756.287844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3135173                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3135173                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26408975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26408975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323998513999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323998513999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113508                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113508                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12268.500159                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12268.500159                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229524693                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26408942                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.691173                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491731588                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491731588                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497363893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497363893                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497363893                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497363893                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32413830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32413830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32413830                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32413830                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1171495635783                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1171495635783                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1171495635783                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1171495635783                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529777723                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529777723                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529777723                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529777723                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061184                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061184                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061184                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061184                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36141.845496                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36141.845496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36141.845496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36141.845496                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11294454                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       359481                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3767                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.271099                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.428989                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22236986                       # number of writebacks
system.cpu0.dcache.writebacks::total         22236986                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10641287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10641287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10641287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10641287                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21772543                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21772543                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21772543                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21772543                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 444818897020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 444818897020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 444818897020                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 444818897020                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041098                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20430.268390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20430.268390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20430.268390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20430.268390                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22236986                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358455201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358455201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25070215                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25070215                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 745037737000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 745037737000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383525416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383525416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29718.043383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29718.043383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5853606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5853606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19216609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19216609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 341957322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 341957322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17794.883712                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17794.883712                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138908692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138908692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7343615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7343615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 426457898783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 426457898783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58071.930348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58071.930348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4787681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4787681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2555934                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2555934                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102861574520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102861574520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40244.221690                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40244.221690                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2302                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2302                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11770500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11770500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449019                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449019                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6274.253731                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6274.253731                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           77                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1435000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1435000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018430                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018430                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3756                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3756                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          305                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          305                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3251500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3251500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4061                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4061                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10660.655738                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10660.655738                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2956500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2956500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9954.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9954.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52812578000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52812578000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443372                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443372                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113394.006149                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113394.006149                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465743                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465743                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52346831500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52346831500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443371                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443371                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112394.242103                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112394.242103                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993187                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520193300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22238089                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.391996                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993187                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999787                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999787                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083910961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083910961                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26338911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20388420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               75046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              176276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               74970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              168404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              170204                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47440125                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26338911                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20388420                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              75046                       # number of overall hits
system.l2.overall_hits::.cpu1.data             176276                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              74970                       # number of overall hits
system.l2.overall_hits::.cpu2.data             168404                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47894                       # number of overall hits
system.l2.overall_hits::.cpu3.data             170204                       # number of overall hits
system.l2.overall_hits::total                47440125                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70061                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1846038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1275318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1204689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1082991                       # number of demand (read+write) misses
system.l2.demand_misses::total                5491332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70061                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1846038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4035                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1275318                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3829                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1204689                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4371                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1082991                       # number of overall misses
system.l2.overall_misses::total               5491332                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5973782997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 207277767155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    404277998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 155652354663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    383403499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 147473483429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    452544496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134750594983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     652368209220                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5973782997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 207277767155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    404277998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 155652354663                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    383403499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 147473483429                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    452544496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134750594983                       # number of overall miss cycles
system.l2.overall_miss_latency::total    652368209220                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26408972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22234458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1451594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           78799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1373093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52931457                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26408972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22234458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1451594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          78799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1373093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52931457                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.051024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.878564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.048592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.877354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.083631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.864184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103744                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.051024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.878564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.048592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.877354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.083631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.864184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103744                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85265.454347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112282.502936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100192.812392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122049.837502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100131.496213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122416.228113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103533.401052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124424.482736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118799.629893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85265.454347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112282.502936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100192.812392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122049.837502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100131.496213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122416.228113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103533.401052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124424.482736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118799.629893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3841319                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    107975                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.576004                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1840990                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3754196                       # number of writebacks
system.l2.writebacks::total                   3754196                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135051                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          47248                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          47132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          46862                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              277541                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135051                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         47248                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         47132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         46862                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             277541                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1710987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1228070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1157557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1036129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5213791                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1710987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1228070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1157557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1036129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2347449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7561240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5264312499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 180239720627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    338460998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138584617488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    322157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 131220637393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    391208498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 119584479866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 575945594369                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5264312499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 180239720627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    338460998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138584617488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    322157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 131220637393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    391208498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 119584479866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 245679636550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 821625230919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.846015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.043681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.843029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.077872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.826790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.846015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.043681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.843029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.077872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.826790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75307.743462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105342.542420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93188.600771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112847.490361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93595.874492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113359.979157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96120.024079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115414.663489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110465.800100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75307.743462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105342.542420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93188.600771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112847.490361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93595.874492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113359.979157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96120.024079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115414.663489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104658.135938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108662.763108                       # average overall mshr miss latency
system.l2.replacements                       12909762                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5796014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5796014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5796014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5796014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46696269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46696269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46696269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46696269                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2347449                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2347449                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 245679636550                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 245679636550                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104658.135938                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104658.135938                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                150                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        72000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       229500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.590909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.746667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.675676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4370.370370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4098.214286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2796.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       538500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       774999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1086499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2969498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.575758                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.706667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.657658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20339.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20394.710526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20499.981132                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20339.027397                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.860759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.780488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1358000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       176000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       461500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       653000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2648500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.860759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.696970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.780488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19970.588235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19555.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20065.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20406.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20064.393939                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1884670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            49183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            52332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            61803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2047988                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1133855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         680585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3440000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 129176282820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 103270065674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  96790966254                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85326467677                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  414563782425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3018525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       889990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       837085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       742388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5487988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.375632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.944738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.937483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.916751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113926.633317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122822.556989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 123339.402658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125372.242522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120512.727449                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       106030                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        29952                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        30427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           197231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1027825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       809985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       754801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       650158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3242769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111097649154                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92049817944                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  86272719028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75683955474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 365104141600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.340506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.901702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.875766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108090.043688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113643.855064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114298.628417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116408.558341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112590.240501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26338911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         75046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         74970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26536821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5973782997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    404277998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    383403499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    452544496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7214008990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26408972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        78799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26619117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.051024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.048592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.083631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85265.454347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100192.812392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100131.496213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103533.401052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87659.290731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          403                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          387                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1248                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5264312499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    338460998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    322157000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    391208498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6316138995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.043681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.077872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75307.743462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93188.600771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93595.874492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96120.024079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77930.843389                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18503750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       127093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       116072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       108401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18855316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       712183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       434511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       419936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       402406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1969036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78101484335                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52382288989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50682517175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49424127306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 230590417805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19215933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       561604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20824352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.773696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.783451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.787785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109664.909630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120554.575118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120691.050958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122821.546662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117108.279282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29021                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16426                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        17180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        16435                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        79062                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       683162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       418085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       402756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       385971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1889974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69142071473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46534799544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44947918365                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43900524392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 204525313774                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.744448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.751399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.755610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101208.895508                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111304.637918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111600.865946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113740.473745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108215.940417                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          195                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          152                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               703                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1896                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1675                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1859                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1674                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7104                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22364298                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     20298839                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     21261284                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     20606808                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     84531229                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2091                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1844                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2046                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          7807                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.906743                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.908351                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.908602                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.916758                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909953                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11795.515823                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12118.709851                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 11436.946746                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12309.921147                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11899.103181                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          301                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          241                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          287                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          253                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1082                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1595                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1434                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1572                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1421                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6022                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33303655                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     30039186                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     32795661                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     29798680                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    125937182                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.762793                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.777657                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.768328                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.778204                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.771359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20880.034483                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20947.828452                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20862.379771                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20970.218156                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20912.849884                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999879                       # Cycle average of tags in use
system.l2.tags.total_refs                   107480672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12911546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.324384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.096050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.516558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.264357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.893156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.024057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.805845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.026624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.710679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.622896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.548376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856367106                       # Number of tag accesses
system.l2.tags.data_accesses                856367106                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4473792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109612288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        232448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78671168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74148160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        260480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      66382592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    149046144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          483047360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4473792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       232448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       220288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       260480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5187008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240268544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240268544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1712692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1229237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1158565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1037228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2328846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7547615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3754196                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3754196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4258922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104347768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           221284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74892706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           209708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         70586931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           247970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         63194332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    141887673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459847294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4258922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       221284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       209708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       247970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4937884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228728793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228728793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228728793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4258922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104347768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          221284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74892706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          209708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        70586931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          247970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        63194332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    141887673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            688576087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3737301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1691554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1223629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1151548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1028935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2328722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003903198250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14651155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3520195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7547615                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3754196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7547615                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3754196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  42180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16895                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            430787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            436697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            484846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            842273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            440697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            451991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            447750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            440385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            436936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           482669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           429534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           437522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           434317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           432155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           446204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           238321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233383                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 389765465001                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37527175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            530492371251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51931.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70681.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3796899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1623334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7547615                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3754196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1481422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1653423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1287820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  816714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  418860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  184784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  139018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  110501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   94866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  100803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 172882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 276734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 226608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 144597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 125377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 105336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  79676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  49796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  23277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  12941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 202917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 242009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 231478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  30353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  31891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  34332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  42104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  26594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5822476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.578293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.673382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.354709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4494380     77.19%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       736688     12.65%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215715      3.70%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131374      2.26%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47680      0.82%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27575      0.47%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16458      0.28%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13640      0.23%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138966      2.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5822476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.478082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.394338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.122547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231087    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214078     92.64%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1276      0.55%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10921      4.73%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3337      1.44%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              982      0.42%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              331      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231092                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              480347840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2699520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239185728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               483047360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240268544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       457.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1050451657500                       # Total gap between requests
system.mem_ctrls.avgGap                      92945.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4473792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    108259456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       232448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     78312256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       220288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73699072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       260480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65851840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149038208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239185728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4258922.237303813919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103059910.822142347693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 221283.858573844511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74551031.548142835498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 209707.885796027753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70159412.107101738453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 247969.522135337873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 62689071.316541492939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 141880118.311068385839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227697983.237687736750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1712692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1229237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1158565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1037228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2328846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3754196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2375033063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 109200120056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    185145017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  87388002785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    177237521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  82982449830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    220115763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  76437141086                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 171527126130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25325730514498                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33976.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63759.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50976.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71091.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51492.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71625.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54082.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73693.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73653.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6745979.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20558187720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10926928320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25204264260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9770978700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82921697040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179272844910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     252406837440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       581061738390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.154183                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 654030339239                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35076860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 361344476261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21014312340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11169368100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28384541640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9737607240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82921697040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312033547890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     140608350720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       605869424970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.770392                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 362101956344                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35076860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 653272859156                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6323291954.225352                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42257250855.068909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 442108627500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   152544218000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 897907457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14594859                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14594859                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14594859                       # number of overall hits
system.cpu1.icache.overall_hits::total       14594859                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        86469                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86469                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        86469                       # number of overall misses
system.cpu1.icache.overall_misses::total        86469                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1543631000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1543631000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1543631000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1543631000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14681328                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14681328                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14681328                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14681328                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005890                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005890                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005890                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005890                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17851.842857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17851.842857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17851.842857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17851.842857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79049                       # number of writebacks
system.cpu1.icache.writebacks::total            79049                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7388                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7388                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79081                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79081                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79081                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1380532500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1380532500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1380532500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1380532500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005387                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005387                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005387                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005387                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17457.195787                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17457.195787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17457.195787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17457.195787                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79049                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14594859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14594859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        86469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1543631000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1543631000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14681328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14681328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17851.842857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17851.842857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79081                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1380532500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1380532500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17457.195787                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17457.195787                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989130                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14245309                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79049                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           180.208592                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        352207500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989130                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999660                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999660                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29441737                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29441737                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18489237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18489237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18489237                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18489237                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4962386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4962386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4962386                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4962386                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 565581513071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 565581513071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 565581513071                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 565581513071                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23451623                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23451623                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23451623                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23451623                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211601                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113973.703995                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113973.703995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113973.703995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113973.703995                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5913702                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       323811                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            72809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3930                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.222129                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.394656                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453319                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453319                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3953716                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3953716                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3953716                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3953716                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1008670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1008670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1008670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1008670                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110617972539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110617972539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110617972539                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110617972539                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043011                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043011                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043011                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043011                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109667.158277                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109667.158277                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109667.158277                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109667.158277                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453319                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15349074                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15349074                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2878393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2878393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 290744050000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 290744050000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18227467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18227467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157915                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157915                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101009.156846                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101009.156846                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2316313                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2316313                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       562080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       562080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55130674500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55130674500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98083.323548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98083.323548                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3140163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3140163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2083993                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2083993                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 274837463071                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 274837463071                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398915                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398915                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131880.223720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131880.223720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1637403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1637403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446590                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446590                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55487298039                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55487298039                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085486                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085486                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124246.620030                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124246.620030                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          289                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          289                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6339000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6339000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.489002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.489002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21934.256055                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21934.256055                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.247039                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.247039                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25342.465753                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25342.465753                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       850000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       850000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.414773                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.414773                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5821.917808                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5821.917808                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.403409                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.403409                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5056.338028                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5056.338028                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       239000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       239000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       229000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       229000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603802                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603802                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446438                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446438                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50682416500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50682416500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050240                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050240                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425082                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113526.215286                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113526.215286                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446438                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446438                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50235978500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50235978500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425082                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425082                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112526.215286                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112526.215286                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.177946                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20547445                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1454972                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.122227                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        352219000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.177946                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50460613                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50460613                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1050451675500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47446033                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9550210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47143062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9155566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3988879                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           728                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1795                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5491185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5491185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26619120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20826915                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7807                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         7807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79226888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66712308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       237211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4362230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       236365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4127205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       156763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3766637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158825607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3380346432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846172416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10120320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185914432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10084224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175873856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6687872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160514496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6775714048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16905865                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240640960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69868643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358477                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63758859     91.26%     91.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5636239      8.07%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119925      0.17%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 299397      0.43%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54223      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69868643                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105939631127                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2064903339                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         118457402                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1884358684                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78618489                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33359416859                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39651570620                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2182701278                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         118895879                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1095039176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 923972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745912                       # Number of bytes of host memory used
host_op_rate                                   926571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1670.43                       # Real time elapsed on the host
host_tick_rate                               26692160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543435100                       # Number of instructions simulated
sim_ops                                    1547776163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044588                       # Number of seconds simulated
sim_ticks                                 44587500500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.300387                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14786336                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14890512                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1652123                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18449744                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21588                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36338                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14750                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18559538                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7055                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2188                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1624792                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7229301                       # Number of branches committed
system.cpu0.commit.bw_lim_events               339343                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          70517                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24803798                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26582136                       # Number of instructions committed
system.cpu0.commit.committedOps              26614268                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     76308886                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.348770                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.944954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     61060740     80.02%     80.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9893683     12.97%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3020298      3.96%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       771366      1.01%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       643024      0.84%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       424146      0.56%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       135681      0.18%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20605      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       339343      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     76308886                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44249                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26547919                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5577745                       # Number of loads committed
system.cpu0.commit.membars                      48303                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        48726      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18189635     68.35%     68.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5579533     20.96%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2788200     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26614268                       # Class of committed instruction
system.cpu0.commit.refs                       8368355                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26582136                       # Number of Instructions Simulated
system.cpu0.committedOps                     26614268                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.312597                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.312597                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             29509134                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                27874                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13001936                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56788021                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7331352                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41142739                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1626736                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                62344                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               599432                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18559538                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4668803                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     72063151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                42943                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          471                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64597947                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3308138                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.210770                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6491527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14807924                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.733601                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          80209393                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.807773                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.778579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29751799     37.09%     37.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38819823     48.40%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9410084     11.73%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2058425      2.57%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50111      0.06%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14858      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   62306      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8750      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   33237      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            80209393                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1865                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7846518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1863260                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11746561                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502840                       # Inst execution rate
system.cpu0.iew.exec_refs                    15072447                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4470568                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20830293                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10544558                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             41283                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1049341                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5630475                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51397818                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10601879                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1173536                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44278041                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 40393                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1972627                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1626736                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2122170                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        54434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5408                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4966813                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2839865                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       848624                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1014636                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22050344                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41199536                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740628                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16331101                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.467879                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42067107                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64372898                       # number of integer regfile reads
system.cpu0.int_regfile_writes               25847645                       # number of integer regfile writes
system.cpu0.ipc                              0.301878                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.301878                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            50469      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             29972112     65.94%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5499      0.01%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1365      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10710875     23.57%     89.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4709060     10.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            429      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45451577                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2214                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4411                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2168                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2301                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     341594                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007516                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 264154     77.33%     77.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    65      0.02%     77.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.02%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44675     13.08%     90.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32631      9.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45740488                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171664313                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41197368                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76179277                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51279105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45451577                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             118713                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24783552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           214583                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         48196                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14555392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     80209393                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566662                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.894501                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48346356     60.28%     60.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23290793     29.04%     89.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5833119      7.27%     96.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1322546      1.65%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             956127      1.19%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             144994      0.18%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             244434      0.30%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              57366      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13658      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       80209393                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.516167                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            56181                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4581                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10544558                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5630475                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3973                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        88055911                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1119095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23449437                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16588816                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                259077                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8986392                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                819114                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2585                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81726915                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54540842                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33018801                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39685038                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                869951                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1626736                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2387141                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16429989                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1937                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81724978                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4074649                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             39023                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1402454                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         39105                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   127366887                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106736813                       # The number of ROB writes
system.cpu0.timesIdled                          76771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1739                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.730505                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14813686                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14853716                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1574175                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18102373                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9042                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13024                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3982                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18160143                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1057                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1946                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1550013                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7050239                       # Number of branches committed
system.cpu1.commit.bw_lim_events               334568                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24268389                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25494537                       # Number of instructions committed
system.cpu1.commit.committedOps              25527104                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     72437260                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.352403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.948154                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     57763794     79.74%     79.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9551737     13.19%     92.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2869774      3.96%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       814029      1.12%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       560001      0.77%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402379      0.56%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       121557      0.17%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        19421      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       334568      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     72437260                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11483                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25467925                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5433152                       # Number of loads committed
system.cpu1.commit.membars                      48896                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48896      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17663721     69.20%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5435098     21.29%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378969      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25527104                       # Class of committed instruction
system.cpu1.commit.refs                       7814067                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25494537                       # Number of Instructions Simulated
system.cpu1.committedOps                     25527104                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.052925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.052925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             28003176                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                24398                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13000558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54965073                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5900999                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40201423                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1551006                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                57660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               585327                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18160143                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4527962                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     69695291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28620                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62613489                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3150336                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233322                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4971370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14822728                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.804460                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          76241931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.824737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27066880     35.50%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38068427     49.93%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8972360     11.77%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1975929      2.59%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   31725      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7325      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   86491      0.11%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6253      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26541      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            76241931                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1590988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1783677                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11517846                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.550234                       # Inst execution rate
system.cpu1.iew.exec_refs                    14288905                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3919063                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20637253                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10316594                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             40082                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           981702                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5014087                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49776566                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10369842                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1102917                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42826334                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 35725                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1635940                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1551006                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1785489                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        42738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             150                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4883442                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2633172                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       781129                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1002548                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21552341                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39840850                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742729                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16007545                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.511877                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40684861                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62198420                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25227163                       # number of integer regfile writes
system.cpu1.ipc                              0.327555                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.327555                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49885      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29303579     66.71%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 474      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10474517     23.84%     90.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4100516      9.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43929251                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     310611                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007071                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 269064     86.62%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39762     12.80%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1785      0.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44189977                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164621898                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39840850                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74026032                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49658044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43929251                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             118522                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24249462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           210854                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         49794                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14143491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     76241931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.576182                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.897834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45428529     59.58%     59.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22498204     29.51%     89.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5686790      7.46%     96.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1285224      1.69%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             916298      1.20%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             111237      0.15%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             243193      0.32%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              58388      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              14068      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       76241931                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.564405                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            49477                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2922                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10316594                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5014087                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    989                       # number of misc regfile reads
system.cpu1.numCycles                        77832919                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11250855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22901096                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16072021                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                249919                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7476957                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                855145                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3643                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79022883                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52776327                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32235881                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38813873                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 84399                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1551006                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1629226                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16163860                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        79022883                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3869773                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             38579                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1254794                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         38650                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   121892257                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103395810                       # The number of ROB writes
system.cpu1.timesIdled                          16378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.723480                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14962858                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15004348                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1376367                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17197566                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8616                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13255                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4639                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17254435                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          971                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1949                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1349810                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7041899                       # Number of branches committed
system.cpu2.commit.bw_lim_events               401817                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          69600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22986136                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25295158                       # Number of instructions committed
system.cpu2.commit.committedOps              25328143                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     71086609                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.356300                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.984978                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     56933423     80.09%     80.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9251283     13.01%     93.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2492082      3.51%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       968538      1.36%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       391281      0.55%     98.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       502694      0.71%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       124485      0.18%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21006      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       401817      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     71086609                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11615                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25268698                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5414574                       # Number of loads committed
system.cpu2.commit.membars                      49496                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        49496      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17647896     69.68%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5416523     21.39%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2213808      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25328143                       # Class of committed instruction
system.cpu2.commit.refs                       7630331                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25295158                       # Number of Instructions Simulated
system.cpu2.committedOps                     25328143                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.013515                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.013515                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             27872152                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                26774                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13179332                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52852316                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6286671                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38570991                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1350833                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                64855                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               579524                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17254435                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5265386                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     67564424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33253                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60075008                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2754780                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226355                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5718278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14971474                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.788103                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          74660171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.807511                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762562                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27298823     36.56%     36.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36519070     48.91%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9147980     12.25%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1562870      2.09%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25800      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12381      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   59732      0.08%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6376      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27139      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            74660171                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1567170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1559679                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11285066                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.549501                       # Inst execution rate
system.cpu2.iew.exec_refs                    13861511                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3632904                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               20602791                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10091910                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             40751                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           777451                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4469273                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           48294417                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10228607                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           974717                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41886992                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 38671                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1632279                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1350833                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1786296                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        54667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              86                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4677336                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2253516                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       594575                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        965104                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21178070                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39032140                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.737611                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15621180                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.512049                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      39812242                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60742611                       # number of integer regfile reads
system.cpu2.int_regfile_writes               24873028                       # number of integer regfile writes
system.cpu2.ipc                              0.331838                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.331838                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            50513      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28750213     67.08%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 778      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10328329     24.10%     91.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3731596      8.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42861709                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     352522                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008225                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 298698     84.73%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     84.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 52658     14.94%     99.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1166      0.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43163718                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         160948218                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39032140                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         71260697                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  48173767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42861709                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             120650                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22966274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           212107                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         51050                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13071095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     74660171                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.574091                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.912080                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44916839     60.16%     60.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21632205     28.97%     89.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5481302      7.34%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1141732      1.53%     98.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1034066      1.39%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             104337      0.14%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             277715      0.37%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58335      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13640      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       74660171                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.562288                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            49867                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2123                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10091910                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4469273                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1017                       # number of misc regfile reads
system.cpu2.numCycles                        76227341                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12855773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               22815510                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16046275                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                226090                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7657992                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                894021                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2986                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75958431                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50883632                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31561881                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37404061                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 64853                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1350833                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1617530                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15515606                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75958431                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3814245                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             39238                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1178444                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         39286                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   118992842                       # The number of ROB reads
system.cpu2.rob.rob_writes                  100202264                       # The number of ROB writes
system.cpu2.timesIdled                          16386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.555397                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13748896                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13810297                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           982611                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15107578                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10234                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12359                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2125                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15161468                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          923                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1904                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           972319                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7050579                       # Number of branches committed
system.cpu3.commit.bw_lim_events               675449                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          80262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19363587                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25139210                       # Number of instructions committed
system.cpu3.commit.committedOps              25177574                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     67030320                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.375615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.113112                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     54325175     81.05%     81.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8209286     12.25%     93.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1836488      2.74%     96.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       976643      1.46%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       257236      0.38%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       597034      0.89%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       123386      0.18%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        29623      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       675449      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67030320                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11422                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25109848                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5414584                       # Number of loads committed
system.cpu3.commit.membars                      57600                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        57600      0.23%      0.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17669866     70.18%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5416488     21.51%     91.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2033200      8.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25177574                       # Class of committed instruction
system.cpu3.commit.refs                       7449688                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25139210                       # Number of Instructions Simulated
system.cpu3.committedOps                     25177574                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.846311                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.846311                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             28024396                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                10583                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12328845                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47979853                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6278436                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34141545                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                973279                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21939                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               556477                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15161468                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5789286                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     62774300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32736                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53897656                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1967142                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.211888                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6216193                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13759130                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.753244                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69974133                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.773356                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.766086                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27714904     39.61%     39.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31935990     45.64%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9215675     13.17%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  973591      1.39%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25242      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6268      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   58189      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8861      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   35413      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69974133                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1579882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1130461                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10580989                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.550011                       # Inst execution rate
system.cpu3.iew.exec_refs                    12958310                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3317394                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19887157                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9404603                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43170                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           452233                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3838550                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           44521228                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9640916                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           762828                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39355475                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 57695                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1665602                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                973279                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1819608                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        65434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              44                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3990019                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1803446                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       366956                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        763505                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20411183                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36927110                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.727074                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14840440                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.516073                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37539740                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57157907                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23615547                       # number of integer regfile writes
system.cpu3.ipc                              0.351332                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.351332                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            58559      0.15%      0.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26963706     67.21%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 271      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9725873     24.24%     91.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3369614      8.40%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40118303                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     435404                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010853                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 366217     84.11%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 68237     15.67%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  950      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40495148                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         150837288                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36927110                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         63864883                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  44389257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40118303                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             131971                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19343654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           191145                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         51709                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10645229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69974133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.573330                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953122                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42965742     61.40%     61.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19392526     27.71%     89.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4940587      7.06%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             982774      1.40%     97.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1120169      1.60%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             125599      0.18%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             354474      0.51%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              77330      0.11%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14932      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69974133                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.560672                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            65399                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            7706                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9404603                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3838550                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    959                       # number of misc regfile reads
system.cpu3.numCycles                        71554015                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17531159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               22079285                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16062077                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                168386                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7273418                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                968419                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3981                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69095420                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46392361                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29268002                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33366120                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                114301                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                973279                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1670307                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13205925                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69095420                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4611724                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             42240                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1216180                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         42450                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110890403                       # The number of ROB reads
system.cpu3.rob.rob_writes                   92026284                       # The number of ROB writes
system.cpu3.timesIdled                          16067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           886171                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9122                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              916778                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                212                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6138514                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2707480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5376100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39414                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1830980                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4337290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1870394                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2260810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931689                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1737215                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4773                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3381                       # Transaction distribution
system.membus.trans_dist::ReadExReq            437148                       # Transaction distribution
system.membus.trans_dist::ReadExResp           436957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2260810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1079                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8073867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8073867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    232285504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               232285504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6799                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2707191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2707191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2707191                       # Request fanout histogram
system.membus.respLayer1.occupancy        14084207599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9613077216                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1076                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12011315.398887                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19523669.379516                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    113255500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    38113401500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6474099000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5248610                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5248610                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5248610                       # number of overall hits
system.cpu2.icache.overall_hits::total        5248610                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16776                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16776                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16776                       # number of overall misses
system.cpu2.icache.overall_misses::total        16776                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1201833997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1201833997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1201833997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1201833997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5265386                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5265386                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5265386                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5265386                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003186                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003186                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003186                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003186                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71640.080889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71640.080889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71640.080889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71640.080889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2701                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.386364                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15701                       # number of writebacks
system.cpu2.icache.writebacks::total            15701                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1075                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1075                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1075                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1075                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15701                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15701                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15701                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15701                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1111329498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1111329498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1111329498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1111329498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002982                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002982                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002982                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002982                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70780.810012                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70780.810012                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70780.810012                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70780.810012                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15701                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5248610                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5248610                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16776                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16776                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1201833997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1201833997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5265386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5265386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71640.080889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71640.080889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1075                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1075                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15701                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15701                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1111329498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1111329498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70780.810012                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70780.810012                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5551511                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15733                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           352.857751                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10546473                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10546473                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6947826                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6947826                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6947826                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6947826                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5114818                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5114818                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5114818                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5114818                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 440350529871                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 440350529871                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 440350529871                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 440350529871                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12062644                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12062644                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12062644                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12062644                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.424021                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.424021                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.424021                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.424021                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86093.098498                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86093.098498                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86093.098498                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86093.098498                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1585043                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3595919                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19947                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          37656                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.462726                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    95.493919                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       493420                       # number of writebacks
system.cpu2.dcache.writebacks::total           493420                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4617894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4617894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4617894                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4617894                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       496924                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       496924                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       496924                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       496924                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52955475484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52955475484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52955475484                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52955475484                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041195                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041195                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041195                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041195                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106566.548374                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106566.548374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106566.548374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106566.548374                       # average overall mshr miss latency
system.cpu2.dcache.replacements                493420                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5590308                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5590308                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4275666                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4275666                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 373002049500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 373002049500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9865974                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9865974                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.433375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.433375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87238.350587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87238.350587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3889875                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3889875                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       385791                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       385791                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  40768138500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  40768138500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.039103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105674.156473                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105674.156473                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1357518                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1357518                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       839152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       839152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  67348480371                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  67348480371                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2196670                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2196670                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.382011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.382011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 80257.784491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80257.784491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       728019                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       728019                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111133                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111133                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12187336984                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12187336984                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050592                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050592                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109664.428963                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109664.428963                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17114                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          699                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          699                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     20237500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20237500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        17813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.039241                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039241                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28952.074392                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28952.074392                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          552                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          552                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.030989                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030989                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16261                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16261                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          814                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          814                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6930500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6930500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17075                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17075                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.047672                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.047672                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8514.127764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8514.127764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          801                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          801                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6214500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6214500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.046911                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.046911                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7758.426966                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7758.426966                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1762500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1762500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1677500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1677500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          642                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            642                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1307                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1307                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13419500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13419500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1949                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1949                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.670600                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.670600                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10267.406274                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10267.406274                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1307                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1307                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12112500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12112500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.670600                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.670600                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9267.406274                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9267.406274                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.449624                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7483312                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           497695                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.035940                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.449624                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24696625                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24696625                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1052                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          527                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16718703.036053                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34962840.335472                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          527    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    231922000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            527                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35776744000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8810756500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5772900                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5772900                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5772900                       # number of overall hits
system.cpu3.icache.overall_hits::total        5772900                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16385                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16385                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16385                       # number of overall misses
system.cpu3.icache.overall_misses::total        16385                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1193293999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1193293999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1193293999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1193293999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5789285                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5789285                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5789285                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5789285                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002830                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002830                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002830                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002830                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72828.440586                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72828.440586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72828.440586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72828.440586                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2524                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.560976                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15483                       # number of writebacks
system.cpu3.icache.writebacks::total            15483                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          902                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          902                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          902                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          902                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15483                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15483                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15483                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15483                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1119159000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1119159000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1119159000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1119159000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002674                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002674                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002674                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002674                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72283.084674                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72283.084674                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72283.084674                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72283.084674                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15483                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5772900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5772900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16385                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16385                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1193293999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1193293999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5789285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5789285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002830                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002830                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72828.440586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72828.440586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          902                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          902                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15483                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15483                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1119159000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1119159000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002674                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002674                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72283.084674                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72283.084674                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6392776                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15515                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.038414                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11594053                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11594053                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6023855                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6023855                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6023855                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6023855                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5183395                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5183395                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5183395                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5183395                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 441394071219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 441394071219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 441394071219                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 441394071219                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11207250                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11207250                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11207250                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11207250                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.462504                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.462504                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.462504                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.462504                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85155.399351                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85155.399351                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85155.399351                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85155.399351                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1693809                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4461985                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            21540                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          47432                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.635515                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    94.071197                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497673                       # number of writebacks
system.cpu3.dcache.writebacks::total           497673                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4682125                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4682125                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4682125                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4682125                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       501270                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       501270                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       501270                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       501270                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52705096976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52705096976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52705096976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52705096976                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044727                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044727                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044727                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044727                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105143.130401                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105143.130401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105143.130401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105143.130401                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497673                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4880951                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4880951                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4312898                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4312898                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 368988516500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 368988516500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9193849                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9193849                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.469107                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.469107                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85554.658724                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85554.658724                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3923220                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3923220                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389678                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389678                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  40093061500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  40093061500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.042385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.042385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102887.670076                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102887.670076                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1142904                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1142904                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       870497                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       870497                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  72405554719                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72405554719                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2013401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2013401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.432352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.432352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83177.259335                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83177.259335                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       758905                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       758905                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111592                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111592                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12612035476                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12612035476                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055425                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055425                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 113019.172306                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 113019.172306                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19779                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19779                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          735                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          735                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27480000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27480000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        20514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.035829                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.035829                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 37387.755102                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37387.755102                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          569                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          569                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.027737                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.027737                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30369.068541                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30369.068541                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18962                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18962                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          772                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          772                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      7316000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      7316000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039120                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039120                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9476.683938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9476.683938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          767                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          767                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6618000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6618000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8628.422425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8628.422425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1236000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1236000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          638                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            638                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1266                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1266                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15259000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15259000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1904                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1904                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.664916                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.664916                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12052.922591                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12052.922591                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1266                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1266                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13993000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13993000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.664916                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.664916                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11052.922591                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11052.922591                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.261636                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6569606                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501895                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.089602                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.261636                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.976926                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976926                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23000674                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23000674                       # Number of data accesses
system.cpu0.numPwrStateTransitions                288                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3886246.527778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10147005.362946                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     67421500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44027881000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    559619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4591135                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4591135                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4591135                       # number of overall hits
system.cpu0.icache.overall_hits::total        4591135                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77667                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77667                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77667                       # number of overall misses
system.cpu0.icache.overall_misses::total        77667                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5866867490                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5866867490                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5866867490                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5866867490                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4668802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4668802                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4668802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4668802                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016635                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016635                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016635                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016635                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75538.742194                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75538.742194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75538.742194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75538.742194                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18391                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              249                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.859438                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72487                       # number of writebacks
system.cpu0.icache.writebacks::total            72487                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5180                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5180                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72487                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72487                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5465241491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5465241491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5465241491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5465241491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015526                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015526                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015526                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015526                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75396.160567                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75396.160567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75396.160567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75396.160567                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72487                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4591135                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4591135                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5866867490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5866867490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4668802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4668802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016635                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016635                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75538.742194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75538.742194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5465241491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5465241491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015526                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015526                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75396.160567                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75396.160567                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4665062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72519                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.328824                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9410091                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9410091                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7799068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7799068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7799068                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7799068                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5268484                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5268484                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5268484                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5268484                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 453206896882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 453206896882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 453206896882                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 453206896882                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13067552                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13067552                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13067552                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13067552                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.403173                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.403173                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.403173                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.403173                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86022.259322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86022.259322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86022.259322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86022.259322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2455104                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2392812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            38557                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24923                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.674663                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.008185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550857                       # number of writebacks
system.cpu0.dcache.writebacks::total           550857                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4714904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4714904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4714904                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4714904                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553580                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57445931630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57445931630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57445931630                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57445931630                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042363                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103771.689060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103771.689060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103771.689060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103771.689060                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550857                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6104353                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6104353                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4192640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4192640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 368251069000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 368251069000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10296993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10296993                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.407171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.407171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87832.742377                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87832.742377                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3787659                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3787659                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  42303917500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42303917500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104459.017830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104459.017830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1694715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1694715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1075844                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1075844                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  84955827882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  84955827882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.388313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.388313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78966.679074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78966.679074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       927245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       927245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148599                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148599                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15142014130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15142014130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 101898.492789                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101898.492789                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17357                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17357                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     26705000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     26705000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.062291                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.062291                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23161.318300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23161.318300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          924                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          924                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          229                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14041.484716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14041.484716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16306                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16306                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19994500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19994500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.085679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13085.405759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13085.405759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1518                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1518                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18484500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18484500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12176.877470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12176.877470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        74500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        74500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1345                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1345                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          843                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          843                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9559500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385283                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385283                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11339.857651                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11339.857651                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          842                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          842                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8716500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8716500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10352.137767                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10352.137767                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929342                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8390897                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.158473                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929342                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26765681                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26765681                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               63256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               48198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               49069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58030                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241348                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9855                       # number of overall hits
system.l2.overall_hits::.cpu0.data              63256                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4360                       # number of overall hits
system.l2.overall_hits::.cpu1.data              48198                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4426                       # number of overall hits
system.l2.overall_hits::.cpu2.data              49069                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4154                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58030                       # number of overall hits
system.l2.overall_hits::total                  241348                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            483628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            446744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            444863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11329                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            440223                       # number of demand (read+write) misses
system.l2.demand_misses::total                1912121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62631                       # number of overall misses
system.l2.overall_misses::.cpu0.data           483628                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11428                       # number of overall misses
system.l2.overall_misses::.cpu1.data           446744                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11275                       # number of overall misses
system.l2.overall_misses::.cpu2.data           444863                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11329                       # number of overall misses
system.l2.overall_misses::.cpu3.data           440223                       # number of overall misses
system.l2.overall_misses::total               1912121                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5238627492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  55770085701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1047192983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51787944718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1029127484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51614097676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1040871489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51254062238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     218782009781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5238627492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  55770085701                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1047192983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51787944718                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1029127484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51614097676                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1040871489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51254062238                       # number of overall miss cycles
system.l2.overall_miss_latency::total    218782009781                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          546884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          494942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          493932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153469                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         546884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         494942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         493932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153469                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.864043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.723841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.902619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.718107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.900656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.731706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.887926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.864043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.723841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.902619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.718107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.900656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.731706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.887926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83642.724721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115316.081164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91633.967711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115923.089550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91275.164878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116022.455623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91876.731309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116427.497514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114418.496414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83642.724721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115316.081164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91633.967711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115923.089550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91275.164878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116022.455623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91876.731309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116427.497514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114418.496414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             173017                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3816                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.339885                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    624060                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931688                       # number of writebacks
system.l2.writebacks::total                    931688                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3414                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6030                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33529                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9953                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3414                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6030                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33529                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       473675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       443771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       441513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       434193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1878592                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       473675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       443771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       441513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       434193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       819465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2698057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4589346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50242103259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    665572987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47140747263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    629622989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46975064227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    672907494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  46575954269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197491318488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4589346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50242103259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    665572987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47140747263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    629622989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46975064227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    672907494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  46575954269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  79248722648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 276740041136                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.859628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.866134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.492209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.896612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.474046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.893874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.511206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.871431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.859628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.866134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.492209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.896612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.474046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.893874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.511206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.871431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.252889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73652.260436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106068.724883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85648.306138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106227.642777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84592.635900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106395.653643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85016.739608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107270.163888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105127.307307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73652.260436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106068.724883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85648.306138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106227.642777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84592.635900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106395.653643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85016.739608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107270.163888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96707.879712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102570.124032                       # average overall mshr miss latency
system.l2.replacements                        4535450                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938277                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938277                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1157081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157081                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       819465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         819465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  79248722648                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  79248722648                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96707.879712                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96707.879712                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              88                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  285                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           190                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           227                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                734                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       656000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       446999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       245500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       439000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1787499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          280                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.690909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.710714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.720635                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5559.322034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2352.626316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1233.668342                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1933.920705                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2435.284741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          186                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          226                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2370000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3863000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4002500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4647000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14882500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.791946                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.676364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.703571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.717460                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.713445                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.745763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20768.817204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20317.258883                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20561.946903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20471.114168                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           126                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              804                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       670000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       307500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1124000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          558                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1031                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.774194                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.779412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.807692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.773481                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1550.925926                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   268.867925                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2440.476190                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   842.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1398.009950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          428                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          139                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          797                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8863000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2133000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2559000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2791000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16346000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.767025                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.779412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.794872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.767956                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.773036                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20707.943925                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20122.641509                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20637.096774                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20079.136691                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20509.410289                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         129513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         106151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         105803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         105620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              447087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14651418933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12082456956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11956981911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12376946450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51067804250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.896464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.958517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.953473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113127.013759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113823.298471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113011.747408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117183.738402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114223.415689                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          542                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1033                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10311                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       121341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       105609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       105239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       104587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         436776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12763674948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10989940965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10865294931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11262108959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45881019803                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.839899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.956699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.944148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105188.476673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104062.541687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103243.996342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107681.728695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105044.736439                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5238627492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1047192983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1029127484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1040871489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8355819448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.864043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.723841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.718107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.731706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.809180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83642.724721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91633.967711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91275.164878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91876.731309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86442.790395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          320                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3657                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3414                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11223                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7915                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        85440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4589346000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    665572987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    629622989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    672907494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6557449470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.859628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.492209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.474046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.511206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.715230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73652.260436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85648.306138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84592.635900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85016.739608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76749.174508                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        48298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        43960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        52876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            189624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       354115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       340593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       339060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       334603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1368371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41118666768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39705487762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  39657115765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  38877115788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 159358386083                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       383550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       387479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.885685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.884005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.863538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116116.704370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116577.521446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116961.941146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116188.784285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116458.464907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1781                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2431                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2786                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11995                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       352334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       338162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       336274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       329606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1356376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37478428311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36150806298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  36109769296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35313845310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 145052849215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.879364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.876741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.850642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106371.875297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106903.810298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107381.984025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107139.570609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106941.474352                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1681                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1688                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1535                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1605                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     36490500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       200999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       260998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       127999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37080496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3293                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.477301                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.960000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.487398                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23772.312704                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12562.437500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8699.933333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5333.291667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23103.112773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          519                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          529                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1016                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1076                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19903996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       235000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       532500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       408000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21079496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.315920                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.843750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.840000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.326754                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19590.547244                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19722.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19590.609665                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997802                       # Cycle average of tags in use
system.l2.tags.total_refs                     5036916                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4537728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.110008                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.630706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.053266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.096988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.510815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.748199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.492883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.672745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.615895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.755707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.420598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.259855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.048390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.007981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.007701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.041762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.009623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.522197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38571072                       # Number of tag accesses
system.l2.tags.data_accesses                 38571072                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3987968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      30325760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        497344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28402240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        476352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28257216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        506560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27788800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     52414848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172657088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3987968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       497344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       476352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       506560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5468224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59628096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59628096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         473840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         443785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         441519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         434200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       818982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89441390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        680140390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11154337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        637000049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10683532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        633747478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         11361032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        623241933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1175550264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3872320405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89441390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11154337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10683532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     11361032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122640290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1337327622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1337327622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1337327622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89441390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       680140390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11154337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       637000049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10683532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       633747478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        11361032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       623241933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1175550264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5209648027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    470120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    442134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    439994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    432811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    818852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000085188500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4578094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             879193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931694                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2431                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            175713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            164982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            166309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            165500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            163063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           177384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           164531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           161809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 122488987208                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13446760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            172914337208                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45545.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64295.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1887306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  844355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  256561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  325413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  350041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  350470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  326938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  263879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  212279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  169694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  126876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   91041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  68022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  54438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  52100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       886938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.112781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.006663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.165693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       431274     48.63%     48.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       198785     22.41%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40313      4.55%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        73363      8.27%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10607      1.20%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8081      0.91%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6707      0.76%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5972      0.67%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111836     12.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       886938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.360337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.354467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.137711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1851      3.26%      3.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21851     38.48%     41.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11064     19.48%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8427     14.84%     76.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5568      9.81%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3319      5.85%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2047      3.60%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1211      2.13%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          753      1.33%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          369      0.65%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          128      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           66      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           36      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           25      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           15      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           17      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           16      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.265110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50919     89.67%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              869      1.53%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1217      2.14%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1232      2.17%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              967      1.70%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              696      1.23%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              406      0.72%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              224      0.39%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              119      0.21%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               48      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               21      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              172118528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  538560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59472448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172657088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59628416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3860.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1333.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3872.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1337.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44587438000                       # Total gap between requests
system.mem_ctrls.avgGap                      12284.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3987968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30087680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       497344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28296576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       476352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28159616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       506560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27699904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     52406528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59472448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89441389.521262794733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 674800777.406214952469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11154336.852768860757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 634630236.785755634308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10683532.260347269475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 631558523.896175742149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 11361031.551880778745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 621248190.398113846779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1175363664.980502843857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1333836777.865581274033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       473840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       443785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       441519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       434200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       818982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2011742063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30608314424                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    340308272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28741294916                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    317903269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28664172449                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    341871766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28564215597                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  53324514452                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1164326539154                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32284.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64596.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43792.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64764.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42711.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64921.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43192.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65785.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65110.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1249687.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3098331600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1646790915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9426563580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410413300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3519428640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20105687520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190494720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40397710275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        906.032180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    272322496                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1488760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42826418004                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3234477120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1719138795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9775409700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440308240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3519428640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20105107830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        190982880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40984853205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        919.200510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    263466980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1488760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42835273520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1066                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10620426.966292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   15866981.209154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72747000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    38916192500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5671308000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4511418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4511418                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4511418                       # number of overall hits
system.cpu1.icache.overall_hits::total        4511418                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16543                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16543                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16543                       # number of overall misses
system.cpu1.icache.overall_misses::total        16543                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1193524499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1193524499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1193524499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1193524499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4527961                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4527961                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4527961                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4527961                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003654                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003654                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003654                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003654                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72146.799190                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72146.799190                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72146.799190                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72146.799190                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2507                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.638889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15788                       # number of writebacks
system.cpu1.icache.writebacks::total            15788                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          755                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          755                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15788                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15788                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15788                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15788                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1128356999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1128356999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1128356999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1128356999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003487                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003487                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71469.280403                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71469.280403                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71469.280403                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71469.280403                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15788                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4511418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4511418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1193524499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1193524499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4527961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4527961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72146.799190                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72146.799190                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15788                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15788                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1128356999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1128356999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71469.280403                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71469.280403                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4955837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15820                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           313.264033                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9071710                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9071710                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7420403                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7420403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7420403                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7420403                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5026115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5026115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5026115                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5026115                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 434220485397                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 434220485397                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 434220485397                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 434220485397                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12446518                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12446518                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12446518                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12446518                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.403817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.403817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.403817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.403817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86392.867134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86392.867134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86392.867134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86392.867134                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1601552                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2417514                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20282                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          24935                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.964205                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.952637                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494302                       # number of writebacks
system.cpu1.dcache.writebacks::total           494302                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4528395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4528395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4528395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4528395                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497720                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497720                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53113640484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53113640484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53113640484                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53113640484                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039989                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039989                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039989                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039989                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106713.896335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106713.896335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106713.896335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106713.896335                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494302                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5904091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5904091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4180355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4180355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 365335271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 365335271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10084446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10084446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.414535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.414535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87393.360492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87393.360492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3793731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3793731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  40809237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40809237500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038339                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038339                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105552.778669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105552.778669                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1516312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1516312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       845760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       845760                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68885213897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68885213897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358059                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358059                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81447.708448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81447.708448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       734664                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       734664                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111096                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12304402984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12304402984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110754.689494                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110754.689494                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16880                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16880                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          683                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          683                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     20219000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     20219000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038889                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038889                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29603.221083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29603.221083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          526                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          526                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13520500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13520500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25704.372624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25704.372624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16823                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16823                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.045592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8015.645372                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8015.645372                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          761                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          761                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5462000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5462000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045236                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045236                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7177.398160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7177.398160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1483500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1483500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1408500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1408500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1294                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1294                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14312500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14312500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1946                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1946                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.664954                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.664954                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11060.664606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11060.664606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1294                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1294                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13018500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13018500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.664954                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.664954                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10060.664606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10060.664606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.427686                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7956532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498468                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.961971                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.427686                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25464139                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25464139                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44587500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688399                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3603763                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1457893                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3610                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479003                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119458                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568952                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3293                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1657846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1490039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1487473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9278336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70255424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2020864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63311616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2009728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63190464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1981824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63739264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275787520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6014133                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60535616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8174343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.258739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.501013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6217027     76.06%     76.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1868729     22.86%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34700      0.42%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  38658      0.47%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15229      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8174343                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325377949                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         748246698                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25479182                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         754519894                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24957273                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828885994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108931030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749385695                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25529011                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
