

#include <mach/constants.h>

#ifndef __ASM_ARCH_REGISTERS_H
#define __ASM_ARCH_REGISTERS_H


	

#define AC97C_PHYS	(0x80000000)	
#define MMC_PHYS	(0x80000100)	
#define USB_PHYS	(0x80000200)	
#define SCI_PHYS	(0x80000300)	
#define CSC_PHYS	(0x80000400)	
#define INTC_PHYS	(0x80000500)	
#define UART1_PHYS	(0x80000600)	
#define SIR_PHYS	(0x80000600)	
#define UART2_PHYS	(0x80000700)	
#define UART3_PHYS	(0x80000800)	
#define DCDC_PHYS	(0x80000900)	
#define ACI_PHYS	(0x80000a00)	
#define SSP_PHYS	(0x80000b00)	
#define TIMER_PHYS	(0x80000c00)	
#define RTC_PHYS	(0x80000d00)	
#define GPIO_PHYS	(0x80000e00)	
#define BMI_PHYS	(0x80000f00)	
#define HRTFTC_PHYS	(0x80001000)	
#define ALI_PHYS	(0x80001000)	
#define WDT_PHYS	(0x80001400)	
#define SMC_PHYS	(0x80002000)	
#define SDRC_PHYS	(0x80002400)	
#define DMAC_PHYS	(0x80002800)	
#define CLCDC_PHYS	(0x80003000)	

	

#define ADC_PHYS	(0x80001300)	
#define VIC1_PHYS	(0x80008000)	
#define USBH_PHYS	(0x80009000)	
#define VIC2_PHYS	(0x8000a000)	





	

#define CSC_PWRSR	__REG(CSC_PHYS + 0x00) 
#define CSC_PWRCNT	__REG(CSC_PHYS + 0x04) 
#define CSC_CLKSET	__REG(CSC_PHYS + 0x20) 
#define CSC_USBDRESET	__REG(CSC_PHYS + 0x4c) 

#define CSC_PWRCNT_USBH_EN	(1<<28)	
#define CSC_PWRCNT_DMAC_M2M1_EN	(1<<27)
#define CSC_PWRCNT_DMAC_M2M0_EN	(1<<26)
#define CSC_PWRCNT_DMAC_M2P8_EN	(1<<25)
#define CSC_PWRCNT_DMAC_M2P9_EN	(1<<24)
#define CSC_PWRCNT_DMAC_M2P6_EN	(1<<23)
#define CSC_PWRCNT_DMAC_M2P7_EN	(1<<22)
#define CSC_PWRCNT_DMAC_M2P4_EN	(1<<21)
#define CSC_PWRCNT_DMAC_M2P5_EN	(1<<20)
#define CSC_PWRCNT_DMAC_M2P2_EN	(1<<19)
#define CSC_PWRCNT_DMAC_M2P3_EN	(1<<18)
#define CSC_PWRCNT_DMAC_M2P0_EN	(1<<17)
#define CSC_PWRCNT_DMAC_M2P1_EN	(1<<16)

#define CSC_PWRSR_CHIPMAN_SHIFT	(24)
#define CSC_PWRSR_CHIPMAN_MASK	(0xff)
#define CSC_PWRSR_CHIPID_SHIFT	(16)
#define CSC_PWRSR_CHIPID_MASK	(0xff)

#define CSC_USBDRESET_APBRESETREG	(1<<1)
#define CSC_USBDRESET_IORESETREG	(1<<0)

	

#define INTC_INTSR	__REG(INTC_PHYS + 0x00)	
#define INTC_INTRSR	__REG(INTC_PHYS + 0x04)	
#define INTC_INTENS	__REG(INTC_PHYS + 0x08)	
#define INTC_INTENC	__REG(INTC_PHYS + 0x0c)	


	

#define VIC1_IRQSTATUS	__REG(VIC1_PHYS + 0x00)
#define VIC1_FIQSTATUS	__REG(VIC1_PHYS + 0x04)
#define VIC1_RAWINTR	__REG(VIC1_PHYS + 0x08)
#define VIC1_INTSEL	__REG(VIC1_PHYS + 0x0c)
#define VIC1_INTEN	__REG(VIC1_PHYS + 0x10)
#define VIC1_INTENCLR	__REG(VIC1_PHYS + 0x14)
#define VIC1_SOFTINT	__REG(VIC1_PHYS + 0x18)
#define VIC1_SOFTINTCLR	__REG(VIC1_PHYS + 0x1c)
#define VIC1_PROTECT	__REG(VIC1_PHYS + 0x20)
#define VIC1_VECTADDR	__REG(VIC1_PHYS + 0x30)
#define VIC1_NVADDR	__REG(VIC1_PHYS + 0x34)
#define VIC1_VAD0	__REG(VIC1_PHYS + 0x100)
#define VIC1_VECTCNTL0	__REG(VIC1_PHYS + 0x200)
#define VIC2_IRQSTATUS	__REG(VIC2_PHYS + 0x00)
#define VIC2_FIQSTATUS	__REG(VIC2_PHYS + 0x04)
#define VIC2_RAWINTR	__REG(VIC2_PHYS + 0x08)
#define VIC2_INTSEL	__REG(VIC2_PHYS + 0x0c)
#define VIC2_INTEN	__REG(VIC2_PHYS + 0x10)
#define VIC2_INTENCLR	__REG(VIC2_PHYS + 0x14)
#define VIC2_SOFTINT	__REG(VIC2_PHYS + 0x18)
#define VIC2_SOFTINTCLR	__REG(VIC2_PHYS + 0x1c)
#define VIC2_PROTECT	__REG(VIC2_PHYS + 0x20)
#define VIC2_VECTADDR	__REG(VIC2_PHYS + 0x30)
#define VIC2_NVADDR	__REG(VIC2_PHYS + 0x34)
#define VIC2_VAD0	__REG(VIC2_PHYS + 0x100)
#define VIC2_VECTCNTL0	__REG(VIC2_PHYS + 0x200)

#define VIC_CNTL_ENABLE	(0x20)

	

#define USBH_CMDSTATUS	__REG(USBH_PHYS + 0x08)


	

#define GPIO_INTTYPE1	__REG(GPIO_PHYS + 0x4c)	
#define GPIO_INTTYPE2	__REG(GPIO_PHYS + 0x50)	
#define GPIO_GPIOFEOI	__REG(GPIO_PHYS + 0x54)	
#define GPIO_GPIOINTEN	__REG(GPIO_PHYS + 0x58)	
#define GPIO_INTSTATUS	__REG(GPIO_PHYS + 0x5c)	
#define GPIO_PINMUX	__REG(GPIO_PHYS + 0x2c)
#define GPIO_PADD	__REG(GPIO_PHYS + 0x10)
#define GPIO_PAD	__REG(GPIO_PHYS + 0x00)
#define GPIO_PCD	__REG(GPIO_PHYS + 0x08)
#define GPIO_PCDD	__REG(GPIO_PHYS + 0x18)
#define GPIO_PEDD	__REG(GPIO_PHYS + 0x24)
#define GPIO_PED	__REG(GPIO_PHYS + 0x20)


	

#define SMC_BCR0	__REG(SMC_PHYS + 0x00)	
#define SMC_BCR1	__REG(SMC_PHYS + 0x04)	
#define SMC_BCR2	__REG(SMC_PHYS + 0x08)	
#define SMC_BCR3	__REG(SMC_PHYS + 0x0C)	
#define SMC_BCR6	__REG(SMC_PHYS + 0x18)	
#define SMC_BCR7	__REG(SMC_PHYS + 0x1c)	


#ifdef CONFIG_MACH_KEV7A400
# define CPLD_RD_OPT_DIP_SW	__REG16(CPLD_PHYS + 0x00) 
# define CPLD_WR_IO_BRD_CTL	__REG16(CPLD_PHYS + 0x00) 
# define CPLD_RD_PB_KEYS	__REG16(CPLD_PHYS + 0x02) 
# define CPLD_LATCHED_INTS	__REG16(CPLD_PHYS + 0x04) 
# define CPLD_CL_INT		__REG16(CPLD_PHYS + 0x04) 
# define CPLD_BOOT_MMC_STATUS	__REG16(CPLD_PHYS + 0x06) 
# define CPLD_RD_KPD_ROW_SENSE	__REG16(CPLD_PHYS + 0x08)
# define CPLD_WR_PB_INT_MASK	__REG16(CPLD_PHYS + 0x08)
# define CPLD_RD_BRD_DISP_SW	__REG16(CPLD_PHYS + 0x0a)
# define CPLD_WR_EXT_INT_MASK	__REG16(CPLD_PHYS + 0x0a)
# define CPLD_LCD_PWR_CNTL	__REG16(CPLD_PHYS + 0x0c)
# define CPLD_SEVEN_SEG		__REG16(CPLD_PHYS + 0x0e) 

#endif

#if defined (CONFIG_MACH_LPD7A400) || defined (CONFIG_MACH_LPD7A404)

# define CPLD_CONTROL		__REG16(CPLD02_PHYS)
# define CPLD_SPI_DATA		__REG16(CPLD06_PHYS)
# define CPLD_SPI_CONTROL	__REG16(CPLD08_PHYS)
# define CPLD_SPI_EEPROM	__REG16(CPLD0A_PHYS)
# define CPLD_INTERRUPTS	__REG16(CPLD0C_PHYS) 
# define CPLD_BOOT_MODE		__REG16(CPLD0E_PHYS)
# define CPLD_FLASH		__REG16(CPLD10_PHYS)
# define CPLD_POWER_MGMT	__REG16(CPLD12_PHYS)
# define CPLD_REVISION		__REG16(CPLD14_PHYS)
# define CPLD_GPIO_EXT		__REG16(CPLD16_PHYS)
# define CPLD_GPIO_DATA		__REG16(CPLD18_PHYS)
# define CPLD_GPIO_DIR		__REG16(CPLD1A_PHYS)

#endif

	

#define TIMER_LOAD1	__REG(TIMER_PHYS + 0x00) 
#define TIMER_VALUE1	__REG(TIMER_PHYS + 0x04) 
#define TIMER_CONTROL1	__REG(TIMER_PHYS + 0x08) 
#define TIMER_EOI1	__REG(TIMER_PHYS + 0x0c) 

#define TIMER_LOAD2	__REG(TIMER_PHYS + 0x20) 
#define TIMER_VALUE2	__REG(TIMER_PHYS + 0x24) 
#define TIMER_CONTROL2	__REG(TIMER_PHYS + 0x28) 
#define TIMER_EOI2	__REG(TIMER_PHYS + 0x2c) 

#define TIMER_BUZZCON	__REG(TIMER_PHYS + 0x40) 

#define TIMER_LOAD3	__REG(TIMER_PHYS + 0x80) 
#define TIMER_VALUE3	__REG(TIMER_PHYS + 0x84) 
#define TIMER_CONTROL3	__REG(TIMER_PHYS + 0x88) 
#define TIMER_EOI3	__REG(TIMER_PHYS + 0x8c) 

#define TIMER_C_ENABLE		(1<<7)
#define TIMER_C_PERIODIC	(1<<6)
#define TIMER_C_FREERUNNING	(0)
#define TIMER_C_2KHZ		(0x00)		
#define TIMER_C_508KHZ		(0x08)

	

#define GPIO_PFDD		__REG(GPIO_PHYS + 0x34)	
#define GPIO_INTTYPE1		__REG(GPIO_PHYS + 0x4c)	
#define GPIO_INTTYPE2		__REG(GPIO_PHYS + 0x50)	
#define GPIO_GPIOFEOI		__REG(GPIO_PHYS + 0x54)	
#define GPIO_GPIOFINTEN		__REG(GPIO_PHYS + 0x58)	
#define GPIO_INTSTATUS		__REG(GPIO_PHYS + 0x5c)	
#define GPIO_RAWINTSTATUS	__REG(GPIO_PHYS + 0x60)	


#endif  
