 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Tue Aug 23 04:02:20 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_Valid_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_Valid_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_ALU/ALU_Valid_reg/Q (DFFRQX2M)        0.38       0.38 r
  U0_ALU/U142/Y (OR2X2M)                   0.11       0.49 r
  U0_ALU/ALU_Valid_reg/D (DFFRQX2M)        0.00       0.49 r
  data arrival time                                   0.49

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_Valid_reg/CK (DFFRQX2M)       0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)       0.46       0.46 f
  U0_ALU/U122/Y (OAI2B11X2M)               0.20       0.66 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                   0.66

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U73/Y (AOI222X1M)                 0.10       0.47 f
  U0_ALU/U72/Y (NAND4X2M)                  0.08       0.55 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U67/Y (AOI222X1M)                 0.10       0.47 f
  U0_ALU/U66/Y (NAND4X2M)                  0.08       0.55 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)       0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U130/Y (AOI22X1M)                 0.11       0.48 f
  U0_ALU/U129/Y (NAND4X2M)                 0.08       0.56 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U126/Y (AOI22X1M)                 0.11       0.48 f
  U0_ALU/U125/Y (NAND4X2M)                 0.08       0.56 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U111/Y (AOI22X1M)                 0.11       0.48 f
  U0_ALU/U110/Y (NAND4X2M)                 0.08       0.56 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U90/Y (AOI22X1M)                  0.11       0.48 f
  U0_ALU/U89/Y (NAND4X2M)                  0.08       0.56 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U82/Y (AOI22X1M)                  0.11       0.48 f
  U0_ALU/U81/Y (NAND4X2M)                  0.08       0.56 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U134/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U133/Y (NAND4BX1M)                0.10       0.57 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U97/Y (AOI221XLM)                                0.15       0.52 f
  U0_ALU/U96/Y (INVX2M)                                   0.05       0.57 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U95/Y (AOI221XLM)                                0.15       0.52 f
  U0_ALU/U94/Y (INVX2M)                                   0.05       0.57 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U109/Y (AOI221XLM)                               0.15       0.52 f
  U0_ALU/U108/Y (INVX2M)                                  0.05       0.57 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U107/Y (AOI221XLM)                               0.15       0.52 f
  U0_ALU/U106/Y (INVX2M)                                  0.05       0.57 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U105/Y (AOI221XLM)                               0.15       0.52 f
  U0_ALU/U104/Y (INVX2M)                                  0.05       0.57 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                     0.37       0.37 r
  U0_ALU/U119/Y (AOI221XLM)                               0.15       0.52 f
  U0_ALU/U118/Y (INVX2M)                                  0.05       0.57 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.57 r
  data arrival time                                                  0.57

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U121/Y (AOI221XLM)                0.15       0.52 f
  U0_ALU/U120/Y (INVX2M)                   0.05       0.57 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.17      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/command_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/command_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U65/Y (OAI22X1M)     0.07       0.42 f
  U0_SYS_Controller/U0_RX_Controller/command_reg[0]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/command_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/command_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/command_reg[4]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U66/Y (OAI22X1M)     0.07       0.42 f
  U0_SYS_Controller/U0_RX_Controller/command_reg[4]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/command_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U67/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[0]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[5]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U72/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[5]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[1]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U68/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[1]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[7]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U74/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[7]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[6]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U73/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[6]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[4]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U71/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[4]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[3]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U70/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[3]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/addr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/addr_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/addr_reg[2]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_Controller/U0_RX_Controller/U69/Y (OAI22X1M)     0.09       0.44 f
  U0_SYS_Controller/U0_RX_Controller/addr_reg[2]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/addr_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RST_SYNC/FFSTAGES_reg[0]/CK
              (internal path startpoint clocked by CLK_REF)
  Endpoint: U0_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/FFSTAGES_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/FFSTAGES_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U0_RST_SYNC/FFSTAGES_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_BIT_SYNC/FFSTAGES_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_BIT_SYNC/FFSTAGES_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  U0_BIT_SYNC/FFSTAGES_reg[0][0]/Q (DFFRQX2M)             0.46       0.46 f
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/D (DFFRQX2M)             0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/FFSTAGES_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/FFSTAGES_reg[0]/Q (DFFRQX2M)               0.46       0.46 f
  U0_DATA_SYNC/FFSTAGES_reg[1]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/FFSTAGES_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_DATA_SYNC/PulseGenFF_reg
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/FFSTAGES_reg[1]/Q (DFFRQX2M)               0.48       0.48 f
  U0_DATA_SYNC/PulseGenFF_reg/D (DFFRQX2M)                0.00       0.48 f
  data arrival time                                                  0.48

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_SYS_Controller/U0_TX_Controller/U77/Y (OAI221X1M)
                                                          0.13       0.54 f
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_DATA_SYNC/DataSync_enable_pulse_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/DataSync_enable_pulse_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/DataSync_enable_pulse_reg/Q (DFFRQX2M)     0.44       0.44 r
  U0_DATA_SYNC/DataSync_enable_pulse (DATA_SYNC_0)        0.00       0.44 r
  U0_SYS_Controller/SYSCont_RX_Data_Valid (SYS_Controller)
                                                          0.00       0.44 r
  U0_SYS_Controller/U0_RX_Controller/RXCont_Data_Valid (RX_Controller)
                                                          0.00       0.44 r
  U0_SYS_Controller/U0_RX_Controller/U75/Y (OAI211X2M)
                                                          0.11       0.55 f
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_DATA_SYNC/DataSync_enable_pulse_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/DataSync_enable_pulse_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/DataSync_enable_pulse_reg/Q (DFFRQX2M)     0.44       0.44 r
  U0_DATA_SYNC/DataSync_enable_pulse (DATA_SYNC_0)        0.00       0.44 r
  U0_SYS_Controller/SYSCont_RX_Data_Valid (SYS_Controller)
                                                          0.00       0.44 r
  U0_SYS_Controller/U0_RX_Controller/RXCont_Data_Valid (RX_Controller)
                                                          0.00       0.44 r
  U0_SYS_Controller/U0_RX_Controller/U57/Y (OAI221X1M)
                                                          0.12       0.56 f
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_Register_File/RF_Rd_Data_Valid_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RF_Rd_Data_Valid_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_Register_File/RF_Rd_Data_Valid_reg/Q (DFFRQX2M)      0.39       0.39 r
  U0_Register_File/RF_Rd_Data_Valid (Register_File)       0.00       0.39 r
  U0_SYS_Controller/SYSCont_Rf_Data_Valid (SYS_Controller)
                                                          0.00       0.39 r
  U0_SYS_Controller/U0_TX_Controller/TXCont_RF_Valid (TX_Controller)
                                                          0.00       0.39 r
  U0_SYS_Controller/U0_TX_Controller/U58/Y (OAI2BB1X2M)
                                                          0.14       0.53 r
  U0_SYS_Controller/U0_TX_Controller/U57/Y (OAI211X2M)
                                                          0.06       0.59 f
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/command_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/command_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_Controller/U0_RX_Controller/U44/Y (INVX2M)       0.07       0.55 r
  U0_SYS_Controller/U0_RX_Controller/U28/Y (OAI22X1M)     0.06       0.61 f
  U0_SYS_Controller/U0_RX_Controller/command_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/command_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_Controller/U0_RX_Controller/command_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_Controller/U0_RX_Controller/command_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_Controller/U0_RX_Controller/command_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_SYS_Controller/U0_RX_Controller/U45/Y (INVX2M)       0.07       0.55 r
  U0_SYS_Controller/U0_RX_Controller/U29/Y (OAI22X1M)     0.06       0.61 f
  U0_SYS_Controller/U0_RX_Controller/command_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_Controller/U0_RX_Controller/command_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U1_RST_SYNC/FFSTAGES_reg[0]/CK
              (internal path startpoint clocked by CLK_UART)
  Endpoint: U1_RST_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/FFSTAGES_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/FFSTAGES_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U1_RST_SYNC/FFSTAGES_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.42       0.42 r
  U0_ClkDiv/U22/Y (NOR2X2M)                               0.07       0.49 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.49 f
  data arrival time                                                  0.49

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.40       0.40 r
  U0_ClkDiv/U17/Y (OAI32X1M)               0.09       0.50 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.50 f
  data arrival time                                   0.50

  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_RX/U0_edge_bit_counter/U16/Y (OAI32X1M)         0.10       0.52 f
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART_RX/U0_edge_bit_counter/U12/Y (NOR2X2M)          0.05       0.52 f
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART_RX/U0_Data_Sampler/U17/Y (XNOR2X1M)             0.11       0.49 r
  U0_UART_RX/U0_Data_Sampler/U16/Y (NOR2X1M)              0.06       0.56 f
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U30/Y (INVX2M)                                0.07       0.47 f
  U0_ClkDiv/U5/Y (NAND3X2M)                               0.07       0.54 r
  U0_ClkDiv/U4/Y (OAI32X1M)                               0.07       0.61 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.61 f
  data arrival time                                                  0.61

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U17/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U6/Y (OAI22X1M)               0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U19/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U10/Y (OAI22X1M)              0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX2M)           0.07       0.57 r
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI22X1M)         0.05       0.62 f
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U18/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U9/Y (OAI22X1M)               0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U16/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U8/Y (OAI22X1M)               0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U13/Y (INVX2M)                0.07       0.57 r
  U0_UART_RX/U0_Deseralizer/U7/Y (OAI22X1M)               0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U14/Y (INVX2M)                0.07       0.57 r
  U0_UART_RX/U0_Deseralizer/U11/Y (OAI22X1M)              0.06       0.62 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U14/Y (INVX2M)                                0.08       0.49 f
  U0_ClkDiv/U16/Y (NAND2X2M)                              0.07       0.56 r
  U0_ClkDiv/U15/Y (OAI32X1M)                              0.07       0.63 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART_RX/U0_edge_bit_counter/U14/Y (CLKXOR2X2M)       0.22       0.60 r
  U0_UART_RX/U0_edge_bit_counter/U13/Y (NOR2X2M)          0.04       0.64 f
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART_RX/U0_Data_Sampler/U14/Y (CLKXOR2X2M)           0.23       0.60 r
  U0_UART_RX/U0_Data_Sampler/U13/Y (NOR2X1M)              0.05       0.65 f
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U17/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U12/Y (OAI2BB2X1M)            0.09       0.65 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART_RX/U0_Deseralizer/U15/Y (INVX2M)                0.07       0.56 r
  U0_UART_RX/U0_Deseralizer/U5/Y (OAI2BB2X1M)             0.09       0.65 f
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_UART_RX/U0_RXFSM/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_RXFSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_RX/U0_RXFSM/U28/Y (NOR2X2M)                     0.07       0.47 f
  U0_UART_RX/U0_RXFSM/U11/Y (OAI2B11X2M)                  0.19       0.66 f
  U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_DATA_SYNC/FFSTAGES_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/FFSTAGES_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U1_DATA_SYNC/FFSTAGES_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U1_DATA_SYNC/FFSTAGES_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/QN (DFFRX1M)
                                                          0.38       0.38 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U9/Y (AOI21X2M)          0.08       0.46 f
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/D (DFFRX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U1_DATA_SYNC/FFSTAGES_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/PulseGenFF_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/FFSTAGES_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U1_DATA_SYNC/FFSTAGES_reg[1]/Q (DFFRQX2M)               0.46       0.46 f
  U1_DATA_SYNC/PulseGenFF_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/QN (DFFRX1M)
                                                          0.38       0.38 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U4/Y (OAI32X1M)          0.11       0.49 f
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/QN (DFFRX1M)
                                                          0.33       0.33 f
  U0_Uart_TX_Top/U0_FSM/U14/Y (AOI22X1M)                  0.16       0.49 r
  U0_Uart_TX_Top/U0_FSM/U12/Y (OAI2B2X1M)                 0.09       0.59 f
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Uart_TX_Top/U0_FSM/U9/Y (INVX2M)                     0.06       0.47 f
  U0_Uart_TX_Top/U0_FSM/U17/Y (AOI2B1X1M)                 0.09       0.55 r
  U0_Uart_TX_Top/U0_FSM/U16/Y (NOR2BX2M)                  0.05       0.60 f
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/D (DFFRX1M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_DATA_SYNC/PulseGenFF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_enable_pulse_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/PulseGenFF_reg/CK (DFFRQX2M)               0.00       0.00 r
  U1_DATA_SYNC/PulseGenFF_reg/Q (DFFRQX2M)                0.35       0.35 r
  U1_DATA_SYNC/U4/Y (NAND2BX2M)                           0.17       0.52 r
  U1_DATA_SYNC/U3/Y (INVX2M)                              0.10       0.62 f
  U1_DATA_SYNC/DataSync_enable_pulse_reg/D (DFFRQX2M)     0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_enable_pulse_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_Uart_TX_Top/U0_FSM/U10/Y (AOI21X2M)                  0.10       0.50 f
  U0_Uart_TX_Top/U0_FSM/U4/Y (NAND2X2M)                   0.08       0.59 r
  U0_Uart_TX_Top/U0_FSM/U15/Y (OAI21X2M)                  0.05       0.63 f
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_FSM/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[2]/QN (DFFRX1M)
                                                          0.38       0.38 r
  U0_Uart_TX_Top/U0_Seralizer/C0/U5/Y (NOR2X2M)           0.07       0.45 f
  U0_Uart_TX_Top/U0_Seralizer/C0/U7/Y (AOI2B1X1M)         0.19       0.63 f
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_Uart_TX_Top/U0_InputBuffer/U5/Y (AO22X1M)            0.15       0.51 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[5]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[5] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[5] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[5] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U11/Y (AO22X1M)           0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[1] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[1] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[1] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U7/Y (AO22X1M)            0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[4]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[4]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[4] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[4] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[4] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U10/Y (AO22X1M)           0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[0]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[0] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[0] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[0] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U6/Y (AO22X1M)            0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_Uart_TX_Top/U0_InputBuffer/U4/Y (AO22X1M)            0.15       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[7]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[7]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[7] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[7] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[7] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U13/Y (AO22X1M)           0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[3]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/DataSync_sync_bus[3] (DATA_SYNC_1)         0.00       0.38 r
  U0_Uart_TX_Top/P_DATA[3] (Uart_TX_Top)                  0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_in[3] (InputBuffer)
                                                          0.00       0.38 r
  U0_Uart_TX_Top/U0_InputBuffer/U9/Y (AO22X1M)            0.14       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_Uart_TX_Top/U0_InputBuffer/U12/Y (AO22X1M)           0.15       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_Uart_TX_Top/U0_InputBuffer/U8/Y (AO22X1M)            0.15       0.52 r
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U1_DATA_SYNC/DataSync_sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/Q (DFFRQX2M)      0.38       0.38 r
  U1_DATA_SYNC/U6/Y (AO22X1M)                             0.16       0.53 r
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/D (DFFRQX2M)      0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


1
