<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineScheduler.h source code [llvm/llvm/include/llvm/CodeGen/MachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::GenericScheduler,llvm::GenericSchedulerBase,llvm::MachineSchedContext,llvm::MachineSchedPolicy,llvm::MachineSchedRegistry,llvm::MachineSchedStrategy,llvm::PostGenericScheduler,llvm::ReadyQueue,llvm::SchedBoundary,llvm::SchedRemainder,llvm::ScheduleDAGMI,llvm::ScheduleDAGMILive "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachineScheduler.h.html'>MachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineScheduler.h - MachineInstr Scheduling Pass --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file provides an interface for customizing the standard MachineScheduler</i></td></tr>
<tr><th id="10">10</th><td><i>// pass. Note that the entire pass may be replaced as follows:</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// &lt;Target&gt;TargetMachine::createPassConfig(PassManagerBase &amp;PM) {</i></td></tr>
<tr><th id="13">13</th><td><i>//   PM.substitutePass(&amp;MachineSchedulerID, &amp;CustomSchedulerPassID);</i></td></tr>
<tr><th id="14">14</th><td><i>//   ...}</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// The MachineScheduler pass is only responsible for choosing the regions to be</i></td></tr>
<tr><th id="17">17</th><td><i>// scheduled. Targets can override the DAG builder and scheduler without</i></td></tr>
<tr><th id="18">18</th><td><i>// replacing the pass as follows:</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</i></td></tr>
<tr><th id="21">21</th><td><i>// createMachineScheduler(MachineSchedContext *C) {</i></td></tr>
<tr><th id="22">22</th><td><i>//   return new CustomMachineScheduler(C);</i></td></tr>
<tr><th id="23">23</th><td><i>// }</i></td></tr>
<tr><th id="24">24</th><td><i>//</i></td></tr>
<tr><th id="25">25</th><td><i>// The default scheduler, ScheduleDAGMILive, builds the DAG and drives list</i></td></tr>
<tr><th id="26">26</th><td><i>// scheduling while updating the instruction stream, register pressure, and live</i></td></tr>
<tr><th id="27">27</th><td><i>// intervals. Most targets don't need to override the DAG builder and list</i></td></tr>
<tr><th id="28">28</th><td><i>// scheduler, but subtargets that require custom scheduling heuristics may</i></td></tr>
<tr><th id="29">29</th><td><i>// plugin an alternate MachineSchedStrategy. The strategy is responsible for</i></td></tr>
<tr><th id="30">30</th><td><i>// selecting the highest priority node from the list:</i></td></tr>
<tr><th id="31">31</th><td><i>//</i></td></tr>
<tr><th id="32">32</th><td><i>// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</i></td></tr>
<tr><th id="33">33</th><td><i>// createMachineScheduler(MachineSchedContext *C) {</i></td></tr>
<tr><th id="34">34</th><td><i>//   return new ScheduleDAGMILive(C, CustomStrategy(C));</i></td></tr>
<tr><th id="35">35</th><td><i>// }</i></td></tr>
<tr><th id="36">36</th><td><i>//</i></td></tr>
<tr><th id="37">37</th><td><i>// The DAG builder can also be customized in a sense by adding DAG mutations</i></td></tr>
<tr><th id="38">38</th><td><i>// that will run after DAG building and before list scheduling. DAG mutations</i></td></tr>
<tr><th id="39">39</th><td><i>// can adjust dependencies based on target-specific knowledge or add weak edges</i></td></tr>
<tr><th id="40">40</th><td><i>// to aid heuristics:</i></td></tr>
<tr><th id="41">41</th><td><i>//</i></td></tr>
<tr><th id="42">42</th><td><i>// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</i></td></tr>
<tr><th id="43">43</th><td><i>// createMachineScheduler(MachineSchedContext *C) {</i></td></tr>
<tr><th id="44">44</th><td><i>//   ScheduleDAGMI *DAG = createGenericSchedLive(C);</i></td></tr>
<tr><th id="45">45</th><td><i>//   DAG-&gt;addMutation(new CustomDAGMutation(...));</i></td></tr>
<tr><th id="46">46</th><td><i>//   return DAG;</i></td></tr>
<tr><th id="47">47</th><td><i>// }</i></td></tr>
<tr><th id="48">48</th><td><i>//</i></td></tr>
<tr><th id="49">49</th><td><i>// A target that supports alternative schedulers can use the</i></td></tr>
<tr><th id="50">50</th><td><i>// MachineSchedRegistry to allow command line selection. This can be done by</i></td></tr>
<tr><th id="51">51</th><td><i>// implementing the following boilerplate:</i></td></tr>
<tr><th id="52">52</th><td><i>//</i></td></tr>
<tr><th id="53">53</th><td><i>// static ScheduleDAGInstrs *createCustomMachineSched(MachineSchedContext *C) {</i></td></tr>
<tr><th id="54">54</th><td><i>//  return new CustomMachineScheduler(C);</i></td></tr>
<tr><th id="55">55</th><td><i>// }</i></td></tr>
<tr><th id="56">56</th><td><i>// static MachineSchedRegistry</i></td></tr>
<tr><th id="57">57</th><td><i>// SchedCustomRegistry("custom", "Run my target's custom scheduler",</i></td></tr>
<tr><th id="58">58</th><td><i>//                     createCustomMachineSched);</i></td></tr>
<tr><th id="59">59</th><td><i>//</i></td></tr>
<tr><th id="60">60</th><td><i>//</i></td></tr>
<tr><th id="61">61</th><td><i>// Finally, subtargets that don't need to implement custom heuristics but would</i></td></tr>
<tr><th id="62">62</th><td><i>// like to configure the GenericScheduler's policy for a given scheduler region,</i></td></tr>
<tr><th id="63">63</th><td><i>// including scheduling direction and register pressure tracking policy, can do</i></td></tr>
<tr><th id="64">64</th><td><i>// this:</i></td></tr>
<tr><th id="65">65</th><td><i>//</i></td></tr>
<tr><th id="66">66</th><td><i>// void &lt;SubTarget&gt;Subtarget::</i></td></tr>
<tr><th id="67">67</th><td><i>// overrideSchedPolicy(MachineSchedPolicy &amp;Policy,</i></td></tr>
<tr><th id="68">68</th><td><i>//                     unsigned NumRegionInstrs) const {</i></td></tr>
<tr><th id="69">69</th><td><i>//   Policy.&lt;Flag&gt; = true;</i></td></tr>
<tr><th id="70">70</th><td><i>// }</i></td></tr>
<tr><th id="71">71</th><td><i>//</i></td></tr>
<tr><th id="72">72</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#<span data-ppcond="74">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_MACHINESCHEDULER_H">LLVM_CODEGEN_MACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_MACHINESCHEDULER_H" data-ref="_M/LLVM_CODEGEN_MACHINESCHEDULER_H">LLVM_CODEGEN_MACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="MachinePassRegistry.h.html">"llvm/CodeGen/MachinePassRegistry.h"</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="ScheduleDAGMutation.h.html">"llvm/CodeGen/ScheduleDAGMutation.h"</a></u></td></tr>
<tr><th id="90">90</th><td><u>#include <a href="TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="91">91</th><td><u>#include <a href="../Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="92">92</th><td><u>#include <a href="../Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="93">93</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="94">94</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="95">95</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="96">96</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="97">97</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</dfn>;</td></tr>
<tr><th id="102">102</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>class</b> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="105">105</th><td><b>class</b> <a class="type" href="MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" id="llvm::MachineDominatorTree">MachineDominatorTree</a>;</td></tr>
<tr><th id="106">106</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="107">107</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="108">108</th><td><b>class</b> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" id="llvm::MachineLoopInfo">MachineLoopInfo</a>;</td></tr>
<tr><th id="109">109</th><td><b>class</b> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" id="llvm::RegisterClassInfo">RegisterClassInfo</a>;</td></tr>
<tr><th id="110">110</th><td><b>class</b> <a class="type" href="ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult" id="llvm::SchedDFSResult">SchedDFSResult</a>;</td></tr>
<tr><th id="111">111</th><td><b>class</b> <a class="type" href="ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" id="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>;</td></tr>
<tr><th id="112">112</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="113">113</th><td><b>class</b> <a class="type" href="TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" id="llvm::TargetPassConfig">TargetPassConfig</a>;</td></tr>
<tr><th id="114">114</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i class="doc">/// MachineSchedContext provides enough context from the MachineScheduler pass</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">/// for the target to instantiate a scheduler.</i></td></tr>
<tr><th id="118">118</th><td><b>struct</b> <dfn class="type def" id="llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</dfn> {</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="120">120</th><td>  <em>const</em> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="decl" id="llvm::MachineSchedContext::MLI" title='llvm::MachineSchedContext::MLI' data-ref="llvm::MachineSchedContext::MLI">MLI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="type" href="MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="decl" id="llvm::MachineSchedContext::MDT" title='llvm::MachineSchedContext::MDT' data-ref="llvm::MachineSchedContext::MDT">MDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> *<dfn class="decl" id="llvm::MachineSchedContext::PassConfig" title='llvm::MachineSchedContext::PassConfig' data-ref="llvm::MachineSchedContext::PassConfig">PassConfig</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="123">123</th><td>  <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="decl" id="llvm::MachineSchedContext::AA" title='llvm::MachineSchedContext::AA' data-ref="llvm::MachineSchedContext::AA">AA</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl" id="llvm::MachineSchedContext::LIS" title='llvm::MachineSchedContext::LIS' data-ref="llvm::MachineSchedContext::LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="decl" id="llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm19MachineSchedContextC1Ev" title='llvm::MachineSchedContext::MachineSchedContext' data-ref="_ZN4llvm19MachineSchedContextC1Ev" id="_ZN4llvm19MachineSchedContextC1Ev">MachineSchedContext</a>();</td></tr>
<tr><th id="129">129</th><td>  <b>virtual</b> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm19MachineSchedContextD1Ev" title='llvm::MachineSchedContext::~MachineSchedContext' data-ref="_ZN4llvm19MachineSchedContextD1Ev" id="_ZN4llvm19MachineSchedContextD1Ev">~MachineSchedContext</a>();</td></tr>
<tr><th id="130">130</th><td>};</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// MachineSchedRegistry provides a selection of available machine instruction</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">/// schedulers.</i></td></tr>
<tr><th id="134">134</th><td><b>class</b> <dfn class="type def" id="llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</dfn></td></tr>
<tr><th id="135">135</th><td>    : <b>public</b> <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode">MachinePassRegistryNode</a>&lt;</td></tr>
<tr><th id="136">136</th><td>          <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *(*)(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *)&gt; {</td></tr>
<tr><th id="137">137</th><td><b>public</b>:</td></tr>
<tr><th id="138">138</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</dfn> = <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *(*)(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// RegisterPassParser requires a (misnamed) FunctionPassCtor type.</i></td></tr>
<tr><th id="141">141</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineSchedRegistry::FunctionPassCtor" title='llvm::MachineSchedRegistry::FunctionPassCtor' data-type='ScheduleDAGCtor' data-ref="llvm::MachineSchedRegistry::FunctionPassCtor">FunctionPassCtor</dfn> = <a class="typedef" href="#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <em>static</em> <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistry" title='llvm::MachinePassRegistry' data-ref="llvm::MachinePassRegistry">MachinePassRegistry</a>&lt;<a class="typedef" href="#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a>&gt; <dfn class="decl" id="llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <dfn class="decl def" id="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">MachineSchedRegistry</dfn>(<em>const</em> <em>char</em> *<dfn class="local col1 decl" id="1N" title='N' data-type='const char *' data-ref="1N">N</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="2D" title='D' data-type='const char *' data-ref="2D">D</dfn>, <a class="typedef" href="#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a> <dfn class="local col3 decl" id="3C" title='C' data-type='ScheduleDAGCtor' data-ref="3C">C</dfn>)</td></tr>
<tr><th id="146">146</th><td>      : <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode">MachinePassRegistryNode</a><a class="ref" href="MachinePassRegistry.h.html#_ZN4llvm23MachinePassRegistryNodeC1EPKcS2_T_" title='llvm::MachinePassRegistryNode::MachinePassRegistryNode&lt;PassCtorTy&gt;' data-ref="_ZN4llvm23MachinePassRegistryNodeC1EPKcS2_T_">(</a><a class="local col1 ref" href="#1N" title='N' data-ref="1N">N</a>, <a class="local col2 ref" href="#2D" title='D' data-ref="2D">D</a>, <a class="local col3 ref" href="#3C" title='C' data-ref="3C">C</a>) {</td></tr>
<tr><th id="147">147</th><td>    <a class="member" href="#llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</a>.<a class="ref" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry3AddEPNS_23MachinePassRegistryNodeIT_EE" title='llvm::MachinePassRegistry::Add' data-ref="_ZN4llvm19MachinePassRegistry3AddEPNS_23MachinePassRegistryNodeIT_EE">Add</a>(<b>this</b>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <dfn class="decl def" id="_ZN4llvm20MachineSchedRegistryD1Ev" title='llvm::MachineSchedRegistry::~MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryD1Ev">~MachineSchedRegistry</dfn>() { <a class="member" href="#llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</a>.<a class="ref" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry6RemoveEPNS_23MachinePassRegistryNodeIT_EE" title='llvm::MachinePassRegistry::Remove' data-ref="_ZN4llvm19MachinePassRegistry6RemoveEPNS_23MachinePassRegistryNodeIT_EE">Remove</a>(<b>this</b>); }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// Accessors.</i></td></tr>
<tr><th id="153">153</th><td><i>  //</i></td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> *<dfn class="decl def" id="_ZNK4llvm20MachineSchedRegistry7getNextEv" title='llvm::MachineSchedRegistry::getNext' data-ref="_ZNK4llvm20MachineSchedRegistry7getNextEv">getNext</dfn>() <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> (<a class="type" href="#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> *)<a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode">MachinePassRegistryNode</a>::<a class="member" href="MachinePassRegistry.h.html#_ZNK4llvm23MachinePassRegistryNode7getNextEv" title='llvm::MachinePassRegistryNode::getNext' data-ref="_ZNK4llvm23MachinePassRegistryNode7getNextEv">getNext</a>();</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>static</em> <a class="type" href="#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> *<dfn class="decl def" id="_ZN4llvm20MachineSchedRegistry7getListEv" title='llvm::MachineSchedRegistry::getList' data-ref="_ZN4llvm20MachineSchedRegistry7getListEv">getList</dfn>() {</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> (<a class="type" href="#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> *)<a class="member" href="#llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</a>.<a class="ref" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry7getListEv" title='llvm::MachinePassRegistry::getList' data-ref="_ZN4llvm19MachinePassRegistry7getListEv">getList</a>();</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>static</em> <em>void</em> <dfn class="decl def" id="_ZN4llvm20MachineSchedRegistry11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE" title='llvm::MachineSchedRegistry::setListener' data-ref="_ZN4llvm20MachineSchedRegistry11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE">setListener</dfn>(<a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryListener" title='llvm::MachinePassRegistryListener' data-ref="llvm::MachinePassRegistryListener">MachinePassRegistryListener</a>&lt;<a class="typedef" href="#llvm::MachineSchedRegistry::FunctionPassCtor" title='llvm::MachineSchedRegistry::FunctionPassCtor' data-type='ScheduleDAGCtor' data-ref="llvm::MachineSchedRegistry::FunctionPassCtor">FunctionPassCtor</a>&gt; *<dfn class="local col4 decl" id="4L" title='L' data-type='MachinePassRegistryListener&lt;FunctionPassCtor&gt; *' data-ref="4L">L</dfn>) {</td></tr>
<tr><th id="163">163</th><td>    <a class="member" href="#llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</a>.<a class="ref" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry11setListenerEPNS_27MachinePassRegistryListenerIT_EE" title='llvm::MachinePassRegistry::setListener' data-ref="_ZN4llvm19MachinePassRegistry11setListenerEPNS_27MachinePassRegistryListenerIT_EE">setListener</a>(<a class="local col4 ref" href="#4L" title='L' data-ref="4L">L</a>);</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><b>class</b> <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i class="doc">/// Define a generic scheduling policy for targets that don't provide their own</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">/// MachineSchedStrategy. This can be overriden for each scheduling region</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">/// before building the DAG.</i></td></tr>
<tr><th id="172">172</th><td><b>struct</b> <dfn class="type def" id="llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</dfn> {</td></tr>
<tr><th id="173">173</th><td>  <i>// Allow the scheduler to disable register pressure tracking.</i></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</dfn> = <b>false</b>;</td></tr>
<tr><th id="175">175</th><td>  <i class="doc">/// Track LaneMasks to allow reordering of independent subregister writes</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// of the same vreg. <span class="command">\sa</span> MachineSchedStrategy::shouldTrackLaneMasks()</i></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineSchedPolicy::ShouldTrackLaneMasks" title='llvm::MachineSchedPolicy::ShouldTrackLaneMasks' data-ref="llvm::MachineSchedPolicy::ShouldTrackLaneMasks">ShouldTrackLaneMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <i>// Allow the scheduler to force top-down or bottom-up scheduling. If neither</i></td></tr>
<tr><th id="180">180</th><td><i>  // is true, the scheduler runs in both directions and converges.</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</dfn> = <b>false</b>;</td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</dfn> = <b>false</b>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// Disable heuristic that tries to fetch nodes from long dependency chains</i></td></tr>
<tr><th id="185">185</th><td><i>  // first.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineSchedPolicy::DisableLatencyHeuristic" title='llvm::MachineSchedPolicy::DisableLatencyHeuristic' data-ref="llvm::MachineSchedPolicy::DisableLatencyHeuristic">DisableLatencyHeuristic</dfn> = <b>false</b>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <dfn class="decl def" id="_ZN4llvm18MachineSchedPolicyC1Ev" title='llvm::MachineSchedPolicy::MachineSchedPolicy' data-ref="_ZN4llvm18MachineSchedPolicyC1Ev">MachineSchedPolicy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i class="doc">/// MachineSchedStrategy - Interface to the scheduling algorithm used by</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">/// ScheduleDAGMI.</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">///</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">/// Initialization sequence:</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">///   initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots</i></td></tr>
<tr><th id="196">196</th><td><b>class</b> <dfn class="type def" id="llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</dfn> {</td></tr>
<tr><th id="197">197</th><td>  <b>virtual</b> <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20MachineSchedStrategy6anchorEv" title='llvm::MachineSchedStrategy::anchor' data-ref="_ZN4llvm20MachineSchedStrategy6anchorEv" id="_ZN4llvm20MachineSchedStrategy6anchorEv">anchor</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><b>public</b>:</td></tr>
<tr><th id="200">200</th><td>  <b>virtual</b> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategyD1Ev" title='llvm::MachineSchedStrategy::~MachineSchedStrategy' data-ref="_ZN4llvm20MachineSchedStrategyD1Ev">~MachineSchedStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i class="doc">/// Optionally override the per-region scheduling policy.</i></td></tr>
<tr><th id="203">203</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::MachineSchedStrategy::initPolicy' data-ref="_ZN4llvm20MachineSchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="5Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="5Begin">Begin</dfn>,</td></tr>
<tr><th id="204">204</th><td>                          <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6End" title='End' data-type='MachineBasicBlock::iterator' data-ref="6End">End</dfn>,</td></tr>
<tr><th id="205">205</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="7NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="7NumRegionInstrs">NumRegionInstrs</dfn>) {}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv" title='llvm::MachineSchedStrategy::dumpPolicy' data-ref="_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv">dumpPolicy</dfn>() <em>const</em> {}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i class="doc">/// Check if pressure tracking is needed before building the DAG and</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">  /// initializing this strategy. Called after initPolicy.</i></td></tr>
<tr><th id="211">211</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20MachineSchedStrategy19shouldTrackPressureEv" title='llvm::MachineSchedStrategy::shouldTrackPressure' data-ref="_ZNK4llvm20MachineSchedStrategy19shouldTrackPressureEv">shouldTrackPressure</dfn>() <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i class="doc">/// Returns true if lanemasks should be tracked. LaneMask tracking is</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// necessary to reorder independent subregister defs for the same vreg.</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  /// This has to be enabled in combination with shouldTrackPressure().</i></td></tr>
<tr><th id="216">216</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20MachineSchedStrategy20shouldTrackLaneMasksEv" title='llvm::MachineSchedStrategy::shouldTrackLaneMasks' data-ref="_ZNK4llvm20MachineSchedStrategy20shouldTrackLaneMasksEv">shouldTrackLaneMasks</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// If this method returns true, handling of the scheduling regions</i></td></tr>
<tr><th id="219">219</th><td><i>  // themselves (in case of a scheduling boundary in MBB) will be done</i></td></tr>
<tr><th id="220">220</th><td><i>  // beginning with the topmost region of MBB.</i></td></tr>
<tr><th id="221">221</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20MachineSchedStrategy24doMBBSchedRegionsTopDownEv" title='llvm::MachineSchedStrategy::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm20MachineSchedStrategy24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// Initialize the strategy after building the DAG for a new region.</i></td></tr>
<tr><th id="224">224</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::MachineSchedStrategy::initialize' data-ref="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col8 decl" id="8DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="8DAG">DAG</dfn>) = <var>0</var>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i class="doc">/// Tell the strategy that MBB is about to be processed.</i></td></tr>
<tr><th id="227">227</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::MachineSchedStrategy::enterMBB' data-ref="_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="9MBB">MBB</dfn>) {};</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// Tell the strategy that current MBB is done.</i></td></tr>
<tr><th id="230">230</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy8leaveMBBEv" title='llvm::MachineSchedStrategy::leaveMBB' data-ref="_ZN4llvm20MachineSchedStrategy8leaveMBBEv">leaveMBB</dfn>() {};</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// Notify this strategy that all roots have been released (including those</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// that depend on EntrySU or ExitSU).</i></td></tr>
<tr><th id="234">234</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy13registerRootsEv" title='llvm::MachineSchedStrategy::registerRoots' data-ref="_ZN4llvm20MachineSchedStrategy13registerRootsEv">registerRoots</dfn>() {}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// Pick the next node to schedule, or return NULL. Set IsTopNode to true to</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// schedule the node at the top of the unscheduled region. Otherwise it will</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// be scheduled at the bottom.</i></td></tr>
<tr><th id="239">239</th><td>  <b>virtual</b> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual decl" id="_ZN4llvm20MachineSchedStrategy8pickNodeERb" title='llvm::MachineSchedStrategy::pickNode' data-ref="_ZN4llvm20MachineSchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col0 decl" id="10IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="10IsTopNode">IsTopNode</dfn>) = <var>0</var>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Scheduler callback to notify that a new subtree is scheduled.</i></td></tr>
<tr><th id="242">242</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy12scheduleTreeEj" title='llvm::MachineSchedStrategy::scheduleTree' data-ref="_ZN4llvm20MachineSchedStrategy12scheduleTreeEj">scheduleTree</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11SubtreeID" title='SubtreeID' data-type='unsigned int' data-ref="11SubtreeID">SubtreeID</dfn>) {}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc">/// Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// instruction and updated scheduled/remaining flags in the DAG nodes.</i></td></tr>
<tr><th id="246">246</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::MachineSchedStrategy::schedNode' data-ref="_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SU" title='SU' data-type='llvm::SUnit *' data-ref="12SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="13IsTopNode" title='IsTopNode' data-type='bool' data-ref="13IsTopNode">IsTopNode</dfn>) = <var>0</var>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// When all predecessor dependencies have been resolved, free this node for</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// top-down scheduling.</i></td></tr>
<tr><th id="250">250</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseTopNode' data-ref="_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="14SU" title='SU' data-type='llvm::SUnit *' data-ref="14SU">SU</dfn>) = <var>0</var>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// When all successor dependencies have been resolved, free this node for</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// bottom-up scheduling.</i></td></tr>
<tr><th id="254">254</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseBottomNode' data-ref="_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="15SU" title='SU' data-type='llvm::SUnit *' data-ref="15SU">SU</dfn>) = <var>0</var>;</td></tr>
<tr><th id="255">255</th><td>};</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i class="doc">/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">/// schedules machine instructions according to the given MachineSchedStrategy</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">/// without much extra book-keeping. This is the common functionality between</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">/// PreRA and PostRA MachineScheduler.</i></td></tr>
<tr><th id="261">261</th><td><b>class</b> <dfn class="type def" id="llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</dfn> : <b>public</b> <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> {</td></tr>
<tr><th id="262">262</th><td><b>protected</b>:</td></tr>
<tr><th id="263">263</th><td>  <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="decl" id="llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</dfn>;</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl" id="llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</dfn>;</td></tr>
<tr><th id="265">265</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="decl" id="llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</dfn>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// Ordered list of DAG postprocessing steps.</i></td></tr>
<tr><th id="268">268</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; <dfn class="decl" id="llvm::ScheduleDAGMI::Mutations" title='llvm::ScheduleDAGMI::Mutations' data-ref="llvm::ScheduleDAGMI::Mutations">Mutations</dfn>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc">/// The top of the unscheduled zone.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// The bottom of the unscheduled zone.</i></td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i class="doc">/// Record the next node in a scheduled cluster.</i></td></tr>
<tr><th id="277">277</th><td>  <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::ScheduleDAGMI::NextClusterPred" title='llvm::ScheduleDAGMI::NextClusterPred' data-ref="llvm::ScheduleDAGMI::NextClusterPred">NextClusterPred</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="278">278</th><td>  <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::ScheduleDAGMI::NextClusterSucc" title='llvm::ScheduleDAGMI::NextClusterSucc' data-ref="llvm::ScheduleDAGMI::NextClusterSucc">NextClusterSucc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#<span data-ppcond="280">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="281">281</th><td>  <i class="doc">/// The number of instructions scheduled so far. Used to cut off the</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// scheduler at the point determined by misched-cutoff.</i></td></tr>
<tr><th id="283">283</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGMI::NumInstrsScheduled" title='llvm::ScheduleDAGMI::NumInstrsScheduled' data-ref="llvm::ScheduleDAGMI::NumInstrsScheduled">NumInstrsScheduled</dfn> = <var>0</var>;</td></tr>
<tr><th id="284">284</th><td><u>#<span data-ppcond="280">endif</span></u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><b>public</b>:</td></tr>
<tr><th id="287">287</th><td>  <dfn class="decl def" id="_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb" title='llvm::ScheduleDAGMI::ScheduleDAGMI' data-ref="_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb">ScheduleDAGMI</dfn>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col6 decl" id="16C" title='C' data-type='llvm::MachineSchedContext *' data-ref="16C">C</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="local col7 decl" id="17S" title='S' data-type='std::unique_ptr&lt;MachineSchedStrategy&gt;' data-ref="17S">S</dfn>,</td></tr>
<tr><th id="288">288</th><td>                <em>bool</em> <dfn class="local col8 decl" id="18RemoveKillFlags" title='RemoveKillFlags' data-type='bool' data-ref="18RemoveKillFlags">RemoveKillFlags</dfn>)</td></tr>
<tr><th id="289">289</th><td>      : <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a><a class="ref" href="ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb" title='llvm::ScheduleDAGInstrs::ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb">(</a>*<a class="local col6 ref" href="#16C" title='C' data-ref="16C">C</a>-&gt;<a class="ref" href="#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>, <a class="local col6 ref" href="#16C" title='C' data-ref="16C">C</a>-&gt;<a class="ref" href="#llvm::MachineSchedContext::MLI" title='llvm::MachineSchedContext::MLI' data-ref="llvm::MachineSchedContext::MLI">MLI</a>, <a class="local col8 ref" href="#18RemoveKillFlags" title='RemoveKillFlags' data-ref="18RemoveKillFlags">RemoveKillFlags</a>), <a class="member" href="#llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</a>(<a class="local col6 ref" href="#16C" title='C' data-ref="16C">C</a>-&gt;<a class="ref" href="#llvm::MachineSchedContext::AA" title='llvm::MachineSchedContext::AA' data-ref="llvm::MachineSchedContext::AA">AA</a>),</td></tr>
<tr><th id="290">290</th><td>        <a class="member" href="#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>(<a class="local col6 ref" href="#16C" title='C' data-ref="16C">C</a>-&gt;<a class="ref" href="#llvm::MachineSchedContext::LIS" title='llvm::MachineSchedContext::LIS' data-ref="llvm::MachineSchedContext::LIS">LIS</a>), <a class="member" href="#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col7 ref" href="#17S" title='S' data-ref="17S">S</a></span>)) {}</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Provide a vtable anchor</i></td></tr>
<tr><th id="293">293</th><td>  <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMID1Ev" title='llvm::ScheduleDAGMI::~ScheduleDAGMI' data-ref="_ZN4llvm13ScheduleDAGMID1Ev" id="_ZN4llvm13ScheduleDAGMID1Ev">~ScheduleDAGMI</a>() override;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i class="doc">/// If this method returns true, handling of the scheduling regions</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  /// themselves (in case of a scheduling boundary in MBB) will be done</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// beginning with the topmost region of MBB.</i></td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm13ScheduleDAGMI24doMBBSchedRegionsTopDownEv" title='llvm::ScheduleDAGMI::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm13ScheduleDAGMI24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</dfn>() <em>const</em> override {</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> <a class="member" href="#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="#_ZNK4llvm20MachineSchedStrategy24doMBBSchedRegionsTopDownEv" title='llvm::MachineSchedStrategy::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm20MachineSchedStrategy24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</a>();</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i>// Returns LiveIntervals instance for use in DAG mutators and such.</i></td></tr>
<tr><th id="303">303</th><td>  <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI6getLISEv" title='llvm::ScheduleDAGMI::getLIS' data-ref="_ZNK4llvm13ScheduleDAGMI6getLISEv">getLIS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>; }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc">/// Return true if this DAG supports VReg liveness and RegPressure.</i></td></tr>
<tr><th id="306">306</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i class="doc">/// Add a postprocessing step to the DAG builder.</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// Mutations are applied in the order that they are added after normal DAG</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  /// building and before MachineSchedStrategy initialization.</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// ScheduleDAGMI takes ownership of the Mutation object.</i></td></tr>
<tr><th id="313">313</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt; <dfn class="local col9 decl" id="19Mutation" title='Mutation' data-type='std::unique_ptr&lt;ScheduleDAGMutation&gt;' data-ref="19Mutation">Mutation</dfn>) {</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col9 ref" href="#19Mutation" title='Mutation' data-ref="19Mutation">Mutation</a>)</td></tr>
<tr><th id="315">315</th><td>      <a class="member" href="#llvm::ScheduleDAGMI::Mutations" title='llvm::ScheduleDAGMI::Mutations' data-ref="llvm::ScheduleDAGMI::Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#19Mutation" title='Mutation' data-ref="19Mutation">Mutation</a></span>));</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI3topEv" title='llvm::ScheduleDAGMI::top' data-ref="_ZNK4llvm13ScheduleDAGMI3topEv">top</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>; }</td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI6bottomEv" title='llvm::ScheduleDAGMI::bottom' data-ref="_ZNK4llvm13ScheduleDAGMI6bottomEv">bottom</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>; }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// Implement the ScheduleDAGInstrs interface for handling the next scheduling</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// region. This covers all instructions in a block, while schedule() may only</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// cover a subset.</i></td></tr>
<tr><th id="324">324</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMI::enterRegion' data-ref="_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" id="_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="20bb">bb</dfn>,</td></tr>
<tr><th id="325">325</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="21begin">begin</dfn>,</td></tr>
<tr><th id="326">326</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22end" title='end' data-type='MachineBasicBlock::iterator' data-ref="22end">end</dfn>,</td></tr>
<tr><th id="327">327</th><td>                   <em>unsigned</em> <dfn class="local col3 decl" id="23regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="23regioninstrs">regioninstrs</dfn>) override;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// Implement ScheduleDAGInstrs interface for scheduling a sequence of</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">  /// reorderable instructions.</i></td></tr>
<tr><th id="331">331</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI8scheduleEv" title='llvm::ScheduleDAGMI::schedule' data-ref="_ZN4llvm13ScheduleDAGMI8scheduleEv" id="_ZN4llvm13ScheduleDAGMI8scheduleEv">schedule</a>() override;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGMI::startBlock' data-ref="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" id="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="24bb">bb</dfn>) override;</td></tr>
<tr><th id="334">334</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv" id="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</a>() override;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i class="doc">/// Change the position of an instruction within the basic block and update</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  /// live ranges and region boundary iterators.</i></td></tr>
<tr><th id="338">338</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" id="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr *' data-ref="25MI">MI</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="26InsertPos">InsertPos</dfn>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" title='llvm::ScheduleDAGMI::getNextClusterPred' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv">getNextClusterPred</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMI::NextClusterPred" title='llvm::ScheduleDAGMI::NextClusterPred' data-ref="llvm::ScheduleDAGMI::NextClusterPred">NextClusterPred</a>; }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMI::NextClusterSucc" title='llvm::ScheduleDAGMI::NextClusterSucc' data-ref="llvm::ScheduleDAGMI::NextClusterSucc">NextClusterSucc</a>; }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_" id="_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_">viewGraph</a>(<em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col7 decl" id="27Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="27Name">Name</dfn>, <em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col8 decl" id="28Title" title='Title' data-type='const llvm::Twine &amp;' data-ref="28Title">Title</dfn>) override;</td></tr>
<tr><th id="345">345</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI9viewGraphEv" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphEv" id="_ZN4llvm13ScheduleDAGMI9viewGraphEv">viewGraph</a>() override;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><b>protected</b>:</td></tr>
<tr><th id="348">348</th><td>  <i>// Top-Level entry points for the schedule() driver...</i></td></tr>
<tr><th id="349">349</th><td><i></i></td></tr>
<tr><th id="350">350</th><td><i>  /// Apply each ScheduleDAGMutation step in order. This allows different</i></td></tr>
<tr><th id="351">351</th><td><i>  /// instances of ScheduleDAGMI to perform custom DAG postprocessing.</i></td></tr>
<tr><th id="352">352</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" title='llvm::ScheduleDAGMI::postprocessDAG' data-ref="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" id="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i class="doc">/// Release ExitSU predecessors and setup scheduler queues.</i></td></tr>
<tr><th id="355">355</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMI::initQueues' data-ref="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" id="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col9 decl" id="29TopRoots" title='TopRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="29TopRoots">TopRoots</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col0 decl" id="30BotRoots" title='BotRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="30BotRoots">BotRoots</dfn>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <i class="doc">/// Update scheduler DAG and queues after scheduling an instruction.</i></td></tr>
<tr><th id="358">358</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" title='llvm::ScheduleDAGMI::updateQueues' data-ref="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" id="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb">updateQueues</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="31SU" title='SU' data-type='llvm::SUnit *' data-ref="31SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="32IsTopNode" title='IsTopNode' data-type='bool' data-ref="32IsTopNode">IsTopNode</dfn>);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i class="doc">/// Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</i></td></tr>
<tr><th id="361">361</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" id="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i class="doc">/// dump the scheduled Sequence.</i></td></tr>
<tr><th id="364">364</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" id="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</a>() <em>const</em>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Lesser helpers...</i></td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" title='llvm::ScheduleDAGMI::checkSchedLimit' data-ref="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" id="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv">checkSchedLimit</a>();</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" id="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col3 decl" id="33TopRoots" title='TopRoots' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="33TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="370">370</th><td>                             <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col4 decl" id="34BotRoots" title='BotRoots' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="34BotRoots">BotRoots</dfn>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releaseSucc' data-ref="_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE" id="_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="35SU" title='SU' data-type='llvm::SUnit *' data-ref="35SU">SU</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col6 decl" id="36SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="36SuccEdge">SuccEdge</dfn>);</td></tr>
<tr><th id="373">373</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releaseSuccessors' data-ref="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE" id="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE">releaseSuccessors</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="37SU" title='SU' data-type='llvm::SUnit *' data-ref="37SU">SU</dfn>);</td></tr>
<tr><th id="374">374</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releasePred' data-ref="_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE" id="_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE">releasePred</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="38SU" title='SU' data-type='llvm::SUnit *' data-ref="38SU">SU</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col9 decl" id="39PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="39PredEdge">PredEdge</dfn>);</td></tr>
<tr><th id="375">375</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releasePredecessors' data-ref="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE" id="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE">releasePredecessors</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="40SU" title='SU' data-type='llvm::SUnit *' data-ref="40SU">SU</dfn>);</td></tr>
<tr><th id="376">376</th><td>};</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i class="doc">/// ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">/// machine instructions while updating LiveIntervals and tracking regpressure.</i></td></tr>
<tr><th id="380">380</th><td><b>class</b> <dfn class="type def" id="llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</dfn> : <b>public</b> <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> {</td></tr>
<tr><th id="381">381</th><td><b>protected</b>:</td></tr>
<tr><th id="382">382</th><td>  <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="decl" id="llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i class="doc">/// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">  /// will be empty.</i></td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> *<dfn class="decl" id="llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</dfn>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</dfn>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <i class="doc">/// Maps vregs to the SUnits of their uses in the current scheduling region.</i></td></tr>
<tr><th id="392">392</th><td>  <a class="typedef" href="ScheduleDAGInstrs.h.html#llvm::VReg2SUnitMultiMap" title='llvm::VReg2SUnitMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitMultiMap">VReg2SUnitMultiMap</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</dfn>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// Map each SU to its summary of pressure changes. This array is updated for</i></td></tr>
<tr><th id="395">395</th><td><i>  // liveness during bottom-up scheduling. Top-down scheduling may proceed but</i></td></tr>
<tr><th id="396">396</th><td><i>  // has no affect on the pressure diffs.</i></td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::SUPressureDiffs" title='llvm::ScheduleDAGMILive::SUPressureDiffs' data-ref="llvm::ScheduleDAGMILive::SUPressureDiffs">SUPressureDiffs</dfn>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i class="doc">/// Register pressure in this region computed by initRegPressure.</i></td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</dfn> = <b>false</b>;</td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::RegPressure" title='llvm::ScheduleDAGMILive::RegPressure' data-ref="llvm::ScheduleDAGMILive::RegPressure">RegPressure</dfn>;</td></tr>
<tr><th id="403">403</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</dfn>;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <i class="doc">/// List of pressure sets that exceed the target's pressure limit before</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// scheduling, listed in increasing set ID order. Each pressure set is paired</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// with its max pressure in the currently scheduled regions.</i></td></tr>
<tr><th id="408">408</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="decl" id="llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</dfn>;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i class="doc">/// The top of the unscheduled zone.</i></td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::TopPressure" title='llvm::ScheduleDAGMILive::TopPressure' data-ref="llvm::ScheduleDAGMILive::TopPressure">TopPressure</dfn>;</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</dfn>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i class="doc">/// The bottom of the unscheduled zone.</i></td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::BotPressure" title='llvm::ScheduleDAGMILive::BotPressure' data-ref="llvm::ScheduleDAGMILive::BotPressure">BotPressure</dfn>;</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="decl" id="llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</dfn>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i class="doc">/// True if disconnected subregister components are already renamed.</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// The renaming is only done on demand if lane masks are tracked.</i></td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGMILive::DisconnectedComponentsRenamed" title='llvm::ScheduleDAGMILive::DisconnectedComponentsRenamed' data-ref="llvm::ScheduleDAGMILive::DisconnectedComponentsRenamed">DisconnectedComponentsRenamed</dfn> = <b>false</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><b>public</b>:</td></tr>
<tr><th id="423">423</th><td>  <dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">ScheduleDAGMILive</dfn>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col1 decl" id="41C" title='C' data-type='llvm::MachineSchedContext *' data-ref="41C">C</dfn>,</td></tr>
<tr><th id="424">424</th><td>                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="local col2 decl" id="42S" title='S' data-type='std::unique_ptr&lt;MachineSchedStrategy&gt;' data-ref="42S">S</dfn>)</td></tr>
<tr><th id="425">425</th><td>      : <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a><a class="ref" href="#_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb" title='llvm::ScheduleDAGMI::ScheduleDAGMI' data-ref="_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb">(</a><a class="local col1 ref" href="#41C" title='C' data-ref="41C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#42S" title='S' data-ref="42S">S</a></span>), <i>/*RemoveKillFlags=*/</i><b>false</b>),</td></tr>
<tr><th id="426">426</th><td>        <a class="member" href="#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>(<a class="local col1 ref" href="#41C" title='C' data-ref="41C">C</a>-&gt;<a class="ref" href="#llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</a>), <a class="member" href="#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a><a class="ref" href="RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="member" href="#llvm::ScheduleDAGMILive::RegPressure" title='llvm::ScheduleDAGMILive::RegPressure' data-ref="llvm::ScheduleDAGMILive::RegPressure">RegPressure</a>),</td></tr>
<tr><th id="427">427</th><td>        <a class="member" href="#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a><a class="ref" href="RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="member" href="#llvm::ScheduleDAGMILive::TopPressure" title='llvm::ScheduleDAGMILive::TopPressure' data-ref="llvm::ScheduleDAGMILive::TopPressure">TopPressure</a>), <a class="member" href="#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a><a class="ref" href="RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="member" href="#llvm::ScheduleDAGMILive::BotPressure" title='llvm::ScheduleDAGMILive::BotPressure' data-ref="llvm::ScheduleDAGMILive::BotPressure">BotPressure</a>) {}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILiveD1Ev" title='llvm::ScheduleDAGMILive::~ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveD1Ev" id="_ZN4llvm17ScheduleDAGMILiveD1Ev">~ScheduleDAGMILive</a>() override;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i class="doc">/// Return true if this DAG supports VReg liveness and RegPressure.</i></td></tr>
<tr><th id="432">432</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGMILive15hasVRegLivenessEv" title='llvm::ScheduleDAGMILive::hasVRegLiveness' data-ref="_ZNK4llvm17ScheduleDAGMILive15hasVRegLivenessEv">hasVRegLiveness</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <i class="doc">/// Return true if register pressure tracking is enabled.</i></td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>; }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <i class="doc">/// Get current register pressure for the top scheduled instructions.</i></td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive14getTopPressureEv" title='llvm::ScheduleDAGMILive::getTopPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getTopPressureEv">getTopPressure</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::TopPressure" title='llvm::ScheduleDAGMILive::TopPressure' data-ref="llvm::ScheduleDAGMILive::TopPressure">TopPressure</a>; }</td></tr>
<tr><th id="439">439</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>; }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i class="doc">/// Get current register pressure for the bottom scheduled instructions.</i></td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive14getBotPressureEv" title='llvm::ScheduleDAGMILive::getBotPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getBotPressureEv">getBotPressure</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::BotPressure" title='llvm::ScheduleDAGMILive::BotPressure' data-ref="llvm::ScheduleDAGMILive::BotPressure">BotPressure</a>; }</td></tr>
<tr><th id="443">443</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>; }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i class="doc">/// Get register pressure for the entire scheduling region before scheduling.</i></td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::RegPressure" title='llvm::ScheduleDAGMILive::RegPressure' data-ref="llvm::ScheduleDAGMILive::RegPressure">RegPressure</a>; }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</dfn>() <em>const</em> {</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>;</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</dfn>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="43SU" title='SU' data-type='const llvm::SUnit *' data-ref="43SU">SU</dfn>) {</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::SUPressureDiffs" title='llvm::ScheduleDAGMILive::SUPressureDiffs' data-ref="llvm::ScheduleDAGMILive::SUPressureDiffs">SUPressureDiffs</a><a class="ref" href="RegisterPressure.h.html#_ZN4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZN4llvm13PressureDiffsixEj">[<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZNK4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</dfn>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="44SU" title='SU' data-type='const llvm::SUnit *' data-ref="44SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::SUPressureDiffs" title='llvm::ScheduleDAGMILive::SUPressureDiffs' data-ref="llvm::ScheduleDAGMILive::SUPressureDiffs">SUPressureDiffs</a><a class="ref" href="RegisterPressure.h.html#_ZNK4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZNK4llvm13PressureDiffsixEj">[<a class="local col4 ref" href="#44SU" title='SU' data-ref="44SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <i class="doc">/// Compute a DFSResult after DAG building is complete, and before any</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">  /// queue comparisons.</i></td></tr>
<tr><th id="461">461</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv" title='llvm::ScheduleDAGMILive::computeDFSResult' data-ref="_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv" id="_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv">computeDFSResult</a>();</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i class="doc">/// Return a non-null DFS result if the scheduling strategy initialized it.</i></td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="type" href="ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> *<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>; }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive17getScheduledTreesEv" title='llvm::ScheduleDAGMILive::getScheduledTrees' data-ref="_ZN4llvm17ScheduleDAGMILive17getScheduledTreesEv">getScheduledTrees</dfn>() { <b>return</b> <a class="member" href="#llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</a>; }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i class="doc">/// Implement the ScheduleDAGInstrs interface for handling the next scheduling</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// region. This covers all instructions in a block, while schedule() may only</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// cover a subset.</i></td></tr>
<tr><th id="471">471</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" id="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="45bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="45bb">bb</dfn>,</td></tr>
<tr><th id="472">472</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="46begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="46begin">begin</dfn>,</td></tr>
<tr><th id="473">473</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="47end" title='end' data-type='MachineBasicBlock::iterator' data-ref="47end">end</dfn>,</td></tr>
<tr><th id="474">474</th><td>                   <em>unsigned</em> <dfn class="local col8 decl" id="48regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="48regioninstrs">regioninstrs</dfn>) override;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <i class="doc">/// Implement ScheduleDAGInstrs interface for scheduling a sequence of</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// reorderable instructions.</i></td></tr>
<tr><th id="478">478</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive8scheduleEv" title='llvm::ScheduleDAGMILive::schedule' data-ref="_ZN4llvm17ScheduleDAGMILive8scheduleEv" id="_ZN4llvm17ScheduleDAGMILive8scheduleEv">schedule</a>() override;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i class="doc">/// Compute the cyclic critical path through the DAG.</i></td></tr>
<tr><th id="481">481</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv" title='llvm::ScheduleDAGMILive::computeCyclicCriticalPath' data-ref="_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv" id="_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv">computeCyclicCriticalPath</a>();</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv" id="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</a>() <em>const</em> override;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><b>protected</b>:</td></tr>
<tr><th id="486">486</th><td>  <i>// Top-Level entry points for the schedule() driver...</i></td></tr>
<tr><th id="487">487</th><td><i></i></td></tr>
<tr><th id="488">488</th><td><i>  /// Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking</i></td></tr>
<tr><th id="489">489</th><td><i>  /// enabled. This sets up three trackers. RPTracker will cover the entire DAG</i></td></tr>
<tr><th id="490">490</th><td><i>  /// region, TopTracker and BottomTracker will be initialized to the top and</i></td></tr>
<tr><th id="491">491</th><td><i>  /// bottom of the DAG region without covereing any unscheduled instruction.</i></td></tr>
<tr><th id="492">492</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" title='llvm::ScheduleDAGMILive::buildDAGWithRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" id="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv">buildDAGWithRegPressure</a>();</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <i class="doc">/// Release ExitSU predecessors and setup scheduler queues. Re-position</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// the Top RP tracker in case the region beginning has changed.</i></td></tr>
<tr><th id="496">496</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMILive::initQueues' data-ref="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" id="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col9 decl" id="49TopRoots" title='TopRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="49TopRoots">TopRoots</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col0 decl" id="50BotRoots" title='BotRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="50BotRoots">BotRoots</dfn>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <i class="doc">/// Move an instruction and update register pressure.</i></td></tr>
<tr><th id="499">499</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" title='llvm::ScheduleDAGMILive::scheduleMI' data-ref="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" id="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb">scheduleMI</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="51SU" title='SU' data-type='llvm::SUnit *' data-ref="51SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="52IsTopNode" title='IsTopNode' data-type='bool' data-ref="52IsTopNode">IsTopNode</dfn>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Lesser helpers...</i></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive15initRegPressureEv" title='llvm::ScheduleDAGMILive::initRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive15initRegPressureEv" id="_ZN4llvm17ScheduleDAGMILive15initRegPressureEv">initRegPressure</a>();</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::ScheduleDAGMILive::updatePressureDiffs' data-ref="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" id="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE">updatePressureDiffs</a>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col3 decl" id="53LiveUses" title='LiveUses' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="53LiveUses">LiveUses</dfn>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE" title='llvm::ScheduleDAGMILive::updateScheduledPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE" id="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE">updateScheduledPressure</a>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="54SU" title='SU' data-type='const llvm::SUnit *' data-ref="54SU">SU</dfn>,</td></tr>
<tr><th id="508">508</th><td>                               <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="55NewMaxPressure" title='NewMaxPressure' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="55NewMaxPressure">NewMaxPressure</dfn>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE" title='llvm::ScheduleDAGMILive::collectVRegUses' data-ref="_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE" id="_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE">collectVRegUses</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="56SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="56SU">SU</dfn>);</td></tr>
<tr><th id="511">511</th><td>};</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="514">514</th><td><i>///</i></td></tr>
<tr><th id="515">515</th><td><i>/// Helpers for implementing custom MachineSchedStrategy classes. These take</i></td></tr>
<tr><th id="516">516</th><td><i>/// care of the book-keeping associated with list scheduling heuristics.</i></td></tr>
<tr><th id="517">517</th><td><i>///</i></td></tr>
<tr><th id="518">518</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="519">519</th><td><i></i></td></tr>
<tr><th id="520">520</th><td><i>/// ReadyQueue encapsulates vector of "ready" SUnits with basic convenience</i></td></tr>
<tr><th id="521">521</th><td><i>/// methods for pushing and removing nodes. ReadyQueue's are uniquely identified</i></td></tr>
<tr><th id="522">522</th><td><i>/// by an ID. SUnit::NodeQueueId is a mask of the ReadyQueues the SUnit is in.</i></td></tr>
<tr><th id="523">523</th><td><i>///</i></td></tr>
<tr><th id="524">524</th><td><i>/// This is a convenience class that may be used by implementations of</i></td></tr>
<tr><th id="525">525</th><td><i>/// MachineSchedStrategy.</i></td></tr>
<tr><th id="526">526</th><td><b>class</b> <dfn class="type def" id="llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</dfn> {</td></tr>
<tr><th id="527">527</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</dfn>;</td></tr>
<tr><th id="528">528</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::ReadyQueue::Name" title='llvm::ReadyQueue::Name' data-ref="llvm::ReadyQueue::Name">Name</dfn>;</td></tr>
<tr><th id="529">529</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</dfn>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><b>public</b>:</td></tr>
<tr><th id="532">532</th><td>  <dfn class="decl def" id="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE" title='llvm::ReadyQueue::ReadyQueue' data-ref="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE">ReadyQueue</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="57id" title='id' data-type='unsigned int' data-ref="57id">id</dfn>, <em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col8 decl" id="58name" title='name' data-type='const llvm::Twine &amp;' data-ref="58name">name</dfn>): <a class="member" href="#llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</a>(<a class="local col7 ref" href="#57id" title='id' data-ref="57id">id</a>), <a class="member" href="#llvm::ReadyQueue::Name" title='llvm::ReadyQueue::Name' data-ref="llvm::ReadyQueue::Name">Name</a><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="local col8 ref" href="#58name" title='name' data-ref="58name">name</a>.<a class="ref" href="../ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>()) {}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</a>; }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="#llvm::ReadyQueue::Name" title='llvm::ReadyQueue::Name' data-ref="llvm::ReadyQueue::Name">Name</a>; }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// SU is in this queue if it's NodeQueueID is a superset of this ID.</i></td></tr>
<tr><th id="539">539</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE" title='llvm::ReadyQueue::isInQueue' data-ref="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE">isInQueue</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="59SU" title='SU' data-type='llvm::SUnit *' data-ref="59SU">SU</dfn>) <em>const</em> { <b>return</b> (<a class="local col9 ref" href="#59SU" title='SU' data-ref="59SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &amp; <a class="member" href="#llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</a>); }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10ReadyQueue5clearEv" title='llvm::ReadyQueue::clear' data-ref="_ZN4llvm10ReadyQueue5clearEv">clear</dfn>() { <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>(); }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); }</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <a class="typedef" href="#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</dfn>() { <b>return</b> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="typedef" href="#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10ReadyQueue3endEv" title='llvm::ReadyQueue::end' data-ref="_ZN4llvm10ReadyQueue3endEv">end</dfn>() { <b>return</b> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl def" id="_ZN4llvm10ReadyQueue8elementsEv" title='llvm::ReadyQueue::elements' data-ref="_ZN4llvm10ReadyQueue8elementsEv">elements</dfn>() { <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>; }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <a class="typedef" href="#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE" title='llvm::ReadyQueue::find' data-ref="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE">find</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="60SU" title='SU' data-type='llvm::SUnit *' data-ref="60SU">SU</dfn>) { <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a></span>, <a class="local col0 ref" href="#60SU" title='SU' data-ref="60SU">SU</a>); }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="61SU" title='SU' data-type='llvm::SUnit *' data-ref="61SU">SU</dfn>) {</td></tr>
<tr><th id="558">558</th><td>    <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>);</td></tr>
<tr><th id="559">559</th><td>    <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> |= <a class="member" href="#llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</a>;</td></tr>
<tr><th id="560">560</th><td>  }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <a class="typedef" href="#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</dfn>(<a class="typedef" href="#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="local col2 decl" id="62I" title='I' data-type='iterator' data-ref="62I">I</dfn>) {</td></tr>
<tr><th id="563">563</th><td>    (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>)-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &amp;= ~<a class="member" href="#llvm::ReadyQueue::ID" title='llvm::ReadyQueue::ID' data-ref="llvm::ReadyQueue::ID">ID</a>;</td></tr>
<tr><th id="564">564</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> = <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="565">565</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63idx" title='idx' data-type='unsigned int' data-ref="63idx">idx</dfn> = <a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator-" title='__gnu_cxx::operator-' data-ref="__gnu_cxx::operator-">-</a> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>();</td></tr>
<tr><th id="566">566</th><td>    <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="567">567</th><td>    <b>return</b> <a class="member" href="#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>() <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a> <a class="local col3 ref" href="#63idx" title='idx' data-ref="63idx">idx</a>;</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm10ReadyQueue4dumpEv" title='llvm::ReadyQueue::dump' data-ref="_ZNK4llvm10ReadyQueue4dumpEv" id="_ZNK4llvm10ReadyQueue4dumpEv">dump</a>() <em>const</em>;</td></tr>
<tr><th id="571">571</th><td>};</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i class="doc">/// Summarize the unscheduled region.</i></td></tr>
<tr><th id="574">574</th><td><b>struct</b> <dfn class="type def" id="llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</dfn> {</td></tr>
<tr><th id="575">575</th><td>  <i>// Critical path through the DAG in expected latency.</i></td></tr>
<tr><th id="576">576</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</dfn>;</td></tr>
<tr><th id="577">577</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</dfn>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i>// Scaled count of micro-ops left to schedule.</i></td></tr>
<tr><th id="580">580</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</dfn>;</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</dfn>;</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// Unscheduled resources</i></td></tr>
<tr><th id="585">585</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</dfn>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <dfn class="decl def" id="_ZN4llvm14SchedRemainderC1Ev" title='llvm::SchedRemainder::SchedRemainder' data-ref="_ZN4llvm14SchedRemainderC1Ev">SchedRemainder</dfn>() { <a class="member" href="#_ZN4llvm14SchedRemainder5resetEv" title='llvm::SchedRemainder::reset' data-ref="_ZN4llvm14SchedRemainder5resetEv">reset</a>(); }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14SchedRemainder5resetEv" title='llvm::SchedRemainder::reset' data-ref="_ZN4llvm14SchedRemainder5resetEv">reset</dfn>() {</td></tr>
<tr><th id="590">590</th><td>    <a class="member" href="#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> = <var>0</var>;</td></tr>
<tr><th id="591">591</th><td>    <a class="member" href="#llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</a> = <var>0</var>;</td></tr>
<tr><th id="592">592</th><td>    <a class="member" href="#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> = <var>0</var>;</td></tr>
<tr><th id="593">593</th><td>    <a class="member" href="#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> = <b>false</b>;</td></tr>
<tr><th id="594">594</th><td>    <a class="member" href="#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::SchedRemainder::init' data-ref="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" id="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">init</a>(<a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col4 decl" id="64DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="64DAG">DAG</dfn>, <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col5 decl" id="65SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="65SchedModel">SchedModel</dfn>);</td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i class="doc">/// Each Scheduling boundary is associated with ready queues. It tracks the</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">/// current cycle in the direction of movement, and maintains the state</i></td></tr>
<tr><th id="602">602</th><td><i class="doc">/// of "hazards" and other interlocks at the current cycle.</i></td></tr>
<tr><th id="603">603</th><td><b>class</b> <dfn class="type def" id="llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</dfn> {</td></tr>
<tr><th id="604">604</th><td><b>public</b>:</td></tr>
<tr><th id="605">605</th><td>  <i class="doc">/// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</i></td></tr>
<tr><th id="606">606</th><td>  <b>enum</b> {</td></tr>
<tr><th id="607">607</th><td>    <dfn class="enum" id="llvm::SchedBoundary::TopQID" title='llvm::SchedBoundary::TopQID' data-ref="llvm::SchedBoundary::TopQID">TopQID</dfn> = <var>1</var>,</td></tr>
<tr><th id="608">608</th><td>    <dfn class="enum" id="llvm::SchedBoundary::BotQID" title='llvm::SchedBoundary::BotQID' data-ref="llvm::SchedBoundary::BotQID">BotQID</dfn> = <var>2</var>,</td></tr>
<tr><th id="609">609</th><td>    <dfn class="enum" id="llvm::SchedBoundary::LogMaxQID" title='llvm::SchedBoundary::LogMaxQID' data-ref="llvm::SchedBoundary::LogMaxQID">LogMaxQID</dfn> = <var>2</var></td></tr>
<tr><th id="610">610</th><td>  };</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="decl" id="llvm::SchedBoundary::DAG" title='llvm::SchedBoundary::DAG' data-ref="llvm::SchedBoundary::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="613">613</th><td>  <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl" id="llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="614">614</th><td>  <a class="type" href="#llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</a> *<dfn class="decl" id="llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> <dfn class="decl" id="llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</dfn>;</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> <dfn class="decl" id="llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</dfn>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="decl" id="llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><b>private</b>:</td></tr>
<tr><th id="622">622</th><td>  <i class="doc">/// True if the pending Q should be checked/updated before scheduling another</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="624">624</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</dfn>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i class="doc">/// Number of cycles it takes to issue the instructions scheduled in this</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">  /// zone. It is defined as: scheduled-micro-ops / issue-width + stalls.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">  /// See getStalls().</i></td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</dfn>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <i class="doc">/// Micro-ops issued in the current cycle</i></td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</dfn>;</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i class="doc">/// MinReadyCycle - Cycle of the soonest available instruction.</i></td></tr>
<tr><th id="635">635</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</dfn>;</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <i>// The expected latency of the critical path in this scheduled zone.</i></td></tr>
<tr><th id="638">638</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</dfn>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i>// The latency of dependence chains leading into this zone.</i></td></tr>
<tr><th id="641">641</th><td><i>  // For each node scheduled bottom-up: DLat = max DLat, N.Depth.</i></td></tr>
<tr><th id="642">642</th><td><i>  // For each cycle scheduled: DLat -= 1.</i></td></tr>
<tr><th id="643">643</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</dfn>;</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <i class="doc">/// Count the scheduled (issued) micro-ops that can be retired by</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">  /// time=CurrCycle assuming the first scheduled instr is retired at time=0.</i></td></tr>
<tr><th id="647">647</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</dfn>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <i>// Count scheduled resources that have been executed. Resources are</i></td></tr>
<tr><th id="650">650</th><td><i>  // considered executed if they become ready in the time that it takes to</i></td></tr>
<tr><th id="651">651</th><td><i>  // saturate any resource including the one in question. Counts are scaled</i></td></tr>
<tr><th id="652">652</th><td><i>  // for direct comparison with other resources. Counts can be compared with</i></td></tr>
<tr><th id="653">653</th><td><i>  // MOps * getMicroOpFactor and Latency * getLatencyFactor.</i></td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</dfn>;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <i class="doc">/// Cache the max count for a single resource.</i></td></tr>
<tr><th id="657">657</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::MaxExecutedResCount" title='llvm::SchedBoundary::MaxExecutedResCount' data-ref="llvm::SchedBoundary::MaxExecutedResCount">MaxExecutedResCount</dfn>;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i>// Cache the critical resources ID in this scheduled zone.</i></td></tr>
<tr><th id="660">660</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</dfn>;</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i>// Is the scheduled region resource limited vs. latency limited.</i></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</dfn>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Record the highest cycle at which each resource has been reserved by a</i></td></tr>
<tr><th id="666">666</th><td><i>  // scheduled instruction.</i></td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</dfn>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// For each PIdx, stores first index into ReservedCycles that corresponds to</i></td></tr>
<tr><th id="670">670</th><td><i>  // it.</i></td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</dfn>;</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#<span data-ppcond="673">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="674">674</th><td>  <i>// Remember the greatest possible stall as an upper bound on the number of</i></td></tr>
<tr><th id="675">675</th><td><i>  // times we should retry the pending queue because of a hazard.</i></td></tr>
<tr><th id="676">676</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</dfn>;</td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="673">endif</span></u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><b>public</b>:</td></tr>
<tr><th id="680">680</th><td>  <i class="doc">/// Pending queues extend the ready queues with the same ID and the</i></td></tr>
<tr><th id="681">681</th><td><i class="doc">  /// PendingFlag set.</i></td></tr>
<tr><th id="682">682</th><td>  <dfn class="decl def" id="_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE" title='llvm::SchedBoundary::SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE">SchedBoundary</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="66ID" title='ID' data-type='unsigned int' data-ref="66ID">ID</dfn>, <em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col7 decl" id="67Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="67Name">Name</dfn>):</td></tr>
<tr><th id="683">683</th><td>    <a class="member" href="#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a><a class="ref" href="#_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE" title='llvm::ReadyQueue::ReadyQueue' data-ref="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE">(</a><a class="local col6 ref" href="#66ID" title='ID' data-ref="66ID">ID</a>, <a class="local col7 ref" href="#67Name" title='Name' data-ref="67Name">Name</a><a class="ref" href="../ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".A"</q>), <a class="member" href="#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a><a class="ref" href="#_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE" title='llvm::ReadyQueue::ReadyQueue' data-ref="_ZN4llvm10ReadyQueueC1EjRKNS_5TwineE">(</a><a class="local col6 ref" href="#66ID" title='ID' data-ref="66ID">ID</a> &lt;&lt; <a class="enum" href="#llvm::SchedBoundary::LogMaxQID" title='llvm::SchedBoundary::LogMaxQID' data-ref="llvm::SchedBoundary::LogMaxQID">LogMaxQID</a>, <a class="local col7 ref" href="#67Name" title='Name' data-ref="67Name">Name</a><a class="ref" href="../ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".P"</q>) {</td></tr>
<tr><th id="684">684</th><td>    <a class="member" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary5resetEv" title='llvm::SchedBoundary::reset' data-ref="_ZN4llvm13SchedBoundary5resetEv">reset</a>();</td></tr>
<tr><th id="685">685</th><td>  }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundaryD1Ev" title='llvm::SchedBoundary::~SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryD1Ev" id="_ZN4llvm13SchedBoundaryD1Ev">~SchedBoundary</a>();</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary5resetEv" title='llvm::SchedBoundary::reset' data-ref="_ZN4llvm13SchedBoundary5resetEv" id="_ZN4llvm13SchedBoundary5resetEv">reset</a>();</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" title='llvm::SchedBoundary::init' data-ref="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" id="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE">init</a>(<a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col8 decl" id="68dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="68dag">dag</dfn>, <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col9 decl" id="69smodel" title='smodel' data-type='const llvm::TargetSchedModel *' data-ref="69smodel">smodel</dfn>,</td></tr>
<tr><th id="692">692</th><td>            <a class="type" href="#llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</a> *<dfn class="local col0 decl" id="70rem" title='rem' data-type='llvm::SchedRemainder *' data-ref="70rem">rem</dfn>);</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</dfn>() <em>const</em> {</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> <a class="member" href="#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="#_ZNK4llvm10ReadyQueue5getIDEv" title='llvm::ReadyQueue::getID' data-ref="_ZNK4llvm10ReadyQueue5getIDEv">getID</a>() == <a class="enum" href="#llvm::SchedBoundary::TopQID" title='llvm::SchedBoundary::TopQID' data-ref="llvm::SchedBoundary::TopQID">TopQID</a>;</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <i class="doc">/// Number of cycles to issue the instructions scheduled in this zone.</i></td></tr>
<tr><th id="699">699</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>; }</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <i class="doc">/// Micro-ops issued in the current cycle</i></td></tr>
<tr><th id="702">702</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary11getCurrMOpsEv" title='llvm::SchedBoundary::getCurrMOps' data-ref="_ZNK4llvm13SchedBoundary11getCurrMOpsEv">getCurrMOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a>; }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// The latency of dependence chains leading into this zone.</i></td></tr>
<tr><th id="705">705</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary19getDependentLatencyEv" title='llvm::SchedBoundary::getDependentLatency' data-ref="_ZNK4llvm13SchedBoundary19getDependentLatencyEv">getDependentLatency</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a>; }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <i class="doc">/// Get the number of latency cycles "covered" by the scheduled</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">  /// instructions. This is the larger of the critical path within the zone</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// and the number of cycles required to issue the instructions.</i></td></tr>
<tr><th id="710">710</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv" title='llvm::SchedBoundary::getScheduledLatency' data-ref="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv">getScheduledLatency</dfn>() <em>const</em> {</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="#llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</a>, <a class="member" href="#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>);</td></tr>
<tr><th id="712">712</th><td>  }</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary21getUnscheduledLatencyEPNS_5SUnitE" title='llvm::SchedBoundary::getUnscheduledLatency' data-ref="_ZNK4llvm13SchedBoundary21getUnscheduledLatencyEPNS_5SUnitE">getUnscheduledLatency</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="71SU" title='SU' data-type='llvm::SUnit *' data-ref="71SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col1 ref" href="#71SU" title='SU' data-ref="71SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() : <a class="local col1 ref" href="#71SU" title='SU' data-ref="71SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="716">716</th><td>  }</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="72ResIdx" title='ResIdx' data-type='unsigned int' data-ref="72ResIdx">ResIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <a class="member" href="#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a><a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#72ResIdx" title='ResIdx' data-ref="72ResIdx">ResIdx</a>]</a>;</td></tr>
<tr><th id="720">720</th><td>  }</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i class="doc">/// Get the scaled count of scheduled micro-ops and resources, including</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  /// executed resources.</i></td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary16getCriticalCountEv" title='llvm::SchedBoundary::getCriticalCount' data-ref="_ZNK4llvm13SchedBoundary16getCriticalCountEv">getCriticalCount</dfn>() <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (!<a class="member" href="#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>)</td></tr>
<tr><th id="726">726</th><td>      <b>return</b> <a class="member" href="#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> * <a class="member" href="#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="member" href="#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>);</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <i class="doc">/// Get a scaled count for the minimum execution time of the scheduled</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  /// micro-ops that are ready to execute by getExecutedCount. Notice the</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">  /// feedback loop.</i></td></tr>
<tr><th id="733">733</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary16getExecutedCountEv" title='llvm::SchedBoundary::getExecutedCount' data-ref="_ZNK4llvm13SchedBoundary16getExecutedCountEv">getExecutedCount</dfn>() <em>const</em> {</td></tr>
<tr><th id="734">734</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> * <a class="member" href="#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>(),</td></tr>
<tr><th id="735">735</th><td>                    <a class="member" href="#llvm::SchedBoundary::MaxExecutedResCount" title='llvm::SchedBoundary::MaxExecutedResCount' data-ref="llvm::SchedBoundary::MaxExecutedResCount">MaxExecutedResCount</a>);</td></tr>
<tr><th id="736">736</th><td>  }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv" title='llvm::SchedBoundary::getZoneCritResIdx' data-ref="_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv">getZoneCritResIdx</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>; }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <i>// Is the scheduled region resource limited vs. latency limited.</i></td></tr>
<tr><th id="741">741</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SchedBoundary17isResourceLimitedEv" title='llvm::SchedBoundary::isResourceLimited' data-ref="_ZNK4llvm13SchedBoundary17isResourceLimitedEv">isResourceLimited</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</a>; }</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <i class="doc">/// Get the difference between the given SUnit's ready time and the current</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  /// cycle.</i></td></tr>
<tr><th id="745">745</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" id="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="73SU" title='SU' data-type='llvm::SUnit *' data-ref="73SU">SU</dfn>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj" title='llvm::SchedBoundary::getNextResourceCycleByInstance' data-ref="_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj" id="_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj">getNextResourceCycleByInstance</a>(<em>unsigned</em> <dfn class="local col4 decl" id="74InstanceIndex" title='InstanceIndex' data-type='unsigned int' data-ref="74InstanceIndex">InstanceIndex</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="75Cycles" title='Cycles' data-type='unsigned int' data-ref="75Cycles">Cycles</dfn>);</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" title='llvm::SchedBoundary::getNextResourceCycle' data-ref="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" id="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj">getNextResourceCycle</a>(<em>unsigned</em> <dfn class="local col6 decl" id="76PIdx" title='PIdx' data-type='unsigned int' data-ref="76PIdx">PIdx</dfn>,</td></tr>
<tr><th id="751">751</th><td>                                                     <em>unsigned</em> <dfn class="local col7 decl" id="77Cycles" title='Cycles' data-type='unsigned int' data-ref="77Cycles">Cycles</dfn>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::SchedBoundary::checkHazard' data-ref="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" id="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="78SU" title='SU' data-type='llvm::SUnit *' data-ref="78SU">SU</dfn>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE" title='llvm::SchedBoundary::findMaxLatency' data-ref="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE" id="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE">findMaxLatency</a>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col9 decl" id="79ReadySUs" title='ReadySUs' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="79ReadySUs">ReadySUs</dfn>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary21getOtherResourceCountERj" title='llvm::SchedBoundary::getOtherResourceCount' data-ref="_ZN4llvm13SchedBoundary21getOtherResourceCountERj" id="_ZN4llvm13SchedBoundary21getOtherResourceCountERj">getOtherResourceCount</a>(<em>unsigned</em> &amp;<dfn class="local col0 decl" id="80OtherCritIdx" title='OtherCritIdx' data-type='unsigned int &amp;' data-ref="80OtherCritIdx">OtherCritIdx</dfn>);</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::SchedBoundary::releaseNode' data-ref="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" id="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="81SU" title='SU' data-type='llvm::SUnit *' data-ref="81SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="82ReadyCycle">ReadyCycle</dfn>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj" id="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</a>(<em>unsigned</em> <dfn class="local col3 decl" id="83NextCycle" title='NextCycle' data-type='unsigned int' data-ref="83NextCycle">NextCycle</dfn>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary20incExecutedResourcesEjj" title='llvm::SchedBoundary::incExecutedResources' data-ref="_ZN4llvm13SchedBoundary20incExecutedResourcesEjj" id="_ZN4llvm13SchedBoundary20incExecutedResourcesEjj">incExecutedResources</a>(<em>unsigned</em> <dfn class="local col4 decl" id="84PIdx" title='PIdx' data-type='unsigned int' data-ref="84PIdx">PIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85Count" title='Count' data-type='unsigned int' data-ref="85Count">Count</dfn>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary13countResourceEjjj" title='llvm::SchedBoundary::countResource' data-ref="_ZN4llvm13SchedBoundary13countResourceEjjj" id="_ZN4llvm13SchedBoundary13countResourceEjjj">countResource</a>(<em>unsigned</em> <dfn class="local col6 decl" id="86PIdx" title='PIdx' data-type='unsigned int' data-ref="86PIdx">PIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87Cycles" title='Cycles' data-type='unsigned int' data-ref="87Cycles">Cycles</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="88ReadyCycle">ReadyCycle</dfn>);</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::SchedBoundary::bumpNode' data-ref="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" id="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="89SU" title='SU' data-type='llvm::SUnit *' data-ref="89SU">SU</dfn>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary14releasePendingEv" title='llvm::SchedBoundary::releasePending' data-ref="_ZN4llvm13SchedBoundary14releasePendingEv" id="_ZN4llvm13SchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" id="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="90SU" title='SU' data-type='llvm::SUnit *' data-ref="90SU">SU</dfn>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <i class="doc">/// Call this before applying any other heuristics to the Available queue.</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">  /// Updates the Available/Pending Q's if necessary and returns the single</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">  /// available instruction, or NULL if there are multiple candidates.</i></td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" id="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm13SchedBoundary18dumpScheduledStateEv" title='llvm::SchedBoundary::dumpScheduledState' data-ref="_ZNK4llvm13SchedBoundary18dumpScheduledStateEv" id="_ZNK4llvm13SchedBoundary18dumpScheduledStateEv">dumpScheduledState</a>() <em>const</em>;</td></tr>
<tr><th id="779">779</th><td>};</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><i class="doc">/// Base class for GenericScheduler. This class maintains information about</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">/// scheduling candidates based on TargetSchedModel making it easy to implement</i></td></tr>
<tr><th id="783">783</th><td><i class="doc">/// heuristics for either preRA or postRA scheduling.</i></td></tr>
<tr><th id="784">784</th><td><b>class</b> <dfn class="type def" id="llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</dfn> : <b>public</b> <a class="type" href="#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="785">785</th><td><b>public</b>:</td></tr>
<tr><th id="786">786</th><td>  <i class="doc">/// Represent the type of SchedCandidate found within a single queue.</i></td></tr>
<tr><th id="787">787</th><td><i class="doc">  /// pickNodeBidirectional depends on these listed by decreasing priority.</i></td></tr>
<tr><th id="788">788</th><td>  <b>enum</b> <dfn class="type def" id="llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</dfn> : uint8_t {</td></tr>
<tr><th id="789">789</th><td>    <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::Only1" title='llvm::GenericSchedulerBase::CandReason::Only1' data-ref="llvm::GenericSchedulerBase::CandReason::Only1">Only1</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::PhysReg" title='llvm::GenericSchedulerBase::CandReason::PhysReg' data-ref="llvm::GenericSchedulerBase::CandReason::PhysReg">PhysReg</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::Stall" title='llvm::GenericSchedulerBase::CandReason::Stall' data-ref="llvm::GenericSchedulerBase::CandReason::Stall">Stall</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::Cluster" title='llvm::GenericSchedulerBase::CandReason::Cluster' data-ref="llvm::GenericSchedulerBase::CandReason::Cluster">Cluster</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::Weak" title='llvm::GenericSchedulerBase::CandReason::Weak' data-ref="llvm::GenericSchedulerBase::CandReason::Weak">Weak</dfn>,</td></tr>
<tr><th id="790">790</th><td>    <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::RegMax" title='llvm::GenericSchedulerBase::CandReason::RegMax' data-ref="llvm::GenericSchedulerBase::CandReason::RegMax">RegMax</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::ResourceReduce" title='llvm::GenericSchedulerBase::CandReason::ResourceReduce' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceReduce">ResourceReduce</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::ResourceDemand" title='llvm::GenericSchedulerBase::CandReason::ResourceDemand' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceDemand">ResourceDemand</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::BotHeightReduce" title='llvm::GenericSchedulerBase::CandReason::BotHeightReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotHeightReduce">BotHeightReduce</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::BotPathReduce" title='llvm::GenericSchedulerBase::CandReason::BotPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotPathReduce">BotPathReduce</dfn>,</td></tr>
<tr><th id="791">791</th><td>    <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::TopDepthReduce" title='llvm::GenericSchedulerBase::CandReason::TopDepthReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopDepthReduce">TopDepthReduce</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::TopPathReduce" title='llvm::GenericSchedulerBase::CandReason::TopPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopPathReduce">TopPathReduce</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::NextDefUse" title='llvm::GenericSchedulerBase::CandReason::NextDefUse' data-ref="llvm::GenericSchedulerBase::CandReason::NextDefUse">NextDefUse</dfn>, <dfn class="enum" id="llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</dfn>};</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#<span data-ppcond="793">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="794">794</th><td>  <em>static</em> <em>const</em> <em>char</em> *<a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE" title='llvm::GenericSchedulerBase::getReasonStr' data-ref="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE" id="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE">getReasonStr</a>(<a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col1 decl" id="91Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="91Reason">Reason</dfn>);</td></tr>
<tr><th id="795">795</th><td><u>#<span data-ppcond="793">endif</span></u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i class="doc">/// Policy for scheduling the next instruction in the candidate's zone.</i></td></tr>
<tr><th id="798">798</th><td>  <b>struct</b> <dfn class="type def" id="llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</dfn> {</td></tr>
<tr><th id="799">799</th><td>    <em>bool</em> <dfn class="decl" id="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</dfn> = <b>false</b>;</td></tr>
<tr><th id="800">800</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="801">801</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">CandPolicy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase10CandPolicyeqERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyeqERKS1_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col2 decl" id="92RHS" title='RHS' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="92RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="806">806</th><td>      <b>return</b> <a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</a> == <a class="local col2 ref" href="#92RHS" title='RHS' data-ref="92RHS">RHS</a>.<a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</a> &amp;&amp;</td></tr>
<tr><th id="807">807</th><td>             <a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a> == <a class="local col2 ref" href="#92RHS" title='RHS' data-ref="92RHS">RHS</a>.<a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a> &amp;&amp;</td></tr>
<tr><th id="808">808</th><td>             <a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a> == <a class="local col2 ref" href="#92RHS" title='RHS' data-ref="92RHS">RHS</a>.<a class="member" href="#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a>;</td></tr>
<tr><th id="809">809</th><td>    }</td></tr>
<tr><th id="810">810</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col3 decl" id="93RHS" title='RHS' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="93RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="811">811</th><td>      <b>return</b> !(*<b>this</b> <a class="member" href="#_ZNK4llvm20GenericSchedulerBase10CandPolicyeqERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyeqERKS1_">==</a> <a class="local col3 ref" href="#93RHS" title='RHS' data-ref="93RHS">RHS</a>);</td></tr>
<tr><th id="812">812</th><td>    }</td></tr>
<tr><th id="813">813</th><td>  };</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i class="doc">/// Status of an instruction's critical resource consumption.</i></td></tr>
<tr><th id="816">816</th><td>  <b>struct</b> <dfn class="type def" id="llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</dfn> {</td></tr>
<tr><th id="817">817</th><td>    <i>// Count critical resources in the scheduled region required by SU.</i></td></tr>
<tr><th id="818">818</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</dfn> = <var>0</var>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    <i>// Count critical resources from another region consumed by SU.</i></td></tr>
<tr><th id="821">821</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</dfn> = <var>0</var>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev" title='llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev">SchedResourceDelta</dfn>() = <b>default</b>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a> &amp;<dfn class="local col4 decl" id="94RHS" title='RHS' data-type='const llvm::GenericSchedulerBase::SchedResourceDelta &amp;' data-ref="94RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="826">826</th><td>      <b>return</b> <a class="member" href="#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a> == <a class="local col4 ref" href="#94RHS" title='RHS' data-ref="94RHS">RHS</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a></td></tr>
<tr><th id="827">827</th><td>        &amp;&amp; <a class="member" href="#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a> == <a class="local col4 ref" href="#94RHS" title='RHS' data-ref="94RHS">RHS</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a>;</td></tr>
<tr><th id="828">828</th><td>    }</td></tr>
<tr><th id="829">829</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaneERKS1_" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaneERKS1_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a> &amp;<dfn class="local col5 decl" id="95RHS" title='RHS' data-type='const llvm::GenericSchedulerBase::SchedResourceDelta &amp;' data-ref="95RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="830">830</th><td>      <b>return</b> !<a class="member" href="#_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_"><b>operator</b>==</a>(<a class="local col5 ref" href="#95RHS" title='RHS' data-ref="95RHS">RHS</a>);</td></tr>
<tr><th id="831">831</th><td>    }</td></tr>
<tr><th id="832">832</th><td>  };</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <i class="doc">/// Store the state used by GenericScheduler heuristics, required for the</i></td></tr>
<tr><th id="835">835</th><td><i class="doc">  /// lifetime of one invocation of pickNode().</i></td></tr>
<tr><th id="836">836</th><td>  <b>struct</b> <dfn class="type def" id="llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</dfn> {</td></tr>
<tr><th id="837">837</th><td>    <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</dfn>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <i>// The best SUnit candidate.</i></td></tr>
<tr><th id="840">840</th><td>    <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</dfn>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <i>// The reason for this candidate.</i></td></tr>
<tr><th id="843">843</th><td>    <a class="type" href="#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</dfn>;</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>    <i>// Whether this candidate should be scheduled at top/bottom.</i></td></tr>
<tr><th id="846">846</th><td>    <em>bool</em> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</dfn>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>    <i>// Register pressure values for the best candidate.</i></td></tr>
<tr><th id="849">849</th><td>    <a class="type" href="RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</dfn>;</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <i>// Critical resource consumption of the best candidate.</i></td></tr>
<tr><th id="852">852</th><td>    <a class="type" href="#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a> <dfn class="decl" id="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</dfn>;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>    <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev">SchedCandidate</dfn>() { <a class="member" href="#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>)); }</td></tr>
<tr><th id="855">855</th><td>    <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE">SchedCandidate</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col6 decl" id="96Policy" title='Policy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="96Policy">Policy</dfn>) { <a class="member" href="#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="local col6 ref" href="#96Policy" title='Policy' data-ref="96Policy">Policy</a>); }</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</dfn>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col7 decl" id="97NewPolicy" title='NewPolicy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="97NewPolicy">NewPolicy</dfn>) {</td></tr>
<tr><th id="858">858</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a> <a class="ref" href="#798" title='llvm::GenericSchedulerBase::CandPolicy::operator=' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyaSERKS1_">=</a> <a class="local col7 ref" href="#97NewPolicy" title='NewPolicy' data-ref="97NewPolicy">NewPolicy</a>;</td></tr>
<tr><th id="859">859</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="860">860</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>;</td></tr>
<tr><th id="861">861</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> = <b>false</b>;</td></tr>
<tr><th id="862">862</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSEOS0_">=</a> <a class="type" href="RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a><a class="ref" href="RegisterPressure.h.html#_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev">(</a>);</td></tr>
<tr><th id="863">863</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a> <a class="ref" href="#816" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator=' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaaSEOS1_">=</a> <a class="type" href="#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a><a class="ref" href="#_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev" title='llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev">(</a>);</td></tr>
<tr><th id="864">864</th><td>    }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>; }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>    <i>// Copy the status of another candidate without changing policy.</i></td></tr>
<tr><th id="869">869</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</dfn>(<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="98Best" title='Best' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="98Best">Best</dfn>) {</td></tr>
<tr><th id="870">870</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Best.Reason != NoCand &amp;&amp; &quot;uninitialized Sched candidate&quot;) ? void (0) : __assert_fail (&quot;Best.Reason != NoCand &amp;&amp; \&quot;uninitialized Sched candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineScheduler.h&quot;, 870, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"uninitialized Sched candidate"</q>);</td></tr>
<tr><th id="871">871</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="872">872</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>;</td></tr>
<tr><th id="873">873</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> = <a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>;</td></tr>
<tr><th id="874">874</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a> <a class="ref" href="RegisterPressure.h.html#237" title='llvm::RegPressureDelta::operator=' data-ref="_ZN4llvm16RegPressureDeltaaSERKS0_">=</a> <a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>;</td></tr>
<tr><th id="875">875</th><td>      <a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a> <a class="ref" href="#816" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator=' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaaSERKS1_">=</a> <a class="local col8 ref" href="#98Best" title='Best' data-ref="98Best">Best</a>.<a class="member" href="#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>;</td></tr>
<tr><th id="876">876</th><td>    }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>    <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" id="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<em>const</em> <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col9 decl" id="99DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="99DAG">DAG</dfn>,</td></tr>
<tr><th id="879">879</th><td>                           <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col0 decl" id="100SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="100SchedModel">SchedModel</dfn>);</td></tr>
<tr><th id="880">880</th><td>  };</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><b>protected</b>:</td></tr>
<tr><th id="883">883</th><td>  <em>const</em> <a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="decl" id="llvm::GenericSchedulerBase::Context" title='llvm::GenericSchedulerBase::Context' data-ref="llvm::GenericSchedulerBase::Context">Context</dfn>;</td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="decl" id="llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="885">885</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <a class="type" href="#llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</a> <dfn class="decl" id="llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</dfn>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <dfn class="decl def" id="_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE" title='llvm::GenericSchedulerBase::GenericSchedulerBase' data-ref="_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE">GenericSchedulerBase</dfn>(<em>const</em> <a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col1 decl" id="101C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="101C">C</dfn>) : <a class="member" href="#llvm::GenericSchedulerBase::Context" title='llvm::GenericSchedulerBase::Context' data-ref="llvm::GenericSchedulerBase::Context">Context</a>(<a class="local col1 ref" href="#101C" title='C' data-ref="101C">C</a>) {}</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" id="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col2 decl" id="102Policy" title='Policy' data-type='llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="102Policy">Policy</dfn>, <em>bool</em> <dfn class="local col3 decl" id="103IsPostRA" title='IsPostRA' data-type='bool' data-ref="103IsPostRA">IsPostRA</dfn>, <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col4 decl" id="104CurrZone" title='CurrZone' data-type='llvm::SchedBoundary &amp;' data-ref="104CurrZone">CurrZone</dfn>,</td></tr>
<tr><th id="892">892</th><td>                 <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col5 decl" id="105OtherZone" title='OtherZone' data-type='llvm::SchedBoundary *' data-ref="105OtherZone">OtherZone</dfn>);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#<span data-ppcond="894">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="895">895</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" id="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="106Cand" title='Cand' data-type='const llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="106Cand">Cand</dfn>);</td></tr>
<tr><th id="896">896</th><td><u>#<span data-ppcond="894">endif</span></u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><b>private</b>:</td></tr>
<tr><th id="899">899</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj" title='llvm::GenericSchedulerBase::shouldReduceLatency' data-ref="_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj" id="_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj">shouldReduceLatency</a>(<em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col7 decl" id="107Policy" title='Policy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="107Policy">Policy</dfn>, <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col8 decl" id="108CurrZone" title='CurrZone' data-type='llvm::SchedBoundary &amp;' data-ref="108CurrZone">CurrZone</dfn>,</td></tr>
<tr><th id="900">900</th><td>                           <em>bool</em> <dfn class="local col9 decl" id="109ComputeRemLatency" title='ComputeRemLatency' data-type='bool' data-ref="109ComputeRemLatency">ComputeRemLatency</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="110RemLatency" title='RemLatency' data-type='unsigned int &amp;' data-ref="110RemLatency">RemLatency</dfn>) <em>const</em>;</td></tr>
<tr><th id="901">901</th><td>};</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><i>// Utility functions used by heuristics in tryCandidate().</i></td></tr>
<tr><th id="904">904</th><td><em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" id="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<em>int</em> <dfn class="local col1 decl" id="111TryVal" title='TryVal' data-type='int' data-ref="111TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col2 decl" id="112CandVal" title='CandVal' data-type='int' data-ref="112CandVal">CandVal</dfn>,</td></tr>
<tr><th id="905">905</th><td>             <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="113TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="113TryCand">TryCand</dfn>,</td></tr>
<tr><th id="906">906</th><td>             <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col4 decl" id="114Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="114Cand">Cand</dfn>,</td></tr>
<tr><th id="907">907</th><td>             <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col5 decl" id="115Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="115Reason">Reason</dfn>);</td></tr>
<tr><th id="908">908</th><td><em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" id="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<em>int</em> <dfn class="local col6 decl" id="116TryVal" title='TryVal' data-type='int' data-ref="116TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col7 decl" id="117CandVal" title='CandVal' data-type='int' data-ref="117CandVal">CandVal</dfn>,</td></tr>
<tr><th id="909">909</th><td>                <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="118TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="118TryCand">TryCand</dfn>,</td></tr>
<tr><th id="910">910</th><td>                <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col9 decl" id="119Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="119Cand">Cand</dfn>,</td></tr>
<tr><th id="911">911</th><td>                <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col0 decl" id="120Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="120Reason">Reason</dfn>);</td></tr>
<tr><th id="912">912</th><td><em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" id="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="121TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="121TryCand">TryCand</dfn>,</td></tr>
<tr><th id="913">913</th><td>                <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col2 decl" id="122Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="122Cand">Cand</dfn>,</td></tr>
<tr><th id="914">914</th><td>                <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col3 decl" id="123Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="123Zone">Zone</dfn>);</td></tr>
<tr><th id="915">915</th><td><em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" id="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col4 decl" id="124TryP" title='TryP' data-type='const llvm::PressureChange &amp;' data-ref="124TryP">TryP</dfn>,</td></tr>
<tr><th id="916">916</th><td>                 <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col5 decl" id="125CandP" title='CandP' data-type='const llvm::PressureChange &amp;' data-ref="125CandP">CandP</dfn>,</td></tr>
<tr><th id="917">917</th><td>                 <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="126TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="126TryCand">TryCand</dfn>,</td></tr>
<tr><th id="918">918</th><td>                 <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col7 decl" id="127Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="127Cand">Cand</dfn>,</td></tr>
<tr><th id="919">919</th><td>                 <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col8 decl" id="128Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="128Reason">Reason</dfn>,</td></tr>
<tr><th id="920">920</th><td>                 <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="129TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="129TRI">TRI</dfn>,</td></tr>
<tr><th id="921">921</th><td>                 <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="130MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="130MF">MF</dfn>);</td></tr>
<tr><th id="922">922</th><td><em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" id="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="131SU" title='SU' data-type='const llvm::SUnit *' data-ref="131SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="132isTop" title='isTop' data-type='bool' data-ref="132isTop">isTop</dfn>);</td></tr>
<tr><th id="923">923</th><td><em>int</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" id="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</a>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="133SU" title='SU' data-type='const llvm::SUnit *' data-ref="133SU">SU</dfn>, <em>bool</em> <dfn class="local col4 decl" id="134isTop" title='isTop' data-type='bool' data-ref="134isTop">isTop</dfn>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i class="doc">/// GenericScheduler shrinks the unscheduled zone using heuristics to balance</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">/// the schedule.</i></td></tr>
<tr><th id="927">927</th><td><b>class</b> <dfn class="type def" id="llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</dfn> : <b>public</b> <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a> {</td></tr>
<tr><th id="928">928</th><td><b>public</b>:</td></tr>
<tr><th id="929">929</th><td>  <dfn class="decl def" id="_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE" title='llvm::GenericScheduler::GenericScheduler' data-ref="_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE">GenericScheduler</dfn>(<em>const</em> <a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="135C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="135C">C</dfn>):</td></tr>
<tr><th id="930">930</th><td>    <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a><a class="ref" href="#_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE" title='llvm::GenericSchedulerBase::GenericSchedulerBase' data-ref="_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE">(</a><a class="local col5 ref" href="#135C" title='C' data-ref="135C">C</a>), <a class="member" href="#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a><a class="ref" href="#_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE" title='llvm::SchedBoundary::SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE">(</a><a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<a class="enum" href="#llvm::SchedBoundary::TopQID" title='llvm::SchedBoundary::TopQID' data-ref="llvm::SchedBoundary::TopQID">TopQID</a>, <a class="ref fake" href="../ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"TopQ"</q>),</td></tr>
<tr><th id="931">931</th><td>    <a class="member" href="#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a><a class="ref" href="#_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE" title='llvm::SchedBoundary::SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE">(</a><a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<a class="enum" href="#llvm::SchedBoundary::BotQID" title='llvm::SchedBoundary::BotQID' data-ref="llvm::SchedBoundary::BotQID">BotQID</a>, <a class="ref fake" href="../ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"BotQ"</q>) {}</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::GenericScheduler::initPolicy' data-ref="_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" id="_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="136Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="136Begin">Begin</dfn>,</td></tr>
<tr><th id="934">934</th><td>                  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137End" title='End' data-type='MachineBasicBlock::iterator' data-ref="137End">End</dfn>,</td></tr>
<tr><th id="935">935</th><td>                  <em>unsigned</em> <dfn class="local col8 decl" id="138NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="138NumRegionInstrs">NumRegionInstrs</dfn>) override;</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm16GenericScheduler10dumpPolicyEv" title='llvm::GenericScheduler::dumpPolicy' data-ref="_ZNK4llvm16GenericScheduler10dumpPolicyEv" id="_ZNK4llvm16GenericScheduler10dumpPolicyEv">dumpPolicy</a>() <em>const</em> override;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm16GenericScheduler19shouldTrackPressureEv" title='llvm::GenericScheduler::shouldTrackPressure' data-ref="_ZNK4llvm16GenericScheduler19shouldTrackPressureEv">shouldTrackPressure</dfn>() <em>const</em> override {</td></tr>
<tr><th id="940">940</th><td>    <b>return</b> <a class="member" href="#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a>;</td></tr>
<tr><th id="941">941</th><td>  }</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm16GenericScheduler20shouldTrackLaneMasksEv" title='llvm::GenericScheduler::shouldTrackLaneMasks' data-ref="_ZNK4llvm16GenericScheduler20shouldTrackLaneMasksEv">shouldTrackLaneMasks</dfn>() <em>const</em> override {</td></tr>
<tr><th id="944">944</th><td>    <b>return</b> <a class="member" href="#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="#llvm::MachineSchedPolicy::ShouldTrackLaneMasks" title='llvm::MachineSchedPolicy::ShouldTrackLaneMasks' data-ref="llvm::MachineSchedPolicy::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>;</td></tr>
<tr><th id="945">945</th><td>  }</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::GenericScheduler::initialize' data-ref="_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE" id="_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col9 decl" id="139dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="139dag">dag</dfn>) override;</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler8pickNodeERb" title='llvm::GenericScheduler::pickNode' data-ref="_ZN4llvm16GenericScheduler8pickNodeERb" id="_ZN4llvm16GenericScheduler8pickNodeERb">pickNode</a>(<em>bool</em> &amp;<dfn class="local col0 decl" id="140IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="140IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler9schedNodeEPNS_5SUnitEb" title='llvm::GenericScheduler::schedNode' data-ref="_ZN4llvm16GenericScheduler9schedNodeEPNS_5SUnitEb" id="_ZN4llvm16GenericScheduler9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="141SU" title='SU' data-type='llvm::SUnit *' data-ref="141SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="142IsTopNode" title='IsTopNode' data-type='bool' data-ref="142IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler14releaseTopNodeEPNS_5SUnitE" title='llvm::GenericScheduler::releaseTopNode' data-ref="_ZN4llvm16GenericScheduler14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="143SU" title='SU' data-type='llvm::SUnit *' data-ref="143SU">SU</dfn>) override {</td></tr>
<tr><th id="954">954</th><td>    <b>if</b> (<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="955">955</th><td>      <b>return</b>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>    <a class="member" href="#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::SchedBoundary::releaseNode' data-ref="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>);</td></tr>
<tr><th id="958">958</th><td>    <a class="member" href="#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler17releaseBottomNodeEPNS_5SUnitE" title='llvm::GenericScheduler::releaseBottomNode' data-ref="_ZN4llvm16GenericScheduler17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="144SU" title='SU' data-type='llvm::SUnit *' data-ref="144SU">SU</dfn>) override {</td></tr>
<tr><th id="962">962</th><td>    <b>if</b> (<a class="local col4 ref" href="#144SU" title='SU' data-ref="144SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="963">963</th><td>      <b>return</b>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>    <a class="member" href="#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::SchedBoundary::releaseNode' data-ref="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="local col4 ref" href="#144SU" title='SU' data-ref="144SU">SU</a>, <a class="local col4 ref" href="#144SU" title='SU' data-ref="144SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>);</td></tr>
<tr><th id="966">966</th><td>    <a class="member" href="#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="967">967</th><td>  }</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler13registerRootsEv" title='llvm::GenericScheduler::registerRoots' data-ref="_ZN4llvm16GenericScheduler13registerRootsEv" id="_ZN4llvm16GenericScheduler13registerRootsEv">registerRoots</a>() override;</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><b>protected</b>:</td></tr>
<tr><th id="972">972</th><td>  <a class="type" href="#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="decl" id="llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> <dfn class="decl" id="llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</dfn>;</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <i>// State of the top and bottom scheduled instruction boundaries.</i></td></tr>
<tr><th id="977">977</th><td>  <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> <dfn class="decl" id="llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</dfn>;</td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> <dfn class="decl" id="llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</dfn>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <i class="doc">/// Candidate last picked from Top boundary.</i></td></tr>
<tr><th id="981">981</th><td>  <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="decl" id="llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</dfn>;</td></tr>
<tr><th id="982">982</th><td>  <i class="doc">/// Candidate last picked from Bot boundary.</i></td></tr>
<tr><th id="983">983</th><td>  <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="decl" id="llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</dfn>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv" title='llvm::GenericScheduler::checkAcyclicLatency' data-ref="_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv" id="_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv">checkAcyclicLatency</a>();</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_" title='llvm::GenericScheduler::initCandidate' data-ref="_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_" id="_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_">initCandidate</a>(<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col5 decl" id="145Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="145Cand">Cand</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="146SU" title='SU' data-type='llvm::SUnit *' data-ref="146SU">SU</dfn>, <em>bool</em> <dfn class="local col7 decl" id="147AtTop" title='AtTop' data-type='bool' data-ref="147AtTop">AtTop</dfn>,</td></tr>
<tr><th id="988">988</th><td>                     <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col8 decl" id="148RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="148RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="989">989</th><td>                     <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col9 decl" id="149TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="149TempTracker">TempTracker</dfn>);</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <b>virtual</b> <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" id="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col0 decl" id="150Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="150Cand">Cand</dfn>, <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="151TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="151TryCand">TryCand</dfn>,</td></tr>
<tr><th id="992">992</th><td>                            <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col2 decl" id="152Zone" title='Zone' data-type='llvm::SchedBoundary *' data-ref="152Zone">Zone</dfn>) <em>const</em>;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb" title='llvm::GenericScheduler::pickNodeBidirectional' data-ref="_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb" id="_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb">pickNodeBidirectional</a>(<em>bool</em> &amp;<dfn class="local col3 decl" id="153IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="153IsTopNode">IsTopNode</dfn>);</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" id="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col4 decl" id="154Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="154Zone">Zone</dfn>,</td></tr>
<tr><th id="997">997</th><td>                         <em>const</em> <a class="type" href="#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col5 decl" id="155ZonePolicy" title='ZonePolicy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="155ZonePolicy">ZonePolicy</dfn>,</td></tr>
<tr><th id="998">998</th><td>                         <em>const</em> <a class="type" href="RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col6 decl" id="156RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="156RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="999">999</th><td>                         <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col7 decl" id="157Candidate" title='Candidate' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="157Candidate">Candidate</dfn>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb" title='llvm::GenericScheduler::reschedulePhysReg' data-ref="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb" id="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb">reschedulePhysReg</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="158SU" title='SU' data-type='llvm::SUnit *' data-ref="158SU">SU</dfn>, <em>bool</em> <dfn class="local col9 decl" id="159isTop" title='isTop' data-type='bool' data-ref="159isTop">isTop</dfn>);</td></tr>
<tr><th id="1002">1002</th><td>};</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i class="doc">/// PostGenericScheduler - Interface to the scheduling algorithm used by</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc">/// ScheduleDAGMI.</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">///</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">/// Callbacks from ScheduleDAGMI:</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">///   initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ...</i></td></tr>
<tr><th id="1009">1009</th><td><b>class</b> <dfn class="type def" id="llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</dfn> : <b>public</b> <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a> {</td></tr>
<tr><th id="1010">1010</th><td><b>protected</b>:</td></tr>
<tr><th id="1011">1011</th><td>  <a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="decl" id="llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</dfn>;</td></tr>
<tr><th id="1012">1012</th><td>  <a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> <dfn class="decl" id="llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</dfn>;</td></tr>
<tr><th id="1013">1013</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <dfn class="decl" id="llvm::PostGenericScheduler::BotRoots" title='llvm::PostGenericScheduler::BotRoots' data-ref="llvm::PostGenericScheduler::BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><b>public</b>:</td></tr>
<tr><th id="1016">1016</th><td>  <dfn class="decl def" id="_ZN4llvm20PostGenericSchedulerC1EPKNS_19MachineSchedContextE" title='llvm::PostGenericScheduler::PostGenericScheduler' data-ref="_ZN4llvm20PostGenericSchedulerC1EPKNS_19MachineSchedContextE">PostGenericScheduler</dfn>(<em>const</em> <a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col0 decl" id="160C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="160C">C</dfn>):</td></tr>
<tr><th id="1017">1017</th><td>    <a class="type" href="#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a><a class="ref" href="#_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE" title='llvm::GenericSchedulerBase::GenericSchedulerBase' data-ref="_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE">(</a><a class="local col0 ref" href="#160C" title='C' data-ref="160C">C</a>), <a class="member" href="#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a><a class="ref" href="#_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE" title='llvm::SchedBoundary::SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryC1EjRKNS_5TwineE">(</a><a class="type" href="#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<a class="enum" href="#llvm::SchedBoundary::TopQID" title='llvm::SchedBoundary::TopQID' data-ref="llvm::SchedBoundary::TopQID">TopQID</a>, <a class="ref fake" href="../ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"TopQ"</q>) {}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <dfn class="virtual decl" id="_ZN4llvm20PostGenericSchedulerD1Ev" title='llvm::PostGenericScheduler::~PostGenericScheduler' data-ref="_ZN4llvm20PostGenericSchedulerD1Ev">~PostGenericScheduler</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::PostGenericScheduler::initPolicy' data-ref="_ZN4llvm20PostGenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="161Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="161Begin">Begin</dfn>,</td></tr>
<tr><th id="1022">1022</th><td>                  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="162End" title='End' data-type='MachineBasicBlock::iterator' data-ref="162End">End</dfn>,</td></tr>
<tr><th id="1023">1023</th><td>                  <em>unsigned</em> <dfn class="local col3 decl" id="163NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="163NumRegionInstrs">NumRegionInstrs</dfn>) override {</td></tr>
<tr><th id="1024">1024</th><td>    <i>/* no configurable policy */</i></td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <i class="doc">/// PostRA scheduling does not track pressure.</i></td></tr>
<tr><th id="1028">1028</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20PostGenericScheduler19shouldTrackPressureEv" title='llvm::PostGenericScheduler::shouldTrackPressure' data-ref="_ZNK4llvm20PostGenericScheduler19shouldTrackPressureEv">shouldTrackPressure</dfn>() <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::PostGenericScheduler::initialize' data-ref="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE" id="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col4 decl" id="164Dag" title='Dag' data-type='llvm::ScheduleDAGMI *' data-ref="164Dag">Dag</dfn>) override;</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler13registerRootsEv" title='llvm::PostGenericScheduler::registerRoots' data-ref="_ZN4llvm20PostGenericScheduler13registerRootsEv" id="_ZN4llvm20PostGenericScheduler13registerRootsEv">registerRoots</a>() override;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler8pickNodeERb" title='llvm::PostGenericScheduler::pickNode' data-ref="_ZN4llvm20PostGenericScheduler8pickNodeERb" id="_ZN4llvm20PostGenericScheduler8pickNodeERb">pickNode</a>(<em>bool</em> &amp;<dfn class="local col5 decl" id="165IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="165IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler12scheduleTreeEj" title='llvm::PostGenericScheduler::scheduleTree' data-ref="_ZN4llvm20PostGenericScheduler12scheduleTreeEj">scheduleTree</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="166SubtreeID" title='SubtreeID' data-type='unsigned int' data-ref="166SubtreeID">SubtreeID</dfn>) override {</td></tr>
<tr><th id="1037">1037</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;PostRA scheduler does not support subtree analysis.&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineScheduler.h&quot;, 1037)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"PostRA scheduler does not support subtree analysis."</q>);</td></tr>
<tr><th id="1038">1038</th><td>  }</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler9schedNodeEPNS_5SUnitEb" title='llvm::PostGenericScheduler::schedNode' data-ref="_ZN4llvm20PostGenericScheduler9schedNodeEPNS_5SUnitEb" id="_ZN4llvm20PostGenericScheduler9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="167SU" title='SU' data-type='llvm::SUnit *' data-ref="167SU">SU</dfn>, <em>bool</em> <dfn class="local col8 decl" id="168IsTopNode" title='IsTopNode' data-type='bool' data-ref="168IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler14releaseTopNodeEPNS_5SUnitE" title='llvm::PostGenericScheduler::releaseTopNode' data-ref="_ZN4llvm20PostGenericScheduler14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="169SU" title='SU' data-type='llvm::SUnit *' data-ref="169SU">SU</dfn>) override {</td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (<a class="local col9 ref" href="#169SU" title='SU' data-ref="169SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="1044">1044</th><td>      <b>return</b>;</td></tr>
<tr><th id="1045">1045</th><td>    <a class="member" href="#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::SchedBoundary::releaseNode' data-ref="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</a>(<a class="local col9 ref" href="#169SU" title='SU' data-ref="169SU">SU</a>, <a class="local col9 ref" href="#169SU" title='SU' data-ref="169SU">SU</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>);</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <i>// Only called for roots.</i></td></tr>
<tr><th id="1049">1049</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler17releaseBottomNodeEPNS_5SUnitE" title='llvm::PostGenericScheduler::releaseBottomNode' data-ref="_ZN4llvm20PostGenericScheduler17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="170SU" title='SU' data-type='llvm::SUnit *' data-ref="170SU">SU</dfn>) override {</td></tr>
<tr><th id="1050">1050</th><td>    <a class="member" href="#llvm::PostGenericScheduler::BotRoots" title='llvm::PostGenericScheduler::BotRoots' data-ref="llvm::PostGenericScheduler::BotRoots">BotRoots</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#170SU" title='SU' data-ref="170SU">SU</a>);</td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><b>protected</b>:</td></tr>
<tr><th id="1054">1054</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PostGenericScheduler::tryCandidate' data-ref="_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" id="_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">tryCandidate</a>(<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="171Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="171Cand">Cand</dfn>, <a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col2 decl" id="172TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="172TryCand">TryCand</dfn>);</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE" title='llvm::PostGenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE" id="_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE">pickNodeFromQueue</a>(<a class="type" href="#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="173Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="173Cand">Cand</dfn>);</td></tr>
<tr><th id="1057">1057</th><td>};</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><i class="doc">/// Create the standard converging machine scheduler. This will be used as the</i></td></tr>
<tr><th id="1060">1060</th><td><i class="doc">/// default scheduler if the target does not set a default.</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc">/// Adds default DAG mutations.</i></td></tr>
<tr><th id="1062">1062</th><td><a class="type" href="#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" id="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</a>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col4 decl" id="174C" title='C' data-type='llvm::MachineSchedContext *' data-ref="174C">C</dfn>);</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><i class="doc">/// Create a generic scheduler with no vreg liveness or DAG mutation passes.</i></td></tr>
<tr><th id="1065">1065</th><td><a class="type" href="#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE" title='llvm::createGenericSchedPostRA' data-ref="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE" id="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE">createGenericSchedPostRA</a>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="175C" title='C' data-type='llvm::MachineSchedContext *' data-ref="175C">C</dfn>);</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1068">1068</th><td><a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" id="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</a>(<em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="176TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="176TII">TII</dfn>,</td></tr>
<tr><th id="1069">1069</th><td>                             <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="177TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="177TRI">TRI</dfn>);</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1072">1072</th><td><a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" id="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</a>(<em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="178TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="178TII">TII</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                              <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="179TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="179TRI">TRI</dfn>);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1076">1076</th><td><a class="decl" href="../../../lib/CodeGen/MachineScheduler.cpp.html#_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createCopyConstrainDAGMutation' data-ref="_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" id="_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createCopyConstrainDAGMutation</a>(<em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="180TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="180TII">TII</dfn>,</td></tr>
<tr><th id="1077">1077</th><td>                               <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="181TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="181TRI">TRI</dfn>);</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><u>#<span data-ppcond="74">endif</span> // LLVM_CODEGEN_MACHINESCHEDULER_H</u></td></tr>
<tr><th id="1082">1082</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/MachineScheduler.cpp.html'>llvm/llvm/lib/CodeGen/MachineScheduler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
