#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12a7043e0 .scope module, "testALU" "testALU" 2 61;
 .timescale 0 0;
v0x12a71a440_0 .var/s "a", 3 0;
v0x12a71a4f0_0 .var/s "b", 3 0;
v0x12a71a580_0 .var "op", 3 0;
v0x12a71a650_0 .net/s "result", 3 0, L_0x12b0201a0;  1 drivers
v0x12a71a700_0 .net "zero", 0 0, L_0x12b033ab0;  1 drivers
S_0x12a704550 .scope module, "alu" "ALU" 2 67, 2 3 0, S_0x12a7043e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x12b033ab0 .functor NOR 1, L_0x12b033b60, L_0x12b022e60, L_0x12b02e550, L_0x12b029000;
v0x12a7199f0_0 .net *"_ivl_58", 0 0, L_0x12b033b60;  1 drivers
v0x12a719ab0_0 .net *"_ivl_60", 0 0, L_0x12b022e60;  1 drivers
v0x12a719b50_0 .net *"_ivl_62", 0 0, L_0x12b02e550;  1 drivers
v0x12a719be0_0 .net *"_ivl_64", 0 0, L_0x12b029000;  1 drivers
v0x12a719c80_0 .net "a", 3 0, v0x12a71a440_0;  1 drivers
v0x12a719d70_0 .net "b", 3 0, v0x12a71a4f0_0;  1 drivers
v0x12a719e20_0 .net "c1", 0 0, L_0x12a71ad30;  1 drivers
v0x12a719ef0_0 .net "c2", 0 0, L_0x12b029970;  1 drivers
v0x12a719fc0_0 .net "c3", 0 0, L_0x12b01eda0;  1 drivers
v0x12a71a0d0_0 .net "c4", 0 0, L_0x12b028cf0;  1 drivers
v0x12a71a160_0 .net "op", 3 0, v0x12a71a580_0;  1 drivers
v0x12a71a1f0_0 .net "result", 3 0, L_0x12b0201a0;  alias, 1 drivers
v0x12a71a280_0 .net "set", 0 0, L_0x12b028560;  1 drivers
v0x12a71a350_0 .net "zero", 0 0, L_0x12b033ab0;  alias, 1 drivers
L_0x12b0340e0 .part v0x12a71a440_0, 0, 1;
L_0x12b0333a0 .part v0x12a71a4f0_0, 0, 1;
L_0x12b02eb80 .part v0x12a71a580_0, 3, 1;
L_0x12b02de40 .part v0x12a71a580_0, 2, 1;
L_0x12b023280 .part v0x12a71a580_0, 0, 2;
L_0x12b029630 .part v0x12a71a580_0, 2, 1;
L_0x12b02a140 .part v0x12a71a440_0, 1, 1;
L_0x12b029d80 .part v0x12a71a4f0_0, 1, 1;
L_0x12b024b50 .part v0x12a71a580_0, 3, 1;
L_0x12b024bf0 .part v0x12a71a580_0, 2, 1;
L_0x12b0247b0 .part v0x12a71a580_0, 0, 2;
L_0x12b01f0e0 .part v0x12a71a440_0, 2, 1;
L_0x12b033780 .part v0x12a71a4f0_0, 2, 1;
L_0x12b033050 .part v0x12a71a580_0, 3, 1;
L_0x12b02e1a0 .part v0x12a71a580_0, 2, 1;
L_0x12b02da70 .part v0x12a71a580_0, 0, 2;
L_0x12b0254b0 .part v0x12a71a440_0, 3, 1;
L_0x12b025840 .part v0x12a71a4f0_0, 3, 1;
L_0x12b01fd60 .part v0x12a71a580_0, 3, 1;
L_0x12b01fe00 .part v0x12a71a580_0, 2, 1;
L_0x12b020100 .part v0x12a71a580_0, 0, 2;
L_0x12b0201a0 .concat8 [ 1 1 1 1], v0x12a715aa0_0, v0x12a716ef0_0, v0x12a718380_0, v0x12a719810_0;
L_0x12b033b60 .part L_0x12b0201a0, 0, 1;
L_0x12b022e60 .part L_0x12b0201a0, 1, 1;
L_0x12b02e550 .part L_0x12b0201a0, 2, 1;
L_0x12b029000 .part L_0x12b0201a0, 3, 1;
S_0x12a704790 .scope module, "alu0" "ALU1" 2 9, 2 17 0, S_0x12a704550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x12a71a7d0 .functor NOT 1, L_0x12b0340e0, C4<0>, C4<0>, C4<0>;
L_0x12a71a9e0 .functor NOT 1, L_0x12b0333a0, C4<0>, C4<0>, C4<0>;
L_0x12a71abb0 .functor AND 1, L_0x12a71a880, L_0x12a71aa50, C4<1>, C4<1>;
L_0x12a71aca0 .functor OR 1, L_0x12a71a880, L_0x12a71aa50, C4<0>, C4<0>;
v0x12a704af0_0 .net *"_ivl_15", 1 0, L_0x12a71af10;  1 drivers
L_0x120040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a714bb0_0 .net *"_ivl_18", 0 0, L_0x120040010;  1 drivers
v0x12a714c50_0 .net *"_ivl_19", 1 0, L_0x12a71b060;  1 drivers
L_0x120040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a714d00_0 .net *"_ivl_22", 0 0, L_0x120040058;  1 drivers
v0x12a714db0_0 .net *"_ivl_23", 1 0, L_0x12a71b1a0;  1 drivers
v0x12a714ea0_0 .net *"_ivl_25", 1 0, L_0x12b023ce0;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a714f50_0 .net *"_ivl_28", 0 0, L_0x1200400a0;  1 drivers
v0x12a715000_0 .net *"_ivl_29", 1 0, L_0x12b023980;  1 drivers
v0x12a7150b0_0 .net "a", 0 0, L_0x12b0340e0;  1 drivers
v0x12a7151c0_0 .net "a1", 0 0, L_0x12a71a880;  1 drivers
v0x12a715250_0 .net "a_and_b", 0 0, L_0x12a71abb0;  1 drivers
v0x12a7152f0_0 .net "a_inv", 0 0, L_0x12a71a7d0;  1 drivers
v0x12a715390_0 .net "a_or_b", 0 0, L_0x12a71aca0;  1 drivers
v0x12a715430_0 .net "ainvert", 0 0, L_0x12b02eb80;  1 drivers
v0x12a7154d0_0 .net "b", 0 0, L_0x12b0333a0;  1 drivers
v0x12a715570_0 .net "b1", 0 0, L_0x12a71aa50;  1 drivers
v0x12a715610_0 .net "b_inv", 0 0, L_0x12a71a9e0;  1 drivers
v0x12a7157a0_0 .net "binvert", 0 0, L_0x12b02de40;  1 drivers
v0x12a715830_0 .net "carryin", 0 0, L_0x12b029630;  1 drivers
v0x12a7158c0_0 .net "carryout", 0 0, L_0x12a71ad30;  alias, 1 drivers
v0x12a715950_0 .net "less", 0 0, L_0x12b028560;  alias, 1 drivers
v0x12a7159f0_0 .net "op", 1 0, L_0x12b023280;  1 drivers
v0x12a715aa0_0 .var "result", 0 0;
v0x12a715b40_0 .net "sum", 0 0, L_0x12a71ae10;  1 drivers
E_0x12a704a80/0 .event edge, v0x12a7159f0_0, v0x12a715950_0, v0x12a715b40_0, v0x12a715390_0;
E_0x12a704a80/1 .event edge, v0x12a715250_0;
E_0x12a704a80 .event/or E_0x12a704a80/0, E_0x12a704a80/1;
L_0x12a71a880 .functor MUXZ 1, L_0x12b0340e0, L_0x12a71a7d0, L_0x12b02eb80, C4<>;
L_0x12a71aa50 .functor MUXZ 1, L_0x12b0333a0, L_0x12a71a9e0, L_0x12b02de40, C4<>;
L_0x12a71ad30 .part L_0x12b023980, 1, 1;
L_0x12a71ae10 .part L_0x12b023980, 0, 1;
L_0x12a71af10 .concat [ 1 1 0 0], L_0x12b0340e0, L_0x120040010;
L_0x12a71b060 .concat [ 1 1 0 0], L_0x12a71aa50, L_0x120040058;
L_0x12a71b1a0 .arith/sum 2, L_0x12a71af10, L_0x12a71b060;
L_0x12b023ce0 .concat [ 1 1 0 0], L_0x12b029630, L_0x1200400a0;
L_0x12b023980 .arith/sum 2, L_0x12a71b1a0, L_0x12b023ce0;
S_0x12a715cc0 .scope module, "alu1" "ALU1" 2 10, 2 17 0, S_0x12a704550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x12b0296d0 .functor NOT 1, L_0x12b02a140, C4<0>, C4<0>, C4<0>;
L_0x12b028990 .functor NOT 1, L_0x12b029d80, C4<0>, C4<0>, C4<0>;
L_0x12b02ef60 .functor AND 1, L_0x12b0288f0, L_0x12b02eec0, C4<1>, C4<1>;
L_0x12b023320 .functor OR 1, L_0x12b0288f0, L_0x12b02eec0, C4<0>, C4<0>;
v0x12a715f70_0 .net *"_ivl_15", 1 0, L_0x12b0235e0;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a716010_0 .net *"_ivl_18", 0 0, L_0x1200400e8;  1 drivers
v0x12a7160c0_0 .net *"_ivl_19", 1 0, L_0x12b023680;  1 drivers
L_0x120040130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a716180_0 .net *"_ivl_22", 0 0, L_0x120040130;  1 drivers
v0x12a716230_0 .net *"_ivl_23", 1 0, L_0x12b02f670;  1 drivers
v0x12a716320_0 .net *"_ivl_25", 1 0, L_0x12b02f250;  1 drivers
L_0x120040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a7163d0_0 .net *"_ivl_28", 0 0, L_0x120040178;  1 drivers
v0x12a716480_0 .net *"_ivl_29", 1 0, L_0x12b02a0a0;  1 drivers
v0x12a716530_0 .net "a", 0 0, L_0x12b02a140;  1 drivers
v0x12a716640_0 .net "a1", 0 0, L_0x12b0288f0;  1 drivers
v0x12a7166d0_0 .net "a_and_b", 0 0, L_0x12b02ef60;  1 drivers
v0x12a716770_0 .net "a_inv", 0 0, L_0x12b0296d0;  1 drivers
v0x12a716810_0 .net "a_or_b", 0 0, L_0x12b023320;  1 drivers
v0x12a7168b0_0 .net "ainvert", 0 0, L_0x12b024b50;  1 drivers
v0x12a716950_0 .net "b", 0 0, L_0x12b029d80;  1 drivers
v0x12a7169f0_0 .net "b1", 0 0, L_0x12b02eec0;  1 drivers
v0x12a716a90_0 .net "b_inv", 0 0, L_0x12b028990;  1 drivers
v0x12a716c20_0 .net "binvert", 0 0, L_0x12b024bf0;  1 drivers
v0x12a716cb0_0 .net "carryin", 0 0, L_0x12a71ad30;  alias, 1 drivers
v0x12a716d40_0 .net "carryout", 0 0, L_0x12b029970;  alias, 1 drivers
L_0x1200401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a716dd0_0 .net "less", 0 0, L_0x1200401c0;  1 drivers
v0x12a716e60_0 .net "op", 1 0, L_0x12b0247b0;  1 drivers
v0x12a716ef0_0 .var "result", 0 0;
v0x12a716f80_0 .net "sum", 0 0, L_0x12b024420;  1 drivers
E_0x12a715f10/0 .event edge, v0x12a716e60_0, v0x12a716dd0_0, v0x12a716f80_0, v0x12a716810_0;
E_0x12a715f10/1 .event edge, v0x12a7166d0_0;
E_0x12a715f10 .event/or E_0x12a715f10/0, E_0x12a715f10/1;
L_0x12b0288f0 .functor MUXZ 1, L_0x12b02a140, L_0x12b0296d0, L_0x12b024b50, C4<>;
L_0x12b02eec0 .functor MUXZ 1, L_0x12b029d80, L_0x12b028990, L_0x12b024bf0, C4<>;
L_0x12b029970 .part L_0x12b02a0a0, 1, 1;
L_0x12b024420 .part L_0x12b02a0a0, 0, 1;
L_0x12b0235e0 .concat [ 1 1 0 0], L_0x12b02a140, L_0x1200400e8;
L_0x12b023680 .concat [ 1 1 0 0], L_0x12b02eec0, L_0x120040130;
L_0x12b02f670 .arith/sum 2, L_0x12b0235e0, L_0x12b023680;
L_0x12b02f250 .concat [ 1 1 0 0], L_0x12a71ad30, L_0x120040178;
L_0x12b02a0a0 .arith/sum 2, L_0x12b02f670, L_0x12b02f250;
S_0x12a7170c0 .scope module, "alu2" "ALU1" 2 11, 2 17 0, S_0x12a704550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x12b0244c0 .functor NOT 1, L_0x12b01f0e0, C4<0>, C4<0>, C4<0>;
L_0x12b029a10 .functor NOT 1, L_0x12b033780, C4<0>, C4<0>, C4<0>;
L_0x12b02dee0 .functor AND 1, L_0x12b024850, L_0x12b01ed00, C4<1>, C4<1>;
L_0x12b02ec20 .functor OR 1, L_0x12b024850, L_0x12b01ed00, C4<0>, C4<0>;
v0x12a7173e0_0 .net *"_ivl_15", 1 0, L_0x12b02fa70;  1 drivers
L_0x120040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a7174a0_0 .net *"_ivl_18", 0 0, L_0x120040208;  1 drivers
v0x12a717550_0 .net *"_ivl_19", 1 0, L_0x12b02a480;  1 drivers
L_0x120040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a717610_0 .net *"_ivl_22", 0 0, L_0x120040250;  1 drivers
v0x12a7176c0_0 .net *"_ivl_23", 1 0, L_0x12b024f30;  1 drivers
v0x12a7177b0_0 .net *"_ivl_25", 1 0, L_0x12b024fd0;  1 drivers
L_0x120040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a717860_0 .net *"_ivl_28", 0 0, L_0x120040298;  1 drivers
v0x12a717910_0 .net *"_ivl_29", 1 0, L_0x12b01f8f0;  1 drivers
v0x12a7179c0_0 .net "a", 0 0, L_0x12b01f0e0;  1 drivers
v0x12a717ad0_0 .net "a1", 0 0, L_0x12b024850;  1 drivers
v0x12a717b60_0 .net "a_and_b", 0 0, L_0x12b02dee0;  1 drivers
v0x12a717c00_0 .net "a_inv", 0 0, L_0x12b0244c0;  1 drivers
v0x12a717ca0_0 .net "a_or_b", 0 0, L_0x12b02ec20;  1 drivers
v0x12a717d40_0 .net "ainvert", 0 0, L_0x12b033050;  1 drivers
v0x12a717de0_0 .net "b", 0 0, L_0x12b033780;  1 drivers
v0x12a717e80_0 .net "b1", 0 0, L_0x12b01ed00;  1 drivers
v0x12a717f20_0 .net "b_inv", 0 0, L_0x12b029a10;  1 drivers
v0x12a7180b0_0 .net "binvert", 0 0, L_0x12b02e1a0;  1 drivers
v0x12a718140_0 .net "carryin", 0 0, L_0x12b029970;  alias, 1 drivers
v0x12a7181d0_0 .net "carryout", 0 0, L_0x12b01eda0;  alias, 1 drivers
L_0x1200402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a718260_0 .net "less", 0 0, L_0x1200402e0;  1 drivers
v0x12a7182f0_0 .net "op", 1 0, L_0x12b02da70;  1 drivers
v0x12a718380_0 .var "result", 0 0;
v0x12a718410_0 .net "sum", 0 0, L_0x12b02f9d0;  1 drivers
E_0x12a717380/0 .event edge, v0x12a7182f0_0, v0x12a718260_0, v0x12a718410_0, v0x12a717ca0_0;
E_0x12a717380/1 .event edge, v0x12a717b60_0;
E_0x12a717380 .event/or E_0x12a717380/0, E_0x12a717380/1;
L_0x12b024850 .functor MUXZ 1, L_0x12b01f0e0, L_0x12b0244c0, L_0x12b033050, C4<>;
L_0x12b01ed00 .functor MUXZ 1, L_0x12b033780, L_0x12b029a10, L_0x12b02e1a0, C4<>;
L_0x12b01eda0 .part L_0x12b01f8f0, 1, 1;
L_0x12b02f9d0 .part L_0x12b01f8f0, 0, 1;
L_0x12b02fa70 .concat [ 1 1 0 0], L_0x12b01f0e0, L_0x120040208;
L_0x12b02a480 .concat [ 1 1 0 0], L_0x12b01ed00, L_0x120040250;
L_0x12b024f30 .arith/sum 2, L_0x12b02fa70, L_0x12b02a480;
L_0x12b024fd0 .concat [ 1 1 0 0], L_0x12b029970, L_0x120040298;
L_0x12b01f8f0 .arith/sum 2, L_0x12b024f30, L_0x12b024fd0;
S_0x12a718550 .scope module, "alu3" "ALUmsb" 2 12, 2 39 0, S_0x12a704550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
    .port_info 9 /OUTPUT 1 "sum";
L_0x12b033440 .functor NOT 1, L_0x12b0254b0, C4<0>, C4<0>, C4<0>;
L_0x12b034180 .functor NOT 1, L_0x12b025840, C4<0>, C4<0>, C4<0>;
L_0x12b023a20 .functor AND 1, L_0x12b02db10, L_0x12b028c50, C4<1>, C4<1>;
L_0x12b022bd0 .functor OR 1, L_0x12b02db10, L_0x12b028c50, C4<0>, C4<0>;
v0x12a718870_0 .net *"_ivl_15", 1 0, L_0x12b02fec0;  1 drivers
L_0x120040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a718930_0 .net *"_ivl_18", 0 0, L_0x120040328;  1 drivers
v0x12a7189e0_0 .net *"_ivl_19", 1 0, L_0x12b02ff60;  1 drivers
L_0x120040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a718aa0_0 .net *"_ivl_22", 0 0, L_0x120040370;  1 drivers
v0x12a718b50_0 .net *"_ivl_23", 1 0, L_0x12b0302e0;  1 drivers
v0x12a718c40_0 .net *"_ivl_25", 1 0, L_0x12b02a9f0;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a718cf0_0 .net *"_ivl_28", 0 0, L_0x1200403b8;  1 drivers
v0x12a718da0_0 .net *"_ivl_29", 1 0, L_0x12b02ad90;  1 drivers
v0x12a718e50_0 .net "a", 0 0, L_0x12b0254b0;  1 drivers
v0x12a718f60_0 .net "a1", 0 0, L_0x12b02db10;  1 drivers
v0x12a718ff0_0 .net "a_and_b", 0 0, L_0x12b023a20;  1 drivers
v0x12a719090_0 .net "a_inv", 0 0, L_0x12b033440;  1 drivers
v0x12a719130_0 .net "a_or_b", 0 0, L_0x12b022bd0;  1 drivers
v0x12a7191d0_0 .net "ainvert", 0 0, L_0x12b01fd60;  1 drivers
v0x12a719270_0 .net "b", 0 0, L_0x12b025840;  1 drivers
v0x12a719310_0 .net "b1", 0 0, L_0x12b028c50;  1 drivers
v0x12a7193b0_0 .net "b_inv", 0 0, L_0x12b034180;  1 drivers
v0x12a719540_0 .net "binvert", 0 0, L_0x12b01fe00;  1 drivers
v0x12a7195d0_0 .net "carryin", 0 0, L_0x12b01eda0;  alias, 1 drivers
v0x12a719660_0 .net "carryout", 0 0, L_0x12b028cf0;  alias, 1 drivers
L_0x120040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12a7196f0_0 .net "less", 0 0, L_0x120040400;  1 drivers
v0x12a719780_0 .net "op", 1 0, L_0x12b020100;  1 drivers
v0x12a719810_0 .var "result", 0 0;
v0x12a7198a0_0 .net "sum", 0 0, L_0x12b028560;  alias, 1 drivers
E_0x12a718800/0 .event edge, v0x12a719780_0, v0x12a7196f0_0, v0x12a715950_0, v0x12a719130_0;
E_0x12a718800/1 .event edge, v0x12a718ff0_0;
E_0x12a718800 .event/or E_0x12a718800/0, E_0x12a718800/1;
L_0x12b02db10 .functor MUXZ 1, L_0x12b0254b0, L_0x12b033440, L_0x12b01fd60, C4<>;
L_0x12b028c50 .functor MUXZ 1, L_0x12b025840, L_0x12b034180, L_0x12b01fe00, C4<>;
L_0x12b028cf0 .part L_0x12b02ad90, 1, 1;
L_0x12b028560 .part L_0x12b02ad90, 0, 1;
L_0x12b02fec0 .concat [ 1 1 0 0], L_0x12b0254b0, L_0x120040328;
L_0x12b02ff60 .concat [ 1 1 0 0], L_0x12b028c50, L_0x120040370;
L_0x12b0302e0 .arith/sum 2, L_0x12b02fec0, L_0x12b02ff60;
L_0x12b02a9f0 .concat [ 1 1 0 0], L_0x12b01eda0, L_0x1200403b8;
L_0x12b02ad90 .arith/sum 2, L_0x12b0302e0, L_0x12b02a9f0;
    .scope S_0x12a704790;
T_0 ;
    %wait E_0x12a704a80;
    %load/vec4 v0x12a7159f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x12a715250_0;
    %store/vec4 v0x12a715aa0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x12a715390_0;
    %store/vec4 v0x12a715aa0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x12a715b40_0;
    %store/vec4 v0x12a715aa0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x12a715950_0;
    %store/vec4 v0x12a715aa0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12a715cc0;
T_1 ;
    %wait E_0x12a715f10;
    %load/vec4 v0x12a716e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x12a7166d0_0;
    %store/vec4 v0x12a716ef0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x12a716810_0;
    %store/vec4 v0x12a716ef0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x12a716f80_0;
    %store/vec4 v0x12a716ef0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x12a716dd0_0;
    %store/vec4 v0x12a716ef0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12a7170c0;
T_2 ;
    %wait E_0x12a717380;
    %load/vec4 v0x12a7182f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x12a717b60_0;
    %store/vec4 v0x12a718380_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x12a717ca0_0;
    %store/vec4 v0x12a718380_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x12a718410_0;
    %store/vec4 v0x12a718380_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x12a718260_0;
    %store/vec4 v0x12a718380_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12a718550;
T_3 ;
    %wait E_0x12a718800;
    %load/vec4 v0x12a719780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x12a718ff0_0;
    %store/vec4 v0x12a719810_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x12a719130_0;
    %store/vec4 v0x12a719810_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x12a7198a0_0;
    %store/vec4 v0x12a719810_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x12a7196f0_0;
    %store/vec4 v0x12a719810_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12a7043e0;
T_4 ;
    %vpi_call 2 69 "$display", "op   a        b        result   zero" {0 0 0};
    %vpi_call 2 70 "$monitor", "%b %b(%d) %b(%d) %b(%d) %b", v0x12a71a580_0, v0x12a71a440_0, v0x12a71a440_0, v0x12a71a4f0_0, v0x12a71a4f0_0, v0x12a71a650_0, v0x12a71a650_0, v0x12a71a700_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12a71a580_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12a71a440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12a71a4f0_0, 0, 4;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU4-mixed.vl";
