#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Jun 01 10:08:41 2015
# Process ID: 7104
# Log file: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/PmodOLEDCtrl.vds
# Journal file: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PmodOLEDCtrl.tcl -notrace
Command: synth_design -top PmodOLEDCtrl -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 250.473 ; gain = 62.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:32]
INFO: [Synth 8-3491] module 'OledInit' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:82]
INFO: [Synth 8-638] synthesizing module 'OledInit' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'OledEx' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:23' bound to instance 'Example' of component 'OledEx' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:83]
INFO: [Synth 8-638] synthesizing module 'OledEx' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:34]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:156]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:167]
INFO: [Synth 8-3491] module 'charLib' declared at 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/.Xil/Vivado-7104-WK86/realtime/charLib_stub.v:7' bound to instance 'CHAR_LIB_COMP' of component 'charLib' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:175]
INFO: [Synth 8-638] synthesizing module 'charLib' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/.Xil/Vivado-7104-WK86/realtime/charLib_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'charLib' (4#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/.Xil/Vivado-7104-WK86/realtime/charLib_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (5#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (6#1) [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 290.547 ; gain = 102.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 290.547 ; gain = 102.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/constrs_1/imports/XDC/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 603.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "SPI_FIN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[3,14][7:0]' [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:194]
INFO: [Synth 8-5546] ROM "FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                              000
                    send |                             0001 |                              001
                   hold1 |                             0010 |                              010
                   hold2 |                             0011 |                              011
                   hold3 |                             0100 |                              100
                   hold4 |                             0101 |                              101
                    done |                             0110 |                              110
                  iSTATE |                             0111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                               00
                    hold |                              001 |                               01
                    done |                              010 |                               10
                  iSTATE |                              011 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Delay'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 68    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  30 Input     12 Bit        Muxes := 1     
	  30 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  28 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 10    
	  30 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module OledEx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  30 Input     12 Bit        Muxes := 1     
	  30 Input     11 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 16    
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 603.215 ; gain = 415.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|OledInit     | rom        | 32x1          | LUT            | 
|OledInit     | rom__1     | 32x5          | LUT            | 
|OledInit     | rom__2     | 32x1          | LUT            | 
|OledEx       | rom__3     | 32x1          | LUT            | 
|OledEx       | rom__4     | 32x1          | LUT            | 
|PmodOLEDCtrl | rom        | 32x1          | LUT            | 
|PmodOLEDCtrl | rom__5     | 32x5          | LUT            | 
|PmodOLEDCtrl | rom__6     | 32x1          | LUT            | 
|PmodOLEDCtrl | rom__7     | 32x1          | LUT            | 
|PmodOLEDCtrl | rom__8     | 32x1          | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/current_screen_reg[3,0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/current_screen_reg[0,0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_delay_ms_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/temp_delay_ms_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_addr_reg[10] )
WARNING: [Synth 8-3332] Sequential element (\Init/temp_dc_reg ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[10] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[9] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[8] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[7] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[5] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[4] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[3] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[2] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_delay_ms_reg[0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/after_update_state_reg[4] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/after_update_state_reg[2] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/after_char_state_reg[3] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/after_char_state_reg[1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,0][2] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,1][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,1][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,2][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,3][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,3][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,3][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,5][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,8][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,15][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_char_reg[7] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/temp_addr_reg[10] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,15][3] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,15][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,15][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,15][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,14][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,14][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,14][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,14][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,13][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,13][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,13][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,13][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,12][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,12][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,12][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,12][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,11][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,11][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,11][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,11][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,10][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,10][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,10][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,10][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,9][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,9][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,9][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,8][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,7][2] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,8][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,8][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,8][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,7][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,7][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,7][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,7][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,6][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,6][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,6][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,6][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,5][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,5][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,4][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,4][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,4][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,4][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,3][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,3][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,2][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,2][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,2][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,2][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,1][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,1][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,0][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,0][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,0][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,0][0] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,15][2] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,15][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,15][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,14][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,14][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,14][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,14][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,13][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,13][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,13][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,13][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[3,12][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[1,12][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[2,12][1] ) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (\Example/current_screen_reg[0,12][1] ) is unused and will be removed from module PmodOLEDCtrl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 603.215 ; gain = 415.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 603.215 ; gain = 415.496
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
