*$
* TPS62175
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS62175
* Date: 05JUL2018
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS62175EVM-098
* EVM Users Guide: SLVU743–September 2012(Buck), SLVA542A–February 2013–Revised October 2013(IBB)
* Datasheet: SLVSB35C –OCTOBER 2012–REVISED JULY 2015
* Topologies Supported: Buck, Inverting Buck Boost
*
* Model Version: Final 1.20
*
*****************************************************************************
*
* Updates:
*
* Final 1.20
* Made changes in PowerGood Logic implementation
*
* Final 1.10
* Made changes to support Inverting Configuration
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. Sleep Mode
*      b. PGOOD
*      c. Current Limit
*      d. Pre-Biased Startup
*      e. UVLO
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT TPS62175_TRANS AGND EN PAD FB NC PG PGND SLEEP SW VIN VOS  
R_high_imp  PG PGND 100e6 
Efb fb1 0 VALUE {(V(FB)-V(PGND))}
Esw sw1 0 VALUE {(V(sw)-V(PGND))}
Evos vos1 0 VALUE {(V(vos)-V(PGND))}
Evin vin1 0 VALUE {(V(vin)-V(PGND))}
X_U2_U19         U2_N73924 U2_N73876 D_D1
R_U2_U10_R2         U2_U10_PG_COMP U2_U10_N230663  12.984k  
X_U2_U10_S1    U2_U10_N240267 0 PG PGND PG_SGND_U2_U10_S1 
E_U2_U10_ABM5         U2_U10_N228072 0 VALUE { IF(V(U2_U10_PG_DEL) > 0.5,1,0)    }
X_U2_U10_U10         U2_U10_N234520 U2_U10_PG_DEL BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=11u
X_U2_U10_U15         U2_U10_N231193 U2_U10_N233554 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U10_U5         FB1 U2_U10_N14135 U2_U10_PG_COMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U10_U6         U2_U10_N240161 U2_U10_N240267 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_U10_C7         0 U2_U10_N231193  1n  
C_U2_U10_C5         0 U2_PG_LOGIC  1n  
E_U2_U10_ABM6         U2_U10_N2234031 0 VALUE { (V(U2_INT_VREF)*-0.05*  
+ +V(U2_U10_PG_DEL))   }
R_U2_U10_R4         U2_U10_N2234651 U2_U10_N222445  1  
R_U2_U10_R7         U2_U10_PG_COMP U2_U10_N231193  12.984k  
R_U2_U10_R5         U2_U10_N228072 U2_PG_LOGIC  1  
X_U2_U10_U14         U2_U10_N233188 U2_U10_N233554 U2_U10_N234172
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U10_U12         U2_U10_PG_COMP U2_U10_N231193 D_D1
C_U2_U10_C6         0 U2_U10_N221839  1n  
X_U2_U10_U13         U2_U10_N230663 U2_U10_N233188 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_U10_ABM4         U2_U10_N2234651 0 VALUE { MAX(V(U2_INT_VREF)*0.95,0.76)  
+   }
E_U2_U10_ABM7         U2_U10_N222172 0 VALUE { (V(U2_U10_N221839)+  
+ +V(U2_U10_N222445))   }
X_U2_U10_U17         U2_U10_N234172 U2_U10_N234286 U2_U10_N234520 N234403
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U10_R3         U2_U10_N222172 U2_U10_N14135  1  
X_U2_U10_U16         U2_U10_N233188 U2_U10_N233554 U2_U10_N234286
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_U10_C4         0 U2_U10_N222445  1n  
C_U2_U10_C3         0 U2_U10_N14135  1n  
X_U2_U10_U11         U2_U10_N230663 U2_U10_PG_COMP D_D1
X_U2_U10_U8         U2_U10_PG_DEL U2_EN_LOGIC U2_UVLO_OUT U2_U10_N240161
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U10_R6         U2_U10_N2234031 U2_U10_N221839  1  
C_U2_U10_C2         0 U2_U10_N230663  1n  
E_U2_U11_ABM2         U2_U11_N222011 0 VALUE { {(LIMIT(V(U2_SS_TR), 0, 1.25)  
+ )*0.64}   }
X_U2_U11_S1    U2_U11_N226363 0 U2_SS_TR 0 SoftStart_U2_U11_S1 
R_U2_U11_R11         U2_U11_N231653 U2_INT_VREF  1  
E_U2_U11_ABM4         U2_U11_N231653 0 VALUE { (1+ (V(U2_DEF_LOGIC) *50m) +   
+ (V(U2_P100)*5m))*  
+ V(U2_U11_N222353)  }
V_U2_U11_V1         U2_U11_N221204 0 4.8
C_U2_U11_C6         0 U2_INT_VREF  1n  
G_U2_U11_ABMII1         U2_U11_N221204 U2_SS_TR VALUE { V(U2_U11_N220353)*2.5u 
+    }
C_U2_U11_C7         0 U2_SS_TR  5p  
C_U2_U11_C5         0 U2_U11_N222353  1n  
X_U2_U11_U9         U2_SDWN_N U2_U11_N226363 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U11_U8         U2_SS_TR U2_U11_N221204 D_D1
R_U2_U11_R9         U2_U11_N220353 U2_U11_N220347  1  
E_U2_U11_ABM1         U2_U11_N220347 0 VALUE { IF(V(U2_SDWN_N) < 0.5,0,1)    }
C_U2_U11_C4         0 U2_U11_N220353  1n  
R_U2_U11_R10         U2_U11_N222011 U2_U11_N222353  1  
X_U2_U1_S2    U2_HS_ON 0 U2_U1_N147247 U2_U1_N147163 ErrorAmp_U2_U1_S2 
X_U2_U1_U5         U2_SDWN_N U2_U1_N147377 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U24         U2_PAUSE U2_U1_ILIM1 U2_U1_ILIM1 U2_P100 U2_U1_FBREF_SHORT
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R12         U2_U1_N147133 U2_U1_N148771  1  
X_U2_U1_U7         U2_U1_N148765 U2_U1_N148771 U2_U1_SOFTSTART U2_U1_N148405
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R20         0 U2_U1_N265822  50  
R_U2_U1_R8         U2_SWBY4 U2_U1_N147079  66k   
X_U2_U1_U2         U2_U1_INNER_REF U2_U1_INNER_FB U2_U1_N264687 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U1_U20         U2_U1_N316760 U2_SLEEP_MODE U2_BPASS_PULSE U2_U1_N330532
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U17         U2_U1_PWM_SLEEP U2_U1_N325915 U2_PWMIN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U6         U2_U1_INNER_REF U2_U1_INNER_REF_CLAMP D_D1
X_U2_U1_U10         FB1 U2_U1_N194447 U2_U1_N194443 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_R15         U2_U1_N148765 U2_U1_N195543  1   
R_U2_U1_R7         0 U2_U1_N147163  6.67k  
X_U2_U1_U3         FB1 U2_U1_N147219 U2_U1_N147271 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_C1			VOS1 U2_U1_N1470791 1.005k
C_U2_U1_C1         U2_U1_N1470791 U2_U1_INNER_FB  25p  
E_U2_U1_ABM3         U2_U1_N147133 0 VALUE { IF(V(U2_U1_VCLAMP) > 125n, 125n,  
+ IF (V(U2_U1_VCLAMP) <-125n,  
+ -125n,V(U2_U1_VCLAMP)))  }
V_U2_U1_V1         U2_U1_N147365 0 15m
R_U2_U1_R1         U2_U1_INNER_FB U2_U1_N147079  2.8MEG
X_U2_U1_U26         U2_U1_N432162 U2_U1_ILIM1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U11         U2_U1_N264687 U2_U1_N265822 U2_PAUSE U2_U1_N267700
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C9         0 U2_U1_N148765  1n  
X_U2_U1_U9         0 U2_U1_INNER_REF D_D1
R_U2_U1_R17         0 U2_SWBY4  500k  
X_U2_U1_U19         U2_U1_N330532 U2_U1_N331116 U2_U1_PWM_SLEEP AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_S3    U2_SDWN_N 0 U2_U1_INNER_FB U2_U1_INNER_REF ErrorAmp_U2_U1_S3 
C_U2_U1_C3         U2_U1_N147163 U2_U1_INNER_REF  10pF  
E_U2_U1_ABM4         U2_U1_N273241 0 VALUE { LIMIT(((V(U2_INT_VREF)
+  -V(FB1))*5.3u),  
+ 500n,-500n)   }
X_U2_U1_U25         U2_ILIM0 U2_U1_N432162 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C7         0 U2_U1_VCLAMP  1n
R_U2_U1_R3_new         U2_U1_N147079_new VOS1  860k
R_U2_U1_R8_new         U2_SWBY_new U2_U1_N147079_new  946k
R_U2_U1_R17_new       0 U2_SWBY_new  602k 
R_U2_U1_R81_new         U2_SWBY4_new U2_SWBY_new  400k
C_U2_U1_C171_new       0 U2_SWBY4_new  5p 
R_U2_U1_R3         U2_U1_N147079 SW1  433.47k  
R_U2_U1_R19         U2_U1_N180936 U2_U1_VCTRLM  1  
R_U2_U1_R11         U2_U1_INNER_REF 0  2.4G  
X_U2_U1_S1    U2_U1_FBREF_SHORT 0 U2_U1_INNER_FB U2_U1_ISINK ErrorAmp_U2_U1_S1 
T_U2_U1_T1         U2_U1_N264687 0 U2_U1_N265822 0 Z0=50 TD=300n  
E_U2_U1_ABM8         U2_U1_N195543 0 VALUE { IF(V(U2_U1_N194443) >
+  0.5,V(U2_U1_VCLAMP),  
+ 125n)   }
V_U2_U1_V6         U2_U1_N194447 0 0.744
E_U2_U1_ABM6         U2_U1_N180936 0 VALUE { IF(V(U2_HS_ON) > 0.5,1.5u,0)    }
R_U2_U1_R13         U2_U1_VCLAMP U2_U1_N273241  1  
G_U2_U1_ABMII2         U2_U1_N147365 U2_U1_N147247 VALUE { V(U2_U1_VCTRLM)    }
X_U2_U1_U18         U2_U1_N330532 U2_U1_N331116 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_U2_U1_V2         U2_U1_N147219 0 0.76
X_U2_U1_U1         U2_U1_N147247 U2_U1_N147365 D_D1
X_U2_U1_U12         U2_INT_VREF FB1 U2_U1_N316760 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_R6         U2_U1_INNER_REF U2_U1_ISINK  750k  
E_U2_U1_ABM10         U2_U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
G_U2_U1_ABM3I1         0 U2_U1_INNER_REF VALUE { IF((V(U2_SDWN_N) < 0.5) |  
+ (V(U2_CL_DET) > 0.5),0,  
+ V(U2_U1_N148405)*0.573)  }
X_U2_U1_U16         U2_SLEEP_MODE U2_U1_SLEEP_MODE_N INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U4         U2_U1_N147271 U2_U1_N147377 N148783 U2_U1_SOFTSTART
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C10         0 U2_U1_VCTRLM  1n  
C_U2_U1_C6         0 U2_U1_N148771  1n  
X_U2_U1_U15         U2_U1_SLEEP_MODE_N U2_U1_N267700 U2_U1_N325915
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U60         U2_SDWN_N U2_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V3         U2_DEF 0 0Vdc
X_U2_U8_U12         U2_U8_N96973 U2_U8_HS_RST D_D1
X_U2_U8_U798         U2_CAPRIO U2_SDWN U2_U8_N96977 U2_U8_LDRV_PBIASBAR
+  U2_U8_LS_RST OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U36         U2_U8_SWTN U2_U10_PG_DEL U2_U8_SL_N U2_U8_N315631 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U32         U2_ILIM0 U2_CAPRIO U2_U8_N427614 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U39         U2_U8_N315597 U2_U8_SWTN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U8_C1         0 U2_U8_HS_RST  10p  
X_U2_U8_U18         U2_U8_LS_SET U2_U8_LS_RST U2_U8_N97631 U2_U8_LS_ON_PRE
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U8_U30         U2_ILIM0 U2_TOFF_CL_N U2_U8_N403004 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U20         U2_LS_ON U2_U8_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8_U31         U2_U10_PG_DEL U2_U8_SL_N U2_U8_N315653 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U8_U26         U2_U8_N96933 U2_MIN_TON_N U2_MIN_TON_ABS_N U2_U8_N109134
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U800         U2_DRVL_PRE U2_U8_N125193 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U2_U8_U802         U2_MIN_TOFF_N U2_U8_PWM U2_U8_ILIM0_N U2_U8_N396372
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U25         U2_CLIMIT_LS U2_SDWN U2_U8_N97725 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U35         U2_U8_N315631 U2_U8_N315653 U2_SLEEP_MODE U2_SLEEP_MODE_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U8_U801         U2_U8_N396372 U2_U8_N403004 U2_U8_N96977 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U29         U2_PWMIN U2_U8_N129006 U2_U8_N129154 U2_U8_PWM
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U8         U2_U8_HS_SET U2_U8_HS_RST U2_HS_ON N96925
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U8_U13         U2_U8_HS_ON_N U2_U8_N96933 U2_U8_N97687 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U21         U2_HS_ON U2_U8_N315503 D_D1
X_U2_U8_U795         U2_PWMIN U2_SDWN U2_U8_LDRV_PBIAS U2_U8_LDRV_PBIASBAR
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U8_U34         U2_U8_N315503 U2_U8_N315583 U2_U8_N315597 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U8_U803         U2_U8_N429421 U2_U8_N427614 U2_U8_N431668 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U8_R3         U2_HS_ON U2_U8_N315503  1k  
X_U2_U8_U28         U2_U8_N125193 U2_DRVL_PRE U2_U8_N123495 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U7         U2_U8_LS_ON_PRE U2_SDWN_N U2_U8_PWM U2_U8_HS_SET
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U17         U2_CAPRIO U2_U8_N97707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8_U24         U2_CL_DET U2_U8_N431668 U2_ILIM0 U2_U8_ILIM0_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U8_R1         U2_U8_N96973 U2_U8_HS_RST  800  
X_U2_U8_U15         U2_U8_HS_ON_N U2_U8_N97631 U2_LS_ON AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U19         U2_U8_N403004 U2_U8_N407286 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U2_U8_U23         U2_CLIMIT_HS U2_U8_N97725 U2_CL_DET U2_U8_N129006
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_U8_V7         U2_U8_N315583 0 0.5Vdc
X_U2_U8_U797         U2_U8_N97687 U2_U8_N97707 U2_SDWN_N U2_U8_LDRV_PBIAS
+  U2_U8_LS_SET AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U27         U2_U8_N123495 U2_U8_N97725 N127397 U2_U8_N129154
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U8_C3         0 U2_U8_N315503  6.4n  
X_U2_U8_U22         U2_U8_N403004 U2_U8_N407286 U2_U8_N429421 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U14         U2_HS_ON U2_U8_HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8_U799         U2_CLIMIT_HS U2_CLIMIT_HS U2_SDWN U2_U8_N109134
+  U2_U8_N96973 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U38         U2_SLEEP_LOGIC U2_U8_SL_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8_U37         U2_SLEEP_MODE_N U2_U8_SWTN U2_BPASS_PULSE OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U9         U2_U8_PWM U2_U8_N96933 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U12         U2_TOFF_CL U2_TOFF_CL_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R3         U2_N73876 U2_N73924  200k  
X_U2_U7_U4         U2_U7_N33832 U2_U7_N33808 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=6n
X_U2_U7_S4    U2_U7_N92353 0 SW U2_U7_N33844 Driver_U2_U7_S4 
V_U2_U7_V2         SW U2_U7_N37456 547m
X_U2_U7_U3         U2_U7_N33832 U2_U7_N33808 U2_DRVL_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_S3    U2_DRVH_PRE 0 U2_U7_N33952 SW Driver_U2_U7_S3 
X_U2_U7_U6         U2_U7_N37456 U2_U7_N33952 d_d1special
X_U2_U7_U1         U2_U7_N33760 U2_U7_N33764 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=6n
V_U2_U7_V1         U2_U7_N827990 SW 547m
X_U2_U7_U5         U2_U7_N33844 U2_U7_N827990 d_d1special
X_U2_U7_H1    VIN U2_U7_N33952 U2_ISENSE_HS 0 Driver_U2_U7_H1 
X_U2_U7_U13         U2_DRVL_PRE U2_SLEEP_MODE_N U2_U7_N92353 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_U2         U2_U7_N33760 U2_U7_N33764 U2_DRVH_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_U11         U2_HS_ON U2_U7_N33760 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=8n
V_U2_U7_V3         U2_U7_BPASS_PULSE_1 0 1Vdc
X_U2_U7_H2    U2_U7_N33844 PGND 0 U2_ISENSE_LS Driver_U2_U7_H2 
X_U2_U7_U12         U2_LS_ON U2_U7_N33832 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=8n
X_U2_U4         U2_MIN_TOFF U2_MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
I_U2_U30_I1         U2_U30_N11301 U2_U30_N10915 DC 6.4u  
X_U2_U30_U9         U2_U30_N14024 U2_U30_N10915 U2_MIN_TOFF COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U30_C3         0 U2_U30_N18318  4.5pF  
X_U2_U30_U10         U2_U30_N10915 U2_U30_N11301 D_D1
V_U2_U30_V6         U2_U30_N18104 0 3
G_U2_U30_ABMII1         U2_U30_N18096 U2_U30_N18318 VALUE { LIMIT((V(VOS) -V(PGND)-
+  0.7) / 160k,50u,0)    }
V_U2_U30_V5         U2_U30_N11301 0 1.2
X_U2_U30_S2    U2_U30_LS_ON_N 0 U2_U30_N18318 0 Mintoff_U2_U30_S2 
X_U2_U30_U11         U2_DRVL_PRE U2_U30_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U30_U12         U2_U30_N18104 U2_U30_N18318 U2_TOFF_CL COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U30_U13         U2_U30_N18318 U2_U30_N18096 D_D1
C_U2_U30_C2         0 U2_U30_N10915  480f  
V_U2_U30_V7         U2_U30_N18096 0 6
V_U2_U30_V4         U2_U30_N14024 0 667m
X_U2_U30_S1    U2_U30_LS_ON_N 0 U2_U30_N10915 0 Mintoff_U2_U30_S1 
V_U2_V1         U2_MODE 0 0Vdc
C_U2_C4         FB VOS  25p  
X_U2_U20         VOS U2_N184131 D_D1
X_U2_U3         U2_MIN_TON U2_MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U6_R4         U2_U6_N26428 U2_U6_N25747  1  
X_U2_U6_U16         U2_MODE_LOGIC U2_U6_N16390 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U6_U18         U2_DRVH_PRE U2_DRVL_PRE U2_U6_N17195 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U14         U2_U6_N15145 U2_DRVH_PRE U2_CAPRIO N20512
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U6_R3         U2_U6_N17195 U2_U6_N16592  1.44k  
X_U2_U6_U19         VIN U2_U6_N25747 U2_U6_N26794 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U2_U6_C5         0 U2_U6_N25747  1n  
C_U2_U6_C4         0 U2_U6_N16592  1n  
X_U2_U6_U13         U2_DRVL_PRE U2_U6_N14289 U2_U6_N15145 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_U6_V1         U2_U6_N23722 0 1.5m
E_U2_U6_ABM1         U2_U6_N26428 0 VALUE { ((V(VOS)-V(PGND)) * 1.15)    }
X_U2_U6_U20         U2_U6_N16390 U2_U6_N16592 U2_U6_N26794 U2_PAUSE
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U17         U2_U6_N16592 U2_U6_N17195 D_D1
X_U2_U6_U12         U2_U6_N23722 U2_ISENSE_LS U2_U6_N14289 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM1         U2_N128939 0 VALUE { IF(V(VIN) > 6V, 6, V(VIN) ) }
V_U2_V4         U2_FSW 0 0Vdc
C_U2_C2         0 U2_N73924  1n    
R_U2_R5         U2_N128939 U2_VIN_LDO  1  
R_U2_U40_R5         U2_U40_N27783 U2_U40_N27661  721.5  
X_U2_U40_U3         U2_FSW_LOGIC U2_U40_N19391 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_U40_C2         0 U2_MODE_LOGIC  1n  
R_U2_U40_R4         U2_U40_N17314 U2_FSW_LOGIC  1  
E_U2_U40_ABM1         U2_U40_N15535 0 VALUE { IF((V(EN)-V(PGND)) > 0.895,1,0)    }
X_U2_U40_U10         U2_U40_N15543 U2_U40_N15535 D_D1
R_U2_U40_R2         U2_U40_N15867 U2_MODE_LOGIC  1  
C_U2_U40_C4         0 U2_FSW_LOGIC  1n  
E_U2_U40_ABM3         U2_U40_N16997 0 VALUE { IF(V(U2_DEF) > 0.895,1,0)    }
X_U2_U40_U13         U2_U40_N27661 U2_SLEEP_LOGIC BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U40_S2    U2_U40_N19171 0 U2_DEF 0 LogicTrans_U2_U40_S2 
X_U2_U40_S1    U2_U40_N18546 0 EN 0 LogicTrans_U2_U40_S1 
C_U2_U40_C1         0 U2_U40_N15543  1n  
E_U2_U40_ABM4         U2_U40_N17314 0 VALUE { IF(V(U2_FSW) > 0.895,1,0)    }
X_U2_U40_S3    U2_U40_N19391 0 U2_FSW 0 LogicTrans_U2_U40_S3 
E_U2_U40_ABM2         U2_U40_N15867 0 VALUE { IF(V(U2_MODE) > 0.8,1,0)    }
X_U2_U40_U11         U2_U40_N15543 U2_EN_LOGIC BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U40_R1         U2_U40_N15535 U2_U40_N15543  1.443Meg  
C_U2_U40_C3         0 U2_DEF_LOGIC  1n  
X_U2_U40_U2         U2_DEF_LOGIC U2_U40_N19171 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_U40_R3         U2_U40_N16997 U2_DEF_LOGIC  1  
E_U2_U40_ABM5         U2_U40_N27783 0 VALUE { IF(V(SLEEP) > 0.895,1,0)    }
X_U2_U40_U1         U2_EN_LOGIC U2_U40_N18546 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U40_C5         0 U2_U40_N27661  1n  
C_U2_C3         0 U2_VIN_LDO  1n  
X_U2_U9         U2_MIN_TON_ABS U2_MIN_TON_ABS_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_GAIN1         U2_N73876 0 VALUE {1 * V(U2_HS_ON)}
V_U2_V2         U2_N184131 0 7.4
E_U2_U5_ABM4         U2_U5_N20257 0 VALUE { IF((V(VOS)-V(PGND))< 0.5, 10, 10)    }
E_U2_U5_ABM2         U2_U5_N525541 0 VALUE { (V(U2_U5_N06443) + 4.6)    }
R_U2_U5_R3         U2_U5_N525541 U2_U5_N03743  1  
X_U2_U5_U1         U2_U5_LSLIMIT_THRESH U2_ISENSE_LS U2_U5_N25875
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_U21         U2_U5_N82735 U2_U5_N82860 U2_CLIMIT_HS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_U5_ABM6         U2_U5_N525701 0 VALUE { IF(V(U2_U5_N73456) < 0.5, 0.5, 1) 
+    }
X_U2_U5_U3         U2_ISENSE_HS U2_U5_HSLIMIT_THRESH U2_U5_N36255
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_U18         U2_SDWN_N U2_PG_LOGIC U2_U5_N75159 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U5_R9         U2_U5_N38308 U2_U5_N38320  4  
X_U2_U5_U2         U2_DRVL_PRE U2_U5_N25875 U2_U5_N38308 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U5_U9         U2_UVLO_OUT U2_EN_LOGIC U2_U5_N12138 U2_SDWN_N
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U5_U14         U2_U5_N38320 U2_U5_N38308 D_D1
X_U2_U5_U17         U2_U5_N75159 U2_U5_N75717 U2_U5_N73456 U2_STARTUP_LOW_CL
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_U15         U2_U5_N38320 U2_CLIMIT_LS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U5_U12         U2_U5_N35681 U2_U5_N35669 D_D1
E_U2_U5_ABM1         U2_U5_N06376 0 VALUE { (V(U2_UVLO_OUT) * -1.7)    }
C_U2_U5_C5         0 U2_U5_LSLIMIT_THRESH  1n  
C_U2_U5_C3         0 U2_U5_N03743  1n  
V_U2_U5_V3         U2_U5_N12138 0  
+PULSE 0 1 1u 10n 10n 1000 2000
X_U2_U5_U20         U2_SLEEP_MODE U2_U5_N82860 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U5_U4         U2_U5_N36255 U2_DRVH_PRE U2_U5_N35669 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U5_R2         U2_U5_N06376 U2_U5_N06443  1  
R_U2_U5_R8         U2_U5_N35669 U2_U5_N35681  25  
X_U2_U5_U16         U2_PAUSE U2_DRVL_PRE U2_U5_CL_MASK N47303
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_U5         VIN U2_U5_N03743 U2_UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U5_U19         U2_SDWN_N U2_U5_N75717 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U5_C2         0 U2_U5_N06443  1n  
C_U2_U5_C8         0 U2_U5_N35681  1n  
X_U2_U5_U13         U2_U5_N35681 U2_U5_N82735 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U2_U5_C9         0 U2_U5_N38320  1n  
C_U2_U5_C6         0 U2_U5_HSLIMIT_THRESH  2u  
R_U2_U5_R6         U2_U5_N525701 U2_U5_HSLIMIT_THRESH  1  
R_U2_U5_R5         U2_U5_N20257 U2_U5_LSLIMIT_THRESH  1  
R_U2_R4         0 EN  160MEG  
X_U2_U26         U2_N73924 U2_P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U2_U9         U2_U2_N14352 U2_U2_N10820 U2_MIN_TON COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U2_U12         U2_DRVH_PRE U2_U2_N19880 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U2_R1         U2_U2_N21998 VIN1 630k  
X_U2_U2_S2    U2_U2_N19880 0 U2_U2_N19824 0 Minton_U2_U2_S2 
I_U2_U2_I1         U2_U2_N19572 U2_U2_N19824 DC 4.7m  
R_U2_U2_R2         U2_SWBY4_new U2_U2_N14352  1.3MEG  
X_U2_U2_U13         U2_U2_N19580 U2_U2_N19824 U2_MIN_TON_ABS COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U2_S3    U2_SLEEP_MODE 0 U2_U2_N21998 U2_U2_N10820 Minton_U2_U2_S3 
X_U2_U2_U10         U2_U2_N19824 U2_U2_N19572 D_D1
C_U2_U2_C4         0 U2_U2_N19824  638.3p  
C_U2_U2_C2         0 U2_U2_N10820  5.77p  
C_U2_U2_C3         0 U2_U2_N14352  5p  
V_U2_U2_V5         U2_U2_N19572 0 1.2
X_U2_U2_U11         U2_DRVH_PRE U2_U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_U2_V4         U2_U2_N19580 0 667m
X_U2_U2_S1    U2_U2_N12733 0 U2_U2_N10820 0 Minton_U2_U2_S1 
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS TPS62175_TRANS
*$
.subckt PG_SGND_U2_U10_S1 1 2 3 4  
S_U2_U10_S1         3 4 1 2 _U2_U10_S1
RS_U2_U10_S1         1 2 1G
.MODEL         _U2_U10_S1 VSWITCH Roff=30e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_U2_U10_S1
*$
.subckt SoftStart_U2_U11_S1 1 2 3 4  
S_U2_U11_S1         3 4 1 2 _U2_U11_S1
RS_U2_U11_S1         1 2 1G
.MODEL         _U2_U11_S1 VSWITCH Roff=1e9 Ron=100 Voff=0.2 Von=0.8
.ends SoftStart_U2_U11_S1
*$
.subckt ErrorAmp_U2_U1_S2 1 2 3 4  
S_U2_U1_S2         3 4 1 2 _U2_U1_S2
RS_U2_U1_S2         1 2 1G
.MODEL         _U2_U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U2_U1_S2
*$
.subckt ErrorAmp_U2_U1_S3 1 2 3 4  
S_U2_U1_S3         3 4 1 2 _U2_U1_S3
RS_U2_U1_S3         1 2 1G
.MODEL         _U2_U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U2_U1_S3
*$
.subckt ErrorAmp_U2_U1_S1 1 2 3 4  
S_U2_U1_S1         3 4 1 2 _U2_U1_S1
RS_U2_U1_S1         1 2 1G
.MODEL         _U2_U1_S1 VSWITCH Roff=1000e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U2_U1_S1
*$
.subckt Driver_U2_U7_S4 1 2 3 4  
S_U2_U7_S4         3 4 1 2 _U2_U7_S4
RS_U2_U7_S4         1 2 1G
.MODEL         _U2_U7_S4 VSWITCH Roff=10e6 Ron=300m Voff=0.2 Von=0.8
.ends Driver_U2_U7_S4
*$
.subckt Driver_U2_U7_S3 1 2 3 4  
S_U2_U7_S3         3 4 1 2 _U2_U7_S3
RS_U2_U7_S3         1 2 1G
.MODEL         _U2_U7_S3 VSWITCH Roff=10e6 Ron=700m Voff=0.2 Von=0.8
.ends Driver_U2_U7_S3
*$
.subckt Driver_U2_U7_H1 1 2 3 4  
H_U2_U7_H1         3 4 VH_U2_U7_H1 1
VH_U2_U7_H1         1 2 0V
.ends Driver_U2_U7_H1
*$
.subckt Driver_U2_U7_H2 1 2 3 4  
H_U2_U7_H2         3 4 VH_U2_U7_H2 1
VH_U2_U7_H2         1 2 0V
.ends Driver_U2_U7_H2
*$
.subckt Mintoff_U2_U30_S2 1 2 3 4  
S_U2_U30_S2         3 4 1 2 _U2_U30_S2
RS_U2_U30_S2         1 2 1G
.MODEL         _U2_U30_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U2_U30_S2
*$
.subckt Mintoff_U2_U30_S1 1 2 3 4  
S_U2_U30_S1         3 4 1 2 _U2_U30_S1
RS_U2_U30_S1         1 2 1G
.MODEL         _U2_U30_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U2_U30_S1
*$
.subckt LogicTrans_U2_U40_S2 1 2 3 4  
S_U2_U40_S2         3 4 1 2 _U2_U40_S2
RS_U2_U40_S2         1 2 1G
.MODEL         _U2_U40_S2 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U2_U40_S2
*$
.subckt LogicTrans_U2_U40_S1 1 2 3 4  
S_U2_U40_S1         3 4 1 2 _U2_U40_S1
RS_U2_U40_S1         1 2 1G
.MODEL         _U2_U40_S1 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U2_U40_S1
*$
.subckt LogicTrans_U2_U40_S3 1 2 3 4  
S_U2_U40_S3         3 4 1 2 _U2_U40_S3
RS_U2_U40_S3         1 2 1G
.MODEL         _U2_U40_S3 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U2_U40_S3
*$
.subckt Minton_U2_U2_S2 1 2 3 4  
S_U2_U2_S2         3 4 1 2 _U2_U2_S2
RS_U2_U2_S2         1 2 1G
.MODEL         _U2_U2_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Minton_U2_U2_S2
*$
.subckt Minton_U2_U2_S3 1 2 3 4  
S_U2_U2_S3         3 4 1 2 _U2_U2_S3
RS_U2_U2_S3         1 2 1G
.MODEL         _U2_U2_S3 VSWITCH Roff=1 Ron=570k Voff=0.2 Von=0.8
.ends Minton_U2_U2_S3
*$
.subckt Minton_U2_U2_S1 1 2 3 4  
S_U2_U2_S1         3 4 1 2 _U2_U2_S1
RS_U2_U2_S1         1 2 1G
.MODEL         _U2_U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_U2_S1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.8
+ n=0.1
.ends d_d1special
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS D_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
