
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2011      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 *                                                                *
 *  This work may not be copied, modified, re-published,          *
 *  uploaded, executed, or distributed in any way, in any medium, *
 *  whether in whole or in part, without prior written permission *
 *  from Cadence Design Systems, Inc.                             *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 ******************************************************************
 *
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior, and may be in
 * violation of the Cadence Support Agreement.
 ******************************************************************
 ******************************************************************/
// REL: renesas.germany-PAR__2014-04-29



// ********************************************************************
// Option: IP    : IP Mode                       = CTL
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 9
// Option: MHZ   : Simulation MHz                = 600
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: RSV3  : Reserved                  (0) = 0
// Option: TCK   : Simulation period in ns       =
// Option: RDDBIEN : Read DBI Enable       (0/1) = 0
// Option: SOMA  : Memory-SOMA file(s)           = jedec_ddr3_4g_x16_1600k_xml.soma
// ********************************************************************
// Memory: jedec_ddr3_4g_x16_1600k_xml.soma
// ********************************************************************


#define               DENALI_CTL_00_DATA 0x00000600 // VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x06 START:RW:0:1:=0x00
#define               DENALI_CTL_01_DATA 0x00000000 // MAX_CS_REG:RD:16:1:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:4:=0x00
#define               DENALI_CTL_02_DATA 0x00000006 // TINIT:RW:0:24:=0x000006
#define               DENALI_CTL_03_DATA 0x00000000 //
#define               DENALI_CTL_04_DATA 0x00000000 //
#define               DENALI_CTL_05_DATA 0x00000000 //
#define               DENALI_CTL_06_DATA 0x0001d3d1 // TRST_PWRON:RW:0:32:=0x0001d3d1
#define               DENALI_CTL_07_DATA 0x0004918a // CKE_INACTIVE:RW:0:32:=0x0004918a
#define               DENALI_CTL_08_DATA 0x00000000 // TCPD:RW:8:16:=0x0000 INITAREF:RW:0:4:=0x00
#define               DENALI_CTL_09_DATA 0x12000200 // CASLAT_LIN:RW:24:6:=0x12 NO_CMD_INIT:RW:16:1:=0x00 TDLL:RW:0:16:=0x0200
#define               DENALI_CTL_10_DATA 0x04040007 // TCCD:RW:24:5:=0x04 TBST_INT_INTERVAL:RW:16:3:=0x04 ADDITIVE_LAT:RW:8:5:=0x00 WRLAT:RW:0:5:=0x07
#define               DENALI_CTL_11_DATA 0x05151e05 // TWTR:RW:24:6:=0x05 TRAS_MIN:RW:16:8:=0x15 TRC:RW:8:8:=0x1e TRRD:RW:0:8:=0x05
#define               DENALI_CTL_12_DATA 0x04051809 // TMRD:RW:24:5:=0x04 TRTP:RW:16:4:=0x05 TFAW:RW:8:8:=0x18 TRP:RW:0:8:=0x09
#define               DENALI_CTL_13_DATA 0x00a4330c // TRAS_MAX:RW:8:17:=0x00a433 TMOD:RW:0:8:=0x0c
#define               DENALI_CTL_14_DATA 0x09000503 // TRCD:RW:24:8:=0x09 WRITEINTERP:RW:16:1:=0x00 TCKESR:RW:8:8:=0x05 TCKE:RW:0:3:=0x03
#define               DENALI_CTL_15_DATA 0x01000009 // CONCURRENTAP:RW:24:1:=0x01 AP:RW:16:1:=0x00 TWR:RW:0:6:=0x09
#define               DENALI_CTL_16_DATA 0x09031301 // TRP_AB:RW:24:8:=0x09 BSTLEN:RW_D:16:3:=0x03 TDAL:RW:8:6:=0x13 TRAS_LOCKOUT:RW:0:1:=0x01
#define               DENALI_CTL_17_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 OPTIMAL_RMODW_EN:RW:16:1:=0x00 REG_DIMM_ENABLE:RW:0:1:=0x00
#define               DENALI_CTL_18_DATA 0x00010000 // TREF_ENABLE:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 AREFRESH:WR:0:1:=0x00
#define               DENALI_CTL_19_DATA 0x1236009c // TREF:RW:16:14:=0x1236 TRFC:RW:0:10:=0x009c
#define               DENALI_CTL_20_DATA 0x00000000 //
#define               DENALI_CTL_21_DATA 0x000f0004 // TXPDLL:RW:16:16:=0x000f TPDEX:RW:0:16:=0x0004
#define               DENALI_CTL_22_DATA 0x00000000 // TXARDS:RW:16:16:=0x0000 TXARD:RW:0:16:=0x0000
#define               DENALI_CTL_23_DATA 0x00a20200 // TXSNR:RW:16:16:=0x00a2 TXSR:RW:0:16:=0x0200
#define               DENALI_CTL_24_DATA 0x00010000 // CKE_DELAY:RW:24:3:=0x00 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 SREFRESH_EXIT_NO_REFRESH:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
#define               DENALI_CTL_25_DATA 0x00060600 // LP_CMD:WR:24:8:=0x00 CKSRX:RW:16:8:=0x06 CKSRE:RW:8:8:=0x06 LOWPOWER_REFRESH_ENABLE:RW:0:1:=0x00
#define               DENALI_CTL_26_DATA 0x00000000 // LP_AUTO_EXIT_EN:RW:24:3:=0x00 LP_AUTO_ENTRY_EN:RW:16:3:=0x00 LP_ARB_STATE:RD:8:4:=0x00 LP_STATE:RD:0:6:=0x00
#define               DENALI_CTL_27_DATA 0x00000000 // LP_AUTO_SR_IDLE:RW:24:8:=0x00 LP_AUTO_PD_IDLE:RW:8:12:=0x0000 LP_AUTO_MEM_GATE_EN:RW:0:2:=0x00
#define               DENALI_CTL_28_DATA 0x00000000 // RESERVED:RW:8:7:=0x00 LP_AUTO_SR_MC_GATE_IDLE:RW:0:8:=0x00
#define               DENALI_CTL_29_DATA 0x00000000 // WRITE_MODEREG:RW+:0:26:=0x00000000
#define               DENALI_CTL_30_DATA 0x00000000 // MRW_STATUS:RD:0:8:=0x00
#define               DENALI_CTL_31_DATA 0x00000000 //
#define               DENALI_CTL_32_DATA 0x00460a50 // MR1_DATA_0:RW:16:15:=0x0046 MR0_DATA_0:RW:0:15:=0x0a50
#define               DENALI_CTL_33_DATA 0x00000010 // MRSINGLE_DATA_0:RW:16:15:=0x0000 MR2_DATA_0:RW:0:15:=0x0010
#define               DENALI_CTL_34_DATA 0x00000000 // MR3_DATA_0:RW:0:15:=0x0000
#define               DENALI_CTL_35_DATA 0x00000000 //
#define               DENALI_CTL_36_DATA 0x00000000 //
#define               DENALI_CTL_37_DATA 0x00000000 //
#define               DENALI_CTL_38_DATA 0x00000000 //
#define               DENALI_CTL_39_DATA 0x00000000 // FWC:WR:0:1:=0x00
#define               DENALI_CTL_40_DATA 0x00000000 // XOR_CHECK_BITS:RW:0:28:=0x00000000
#define               DENALI_CTL_41_DATA 0x00000000 // ECC_DISABLE_W_UC_ERR:RW:0:1:=0x00
#define               DENALI_CTL_42_DATA 0x00000000 // ECC_U_ADDR:RD:0:31:=0x00000000
#define               DENALI_CTL_43_DATA 0x00000000 // ECC_U_SYND:RD:8:7:=0x00
#define               DENALI_CTL_44_DATA 0x00000000 // ECC_U_DATA:RD:0:32:=0x00000000
#define               DENALI_CTL_45_DATA 0x00000000 // ECC_C_ADDR:RD:0:31:=0x00000000
#define               DENALI_CTL_46_DATA 0x00000000 // ECC_C_SYND:RD:8:7:=0x00
#define               DENALI_CTL_47_DATA 0x00000000 // ECC_C_DATA:RD:0:32:=0x00000000
#define               DENALI_CTL_48_DATA 0x00000000 // ECC_C_ID:RD:16:11:=0x0000 ECC_U_ID:RD:0:11:=0x0000
#define               DENALI_CTL_49_DATA 0x01000200 // ZQCL:RW:16:12:=0x0100 ZQINIT:RW_D:0:12:=0x0200
#define               DENALI_CTL_50_DATA 0x02000040 // ZQ_ON_SREF_EXIT:RW:24:2:=0x02 ZQ_REQ:WR:16:2:=0x00 ZQCS:RW:0:12:=0x0040
#define               DENALI_CTL_51_DATA 0x00000040 // ZQ_INTERVAL:RW:0:32:=0x00000040
#define               DENALI_CTL_52_DATA 0x00000000 // ZQ_IN_PROGRESS:RD:0:1:=0x00
#define               DENALI_CTL_53_DATA 0x01000000 // COL_DIFF:RW:24:4:=0x01 ROW_DIFF:RW:16:3:=0x00 BANK_DIFF:RW:8:2:=0x00
#define               DENALI_CTL_54_DATA 0x01ffff0a // ADDR_CMP_EN:RW:24:1:=0x01 COMMAND_AGE_COUNT:RW:16:8:=0xff AGE_COUNT:RW:8:8:=0xff APREBIT:RW_D:0:4:=0x0a
#define               DENALI_CTL_55_DATA 0x01010101 // RW_SAME_EN:RW:24:1:=0x01 PRIORITY_EN:RW:16:1:=0x01 PLACEMENT_EN:RW:8:1:=0x01 BANK_SPLIT_EN:RW:0:1:=0x01
#define               DENALI_CTL_56_DATA 0x01000001 // DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:24:2:=0x01 RW_SAME_PAGE_EN:RW:0:1:=0x01
#define               DENALI_CTL_57_DATA 0x00000103 // INHIBIT_DRAM_CMD:RW:24:1:=0x00 DISABLE_RD_INTERLEAVE:RW:16:1:=0x00 SWAP_EN:RW:8:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:0:3:=0x03
#define               DENALI_CTL_58_DATA 0x00000c00 // REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c
#define               DENALI_CTL_59_DATA 0x00000000 // CTRLUPD_REQ:WR:24:1:=0x00 CONTROLLER_BUSY:RD:16:1:=0x00 IN_ORDER_ACCEPT:RW:8:1:=0x00 Q_FULLNESS:RW:0:3:=0x00
#define               DENALI_CTL_60_DATA 0x00000001 // CTRLUPD_REQ_PER_AREF_EN:RW:0:1:=0x01
#define               DENALI_CTL_61_DATA 0x00000000 // INT_STATUS:RD:0:23:=0x000000
#define               DENALI_CTL_62_DATA 0x00000000 // INT_ACK:WR:0:22:=0x000000
#define               DENALI_CTL_63_DATA 0x00400000 // INT_MASK:RW:0:23:=0x400000 /* disable all IRQs */
#define               DENALI_CTL_64_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:31:=0x00000000
#define               DENALI_CTL_65_DATA 0x00000000 // OUT_OF_RANGE_TYPE:RD:16:6:=0x00 OUT_OF_RANGE_LENGTH:RD:8:8:=0x00
#define               DENALI_CTL_66_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:0:11:=0x0000
#define               DENALI_CTL_67_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:31:=0x00000000
#define               DENALI_CTL_68_DATA 0x00000000 // PORT_CMD_ERROR_TYPE:RD:24:2:=0x00 PORT_CMD_ERROR_ID:RD:8:11:=0x0000
#define               DENALI_CTL_69_DATA 0x00000000 //
#define               DENALI_CTL_70_DATA 0x01000606 // ODT_EN:RW:24:1:=0x01 TODTH_WR:RW:8:4:=0x06 TODTL_2CMD:RW:0:5:=0x06
#define               DENALI_CTL_71_DATA 0x00000000 //
#define               DENALI_CTL_72_DATA 0x00000000 //
#define               DENALI_CTL_73_DATA 0x00000400 // W2W_SAMECS_DLY:RW:24:5:=0x00 W2R_SAMECS_DLY:RW:16:5:=0x00 R2W_SAMECS_DLY:RW_D:8:5:=0x04 R2R_SAMECS_DLY:RW:0:5:=0x00
#define               DENALI_CTL_74_DATA 0x00000000 // OCD_ADJUST_PUP_CS_0:RW:24:5:=0x00 OCD_ADJUST_PDN_CS_0:RW:16:5:=0x00
#define               DENALI_CTL_75_DATA 0x00000000 // SWLVL_EXIT:WR:24:1:=0x00 SWLVL_START:WR:16:1:=0x00 SWLVL_LOAD:WR:8:1:=0x00 SW_LEVELING_MODE:RW:0:3:=0x00
#define               DENALI_CTL_76_DATA 0x00000000 // SWLVL_RESP_0:RD:24:8:=0x00 LVL_STATUS:RD:16:4:=0x00 SWLVL_OP_DONE:RD:0:1:=0x00
#define               DENALI_CTL_77_DATA 0x00000000 // SWLVL_RESP_4:RD:24:8:=0x00 SWLVL_RESP_3:RD:16:8:=0x00 SWLVL_RESP_2:RD:8:8:=0x00 SWLVL_RESP_1:RD:0:8:=0x00
#define               DENALI_CTL_78_DATA 0x280d0000 // WLMRD:RW:24:6:=0x28 WLDQSEN:RW:16:6:=0x0d WRLVL_CS:RW:8:1:=0x00 WRLVL_REQ:WR:0:1:=0x00
#define               DENALI_CTL_79_DATA 0x00000000 // RESERVED:RW:24:5:=0x00 WRLVL_INTERVAL:RW:8:16:=0x0000 WRLVL_EN:RW:0:1:=0x00
#define               DENALI_CTL_80_DATA 0x00000000 // WRLVL_REG_EN:RW:16:1:=0x00 WRLVL_ERROR_STATUS:RD:0:12:=0x0000
#define               DENALI_CTL_81_DATA 0x00010001 // WRLVL_DELAY_1:RW+:16:16:=0x0001 WRLVL_DELAY_0:RW+:0:16:=0x0001
#define               DENALI_CTL_82_DATA 0x00010001 // WRLVL_DELAY_3:RW+:16:16:=0x0001 WRLVL_DELAY_2:RW+:0:16:=0x0001
#define               DENALI_CTL_83_DATA 0x00000001 // RDLVL_GATE_REQ:WR:24:1:=0x00 RDLVL_REQ:WR:16:1:=0x00 WRLVL_DELAY_4:RW+:0:16:=0x0001
#define               DENALI_CTL_84_DATA 0x00000000 // RDLVL_REG_EN:RW:24:1:=0x00 RDLVL_BEGIN_DELAY_EN:RW:16:1:=0x00 RDLVL_EDGE:RW:8:1:=0x00 RDLVL_CS:RW:0:1:=0x00
#define               DENALI_CTL_85_DATA 0x00000000 // RDLVL_BEGIN_DELAY_0:RD:8:16:=0x0000 RDLVL_GATE_REG_EN:RW:0:1:=0x00
#define               DENALI_CTL_86_DATA 0x00000000 // RDLVL_MIDPOINT_DELAY_0:RD:16:16:=0x0000 RDLVL_END_DELAY_0:RD:0:16:=0x0000
#define               DENALI_CTL_87_DATA 0x00000000 // RDLVL_OFFSET_DIR_0:RW:16:1:=0x00 RDLVL_OFFSET_DELAY_0:RW:0:16:=0x0000
#define               DENALI_CTL_88_DATA 0x00012222 // RDLVL_GATE_DELAY_0:RW+:16:16:=0x0001 RDLVL_DELAY_0:RW:0:16:=0x2222
#define               DENALI_CTL_89_DATA 0x00000000 // RDLVL_END_DELAY_1:RD:16:16:=0x0000 RDLVL_BEGIN_DELAY_1:RD:0:16:=0x0000
#define               DENALI_CTL_90_DATA 0x00000000 // RDLVL_OFFSET_DELAY_1:RW:16:16:=0x0000 RDLVL_MIDPOINT_DELAY_1:RD:0:16:=0x0000
#define               DENALI_CTL_91_DATA 0x00222200 // RDLVL_DELAY_1:RW:8:16:=0x2222 RDLVL_OFFSET_DIR_1:RW:0:1:=0x00
#define               DENALI_CTL_92_DATA 0x00000001 // RDLVL_BEGIN_DELAY_2:RD:16:16:=0x0000 RDLVL_GATE_DELAY_1:RW+:0:16:=0x0001
#define               DENALI_CTL_93_DATA 0x00000000 // RDLVL_MIDPOINT_DELAY_2:RD:16:16:=0x0000 RDLVL_END_DELAY_2:RD:0:16:=0x0000
#define               DENALI_CTL_94_DATA 0x00000000 // RDLVL_OFFSET_DIR_2:RW:16:1:=0x00 RDLVL_OFFSET_DELAY_2:RW:0:16:=0x0000
#define               DENALI_CTL_95_DATA 0x00012222 // RDLVL_GATE_DELAY_2:RW+:16:16:=0x0001 RDLVL_DELAY_2:RW:0:16:=0x2222
#define               DENALI_CTL_96_DATA 0x00000000 // RDLVL_END_DELAY_3:RD:16:16:=0x0000 RDLVL_BEGIN_DELAY_3:RD:0:16:=0x0000
#define               DENALI_CTL_97_DATA 0x00000000 // RDLVL_OFFSET_DELAY_3:RW:16:16:=0x0000 RDLVL_MIDPOINT_DELAY_3:RD:0:16:=0x0000
#define               DENALI_CTL_98_DATA 0x00222200 // RDLVL_DELAY_3:RW:8:16:=0x2222 RDLVL_OFFSET_DIR_3:RW:0:1:=0x00
#define               DENALI_CTL_99_DATA 0x00000001 // RDLVL_BEGIN_DELAY_4:RD:16:16:=0x0000 RDLVL_GATE_DELAY_3:RW+:0:16:=0x0001
#define              DENALI_CTL_100_DATA 0x00000000 // RDLVL_MIDPOINT_DELAY_4:RD:16:16:=0x0000 RDLVL_END_DELAY_4:RD:0:16:=0x0000
#define              DENALI_CTL_101_DATA 0x00000000 // RDLVL_OFFSET_DIR_4:RW:16:1:=0x00 RDLVL_OFFSET_DELAY_4:RW:0:16:=0x0000
#define              DENALI_CTL_102_DATA 0x00012222 // RDLVL_GATE_DELAY_4:RW+:16:16:=0x0001 RDLVL_DELAY_4:RW:0:16:=0x2222
#define              DENALI_CTL_103_DATA 0x01020201 // AXI1_ALL_STROBES_USED_ENABLE:RW:24:1:=0x01 AXI0_W_PRIORITY:RW:16:2:=0x02 AXI0_R_PRIORITY:RW:8:2:=0x02 AXI0_ALL_STROBES_USED_ENABLE:RW:0:1:=0x01
#define              DENALI_CTL_104_DATA 0x02010202 // AXI2_R_PRIORITY:RW:24:2:=0x02 AXI2_ALL_STROBES_USED_ENABLE:RW:16:1:=0x01 AXI1_W_PRIORITY:RW:8:2:=0x02 AXI1_R_PRIORITY:RW:0:2:=0x02
#define              DENALI_CTL_105_DATA 0x02020102 // AXI3_W_PRIORITY:RW:24:2:=0x02 AXI3_R_PRIORITY:RW:16:2:=0x02 AXI3_ALL_STROBES_USED_ENABLE:RW:8:1:=0x01 AXI2_W_PRIORITY:RW:0:2:=0x02
#define              DENALI_CTL_106_DATA 0x00020201 // WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL:RW:24:1:=0x00 AXI4_W_PRIORITY:RW:16:2:=0x02 AXI4_R_PRIORITY:RW:8:2:=0x02 AXI4_ALL_STROBES_USED_ENABLE:RW:0:1:=0x01
#define              DENALI_CTL_107_DATA 0x05050000 // AXI0_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x05 AXI0_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x05 WRR_PARAM_VALUE_ERR:RD:8:4:=0x00 WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING:RW:0:2:=0x00
#define              DENALI_CTL_108_DATA 0x00000505 // AXI0_PORT_ORDERING:RW:16:3:=0x00 AXI0_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x05 AXI0_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x05
#define              DENALI_CTL_109_DATA 0x04040064 // AXI1_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x04 AXI1_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x04 AXI0_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_110_DATA 0x00010404 // AXI1_PORT_ORDERING:RW:16:3:=0x01 AXI1_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x04 AXI1_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x04
#define              DENALI_CTL_111_DATA 0x03030064 // AXI2_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x03 AXI2_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x03 AXI1_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_112_DATA 0x00020303 // AXI2_PORT_ORDERING:RW:16:3:=0x02 AXI2_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x03 AXI2_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x03
#define              DENALI_CTL_113_DATA 0x02020064 // AXI3_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x02 AXI3_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x02 AXI2_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_114_DATA 0x00030202 // AXI3_PORT_ORDERING:RW:16:3:=0x03 AXI3_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x02 AXI3_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x02
#define              DENALI_CTL_115_DATA 0x01010064 // AXI4_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x01 AXI4_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x01 AXI3_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_116_DATA 0x00040101 // AXI4_PORT_ORDERING:RW:16:3:=0x04 AXI4_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x01 AXI4_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x01
#define              DENALI_CTL_117_DATA 0x00000064 // MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:1:=0x00 AXI4_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_118_DATA 0x00000000 // TDFI_PHY_WRLAT:RD:24:6:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
#define              DENALI_CTL_119_DATA 0x00001a00 // DRAM_CLK_DISABLE:RW:24:1:=0x00 TDFI_RDDATA_EN:RD:16:6:=0x00 TDFI_PHY_RDLAT:RW_D:8:6:=0x1a UPDATE_ERROR_STATUS:RD:0:7:=0x00
#define              DENALI_CTL_120_DATA 0x00246c00 // TDFI_CTRLUPD_MAX:RW:8:14:=0x246c TDFI_CTRLUPD_MIN:RD:0:4:=0x00
#define              DENALI_CTL_121_DATA 0x02000200 // TDFI_PHYUPD_TYPE1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0:RW:0:16:=0x0200
#define              DENALI_CTL_122_DATA 0x02000200 // TDFI_PHYUPD_TYPE3:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2:RW:0:16:=0x0200
#define              DENALI_CTL_123_DATA 0x0000246c // TDFI_PHYUPD_RESP:RW:0:14:=0x246c
#define              DENALI_CTL_124_DATA 0x0000b61c // TDFI_CTRLUPD_INTERVAL:RW:0:32:=0x0000b61c
#define              DENALI_CTL_125_DATA 0x00020808 // TDFI_DRAM_CLK_DISABLE:RW:24:4:=0x00 TDFI_CTRL_DELAY:RW_D:16:4:=0x02 WRLAT_ADJ:RW:8:6:=0x08 RDLAT_ADJ:RW:0:6:=0x08
#define              DENALI_CTL_126_DATA 0x000a0a01 // TDFI_WRLVL_WW:RW:16:10:=0x000a TDFI_WRLVL_EN:RW:8:8:=0x0a TDFI_DRAM_CLK_ENABLE:RW:0:4:=0x01
#define              DENALI_CTL_127_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_128_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_129_DATA 0x04038000 // TDFI_WRLVL_RESPLAT:RW:24:8:=0x04 TDFI_WRLVL_DLL:RW:16:8:=0x03 DFI_WRLVL_MAX_DELAY:RW:0:16:=0x8000
#define              DENALI_CTL_130_DATA 0x07030a07 // TDFI_RDLVL_LOAD:RW:24:8:=0x07 TDFI_RDLVL_DLL:RW:16:8:=0x03 TDFI_RDLVL_EN:RW:8:8:=0x0a TDFI_WRLVL_LOAD:RW:0:8:=0x07
#define              DENALI_CTL_131_DATA 0x00ffff24 // RDLVL_MAX_DELAY:RW:8:16:=0xffff TDFI_RDLVL_RESPLAT:RW:0:8:=0x24
#define              DENALI_CTL_132_DATA 0x000f0010 // TDFI_RDLVL_RR:RW:16:10:=0x000f RDLVL_GATE_MAX_DELAY:RW:0:16:=0x0010
#define              DENALI_CTL_133_DATA 0x00000000 // TDFI_RDLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_134_DATA 0x00000000 // RDLVL_RESP_MASK:RW:0:39:=0x00000000
#define              DENALI_CTL_135_DATA 0x00000000 // RDLVL_RESP_MASK:RW:0:39:=0x00
#define              DENALI_CTL_136_DATA 0x00000000 // RDLVL_GATE_RESP_MASK:RW:0:39:=0x00000000
#define              DENALI_CTL_137_DATA 0x00000000 // RDLVL_GATE_PREAMBLE_CHECK_EN:RW:24:1:=0x00 RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_GATE_RESP_MASK:RW:0:39:=0x00
#define              DENALI_CTL_138_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_139_DATA 0x00000204 // RDLVL_GATE_DQ_ZERO_COUNT:RW:8:4:=0x02 RDLVL_DQ_ZERO_COUNT:RW:0:4:=0x04
#define              DENALI_CTL_140_DATA 0x00000000 // RDLVL_ERROR_STATUS:RD:0:22:=0x000000
#define              DENALI_CTL_141_DATA 0x00000000 // RDLVL_GATE_INTERVAL:RW:16:16:=0x0000 RDLVL_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_142_DATA 0x00000001 // TDFI_PHY_WRDATA:RW:0:3:=0x01
#define              DENALI_CTL_143_DATA 0x00000000 //
#define              DENALI_CTL_144_DATA 0x00000000 // WRITE_DATA_FIFO_PTR_WIDTH:RD:24:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:16:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:8:8:=0x00 READ_DATA_FIFO_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_145_DATA 0x00000000 // AXI0_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 ASYNC_CDC_STAGES:RD:16:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:8:8:=0x00 MEMCD_RMODW_FIFO_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_146_DATA 0x00000000 // AXI1_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_147_DATA 0x00000000 // AXI2_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI1_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI1_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_148_DATA 0x00000000 // AXI3_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI2_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI2_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_149_DATA 0x00000000 // AXI4_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI3_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI3_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_150_DATA 0x01000000 // RESERVED:RW:24:1:=0x01 AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI4_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI4_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_151_DATA 0x00000000 // AXI4_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI3_TRANS_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI2_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI1_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_152_DATA 0x00000001 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:5:=0x00 LONG_COUNT_MASK:RW:8:5:=0x00 ECC_EN:RW:0:1:=0x01
#define              DENALI_CTL_153_DATA 0x00000001 // WR_TO_ODTH:RW:8:7:=0x00 RESERVED:RW:0:1:=0x01
