rm -rf compile_dest ;
scp -r zhangxiran@172.16.30.17:/datahdd/riscv/zhangxiran/GrapCove2.0_test/riscv-vector/out/emulator/gpc.system.TestHarness/gpc.system.DefaultConfig/mfccompiler/compile.dest ./ ;
mv compile.dest compile_dest
cd compile_dest
sed -i '/\.\/SimDTM\.cc/s/^/\/\//' filelist.f
sed -i '/SimDTM SimDTM/,/);/ s/^/\/\//' TestHarness.sv
sed -i '/assign io_success = _SimDTM_exit == 32'"'"'h1;/i assign _SimDTM_debug_req_valid = 1'"'"'b0;\n  assign _SimDTM_debug_req_bits_addr = 7'"'"'h0;\n  assign _SimDTM_debug_req_bits_op = 2'"'"'h0; \n  assign _SimDTM_debug_req_bits_data = 32'"'"'h0;\n  assign _SimDTM_debug_resp_ready = 1'"'"'b1;\n  assign _SimDTM_exit = 32'"'"'h1;' TestHarness.sv

