
Unsam-SpaceSnap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091d4  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bac  08009358  08009358  0000a358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f04  08009f04  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f04  08009f04  0000af04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f0c  08009f0c  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f0c  08009f0c  0000af0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f10  08009f10  0000af10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009f14  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  20000068  08009f7c  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  08009f7c  0000b6d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fb6  00000000  00000000  0000b091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d12  00000000  00000000  00023047  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001548  00000000  00000000  00026d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107c  00000000  00000000  000282a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024082  00000000  00000000  00029324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e62b  00000000  00000000  0004d3a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0789  00000000  00000000  0006b9d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013c15a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006550  00000000  00000000  0013c1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001426f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009340 	.word	0x08009340

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	08009340 	.word	0x08009340

080001c4 <__aeabi_frsub>:
 80001c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001c8:	e002      	b.n	80001d0 <__addsf3>
 80001ca:	bf00      	nop

080001cc <__aeabi_fsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d0 <__addsf3>:
 80001d0:	0042      	lsls	r2, r0, #1
 80001d2:	bf1f      	itttt	ne
 80001d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001d8:	ea92 0f03 	teqne	r2, r3
 80001dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e4:	d06a      	beq.n	80002bc <__addsf3+0xec>
 80001e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001ee:	bfc1      	itttt	gt
 80001f0:	18d2      	addgt	r2, r2, r3
 80001f2:	4041      	eorgt	r1, r0
 80001f4:	4048      	eorgt	r0, r1
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	bfb8      	it	lt
 80001fa:	425b      	neglt	r3, r3
 80001fc:	2b19      	cmp	r3, #25
 80001fe:	bf88      	it	hi
 8000200:	4770      	bxhi	lr
 8000202:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000206:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800020e:	bf18      	it	ne
 8000210:	4240      	negne	r0, r0
 8000212:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000216:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800021e:	bf18      	it	ne
 8000220:	4249      	negne	r1, r1
 8000222:	ea92 0f03 	teq	r2, r3
 8000226:	d03f      	beq.n	80002a8 <__addsf3+0xd8>
 8000228:	f1a2 0201 	sub.w	r2, r2, #1
 800022c:	fa41 fc03 	asr.w	ip, r1, r3
 8000230:	eb10 000c 	adds.w	r0, r0, ip
 8000234:	f1c3 0320 	rsb	r3, r3, #32
 8000238:	fa01 f103 	lsl.w	r1, r1, r3
 800023c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000240:	d502      	bpl.n	8000248 <__addsf3+0x78>
 8000242:	4249      	negs	r1, r1
 8000244:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000248:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800024c:	d313      	bcc.n	8000276 <__addsf3+0xa6>
 800024e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000252:	d306      	bcc.n	8000262 <__addsf3+0x92>
 8000254:	0840      	lsrs	r0, r0, #1
 8000256:	ea4f 0131 	mov.w	r1, r1, rrx
 800025a:	f102 0201 	add.w	r2, r2, #1
 800025e:	2afe      	cmp	r2, #254	@ 0xfe
 8000260:	d251      	bcs.n	8000306 <__addsf3+0x136>
 8000262:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000266:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026a:	bf08      	it	eq
 800026c:	f020 0001 	biceq.w	r0, r0, #1
 8000270:	ea40 0003 	orr.w	r0, r0, r3
 8000274:	4770      	bx	lr
 8000276:	0049      	lsls	r1, r1, #1
 8000278:	eb40 0000 	adc.w	r0, r0, r0
 800027c:	3a01      	subs	r2, #1
 800027e:	bf28      	it	cs
 8000280:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000284:	d2ed      	bcs.n	8000262 <__addsf3+0x92>
 8000286:	fab0 fc80 	clz	ip, r0
 800028a:	f1ac 0c08 	sub.w	ip, ip, #8
 800028e:	ebb2 020c 	subs.w	r2, r2, ip
 8000292:	fa00 f00c 	lsl.w	r0, r0, ip
 8000296:	bfaa      	itet	ge
 8000298:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800029c:	4252      	neglt	r2, r2
 800029e:	4318      	orrge	r0, r3
 80002a0:	bfbc      	itt	lt
 80002a2:	40d0      	lsrlt	r0, r2
 80002a4:	4318      	orrlt	r0, r3
 80002a6:	4770      	bx	lr
 80002a8:	f092 0f00 	teq	r2, #0
 80002ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b0:	bf06      	itte	eq
 80002b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002b6:	3201      	addeq	r2, #1
 80002b8:	3b01      	subne	r3, #1
 80002ba:	e7b5      	b.n	8000228 <__addsf3+0x58>
 80002bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c4:	bf18      	it	ne
 80002c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ca:	d021      	beq.n	8000310 <__addsf3+0x140>
 80002cc:	ea92 0f03 	teq	r2, r3
 80002d0:	d004      	beq.n	80002dc <__addsf3+0x10c>
 80002d2:	f092 0f00 	teq	r2, #0
 80002d6:	bf08      	it	eq
 80002d8:	4608      	moveq	r0, r1
 80002da:	4770      	bx	lr
 80002dc:	ea90 0f01 	teq	r0, r1
 80002e0:	bf1c      	itt	ne
 80002e2:	2000      	movne	r0, #0
 80002e4:	4770      	bxne	lr
 80002e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ea:	d104      	bne.n	80002f6 <__addsf3+0x126>
 80002ec:	0040      	lsls	r0, r0, #1
 80002ee:	bf28      	it	cs
 80002f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	4770      	bx	lr
 80002f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fa:	bf3c      	itt	cc
 80002fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000300:	4770      	bxcc	lr
 8000302:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000306:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800030e:	4770      	bx	lr
 8000310:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000314:	bf16      	itet	ne
 8000316:	4608      	movne	r0, r1
 8000318:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800031c:	4601      	movne	r1, r0
 800031e:	0242      	lsls	r2, r0, #9
 8000320:	bf06      	itte	eq
 8000322:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000326:	ea90 0f01 	teqeq	r0, r1
 800032a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800032e:	4770      	bx	lr

08000330 <__aeabi_ui2f>:
 8000330:	f04f 0300 	mov.w	r3, #0
 8000334:	e004      	b.n	8000340 <__aeabi_i2f+0x8>
 8000336:	bf00      	nop

08000338 <__aeabi_i2f>:
 8000338:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800033c:	bf48      	it	mi
 800033e:	4240      	negmi	r0, r0
 8000340:	ea5f 0c00 	movs.w	ip, r0
 8000344:	bf08      	it	eq
 8000346:	4770      	bxeq	lr
 8000348:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800034c:	4601      	mov	r1, r0
 800034e:	f04f 0000 	mov.w	r0, #0
 8000352:	e01c      	b.n	800038e <__aeabi_l2f+0x2a>

08000354 <__aeabi_ul2f>:
 8000354:	ea50 0201 	orrs.w	r2, r0, r1
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f04f 0300 	mov.w	r3, #0
 8000360:	e00a      	b.n	8000378 <__aeabi_l2f+0x14>
 8000362:	bf00      	nop

08000364 <__aeabi_l2f>:
 8000364:	ea50 0201 	orrs.w	r2, r0, r1
 8000368:	bf08      	it	eq
 800036a:	4770      	bxeq	lr
 800036c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000370:	d502      	bpl.n	8000378 <__aeabi_l2f+0x14>
 8000372:	4240      	negs	r0, r0
 8000374:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000378:	ea5f 0c01 	movs.w	ip, r1
 800037c:	bf02      	ittt	eq
 800037e:	4684      	moveq	ip, r0
 8000380:	4601      	moveq	r1, r0
 8000382:	2000      	moveq	r0, #0
 8000384:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000388:	bf08      	it	eq
 800038a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800038e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000392:	fabc f28c 	clz	r2, ip
 8000396:	3a08      	subs	r2, #8
 8000398:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800039c:	db10      	blt.n	80003c0 <__aeabi_l2f+0x5c>
 800039e:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a2:	4463      	add	r3, ip
 80003a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80003a8:	f1c2 0220 	rsb	r2, r2, #32
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	fa20 f202 	lsr.w	r2, r0, r2
 80003b4:	eb43 0002 	adc.w	r0, r3, r2
 80003b8:	bf08      	it	eq
 80003ba:	f020 0001 	biceq.w	r0, r0, #1
 80003be:	4770      	bx	lr
 80003c0:	f102 0220 	add.w	r2, r2, #32
 80003c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80003c8:	f1c2 0220 	rsb	r2, r2, #32
 80003cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d0:	fa21 f202 	lsr.w	r2, r1, r2
 80003d4:	eb43 0002 	adc.w	r0, r3, r2
 80003d8:	bf08      	it	eq
 80003da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003de:	4770      	bx	lr

080003e0 <__aeabi_fmul>:
 80003e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003e8:	bf1e      	ittt	ne
 80003ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003ee:	ea92 0f0c 	teqne	r2, ip
 80003f2:	ea93 0f0c 	teqne	r3, ip
 80003f6:	d06f      	beq.n	80004d8 <__aeabi_fmul+0xf8>
 80003f8:	441a      	add	r2, r3
 80003fa:	ea80 0c01 	eor.w	ip, r0, r1
 80003fe:	0240      	lsls	r0, r0, #9
 8000400:	bf18      	it	ne
 8000402:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000406:	d01e      	beq.n	8000446 <__aeabi_fmul+0x66>
 8000408:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800040c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000410:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000414:	fba0 3101 	umull	r3, r1, r0, r1
 8000418:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800041c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000420:	bf3e      	ittt	cc
 8000422:	0049      	lslcc	r1, r1, #1
 8000424:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000428:	005b      	lslcc	r3, r3, #1
 800042a:	ea40 0001 	orr.w	r0, r0, r1
 800042e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000432:	2afd      	cmp	r2, #253	@ 0xfd
 8000434:	d81d      	bhi.n	8000472 <__aeabi_fmul+0x92>
 8000436:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800043a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800043e:	bf08      	it	eq
 8000440:	f020 0001 	biceq.w	r0, r0, #1
 8000444:	4770      	bx	lr
 8000446:	f090 0f00 	teq	r0, #0
 800044a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800044e:	bf08      	it	eq
 8000450:	0249      	lsleq	r1, r1, #9
 8000452:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000456:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800045a:	3a7f      	subs	r2, #127	@ 0x7f
 800045c:	bfc2      	ittt	gt
 800045e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000462:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000466:	4770      	bxgt	lr
 8000468:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	3a01      	subs	r2, #1
 8000472:	dc5d      	bgt.n	8000530 <__aeabi_fmul+0x150>
 8000474:	f112 0f19 	cmn.w	r2, #25
 8000478:	bfdc      	itt	le
 800047a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800047e:	4770      	bxle	lr
 8000480:	f1c2 0200 	rsb	r2, r2, #0
 8000484:	0041      	lsls	r1, r0, #1
 8000486:	fa21 f102 	lsr.w	r1, r1, r2
 800048a:	f1c2 0220 	rsb	r2, r2, #32
 800048e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000492:	ea5f 0031 	movs.w	r0, r1, rrx
 8000496:	f140 0000 	adc.w	r0, r0, #0
 800049a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800049e:	bf08      	it	eq
 80004a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004a4:	4770      	bx	lr
 80004a6:	f092 0f00 	teq	r2, #0
 80004aa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80004ae:	bf02      	ittt	eq
 80004b0:	0040      	lsleq	r0, r0, #1
 80004b2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80004b6:	3a01      	subeq	r2, #1
 80004b8:	d0f9      	beq.n	80004ae <__aeabi_fmul+0xce>
 80004ba:	ea40 000c 	orr.w	r0, r0, ip
 80004be:	f093 0f00 	teq	r3, #0
 80004c2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	bf02      	ittt	eq
 80004c8:	0049      	lsleq	r1, r1, #1
 80004ca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004ce:	3b01      	subeq	r3, #1
 80004d0:	d0f9      	beq.n	80004c6 <__aeabi_fmul+0xe6>
 80004d2:	ea41 010c 	orr.w	r1, r1, ip
 80004d6:	e78f      	b.n	80003f8 <__aeabi_fmul+0x18>
 80004d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004dc:	ea92 0f0c 	teq	r2, ip
 80004e0:	bf18      	it	ne
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d00a      	beq.n	80004fe <__aeabi_fmul+0x11e>
 80004e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004ec:	bf18      	it	ne
 80004ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004f2:	d1d8      	bne.n	80004a6 <__aeabi_fmul+0xc6>
 80004f4:	ea80 0001 	eor.w	r0, r0, r1
 80004f8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004fc:	4770      	bx	lr
 80004fe:	f090 0f00 	teq	r0, #0
 8000502:	bf17      	itett	ne
 8000504:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000508:	4608      	moveq	r0, r1
 800050a:	f091 0f00 	teqne	r1, #0
 800050e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000512:	d014      	beq.n	800053e <__aeabi_fmul+0x15e>
 8000514:	ea92 0f0c 	teq	r2, ip
 8000518:	d101      	bne.n	800051e <__aeabi_fmul+0x13e>
 800051a:	0242      	lsls	r2, r0, #9
 800051c:	d10f      	bne.n	800053e <__aeabi_fmul+0x15e>
 800051e:	ea93 0f0c 	teq	r3, ip
 8000522:	d103      	bne.n	800052c <__aeabi_fmul+0x14c>
 8000524:	024b      	lsls	r3, r1, #9
 8000526:	bf18      	it	ne
 8000528:	4608      	movne	r0, r1
 800052a:	d108      	bne.n	800053e <__aeabi_fmul+0x15e>
 800052c:	ea80 0001 	eor.w	r0, r0, r1
 8000530:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000534:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000538:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800053c:	4770      	bx	lr
 800053e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000542:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000546:	4770      	bx	lr

08000548 <__aeabi_fdiv>:
 8000548:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000550:	bf1e      	ittt	ne
 8000552:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000556:	ea92 0f0c 	teqne	r2, ip
 800055a:	ea93 0f0c 	teqne	r3, ip
 800055e:	d069      	beq.n	8000634 <__aeabi_fdiv+0xec>
 8000560:	eba2 0203 	sub.w	r2, r2, r3
 8000564:	ea80 0c01 	eor.w	ip, r0, r1
 8000568:	0249      	lsls	r1, r1, #9
 800056a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800056e:	d037      	beq.n	80005e0 <__aeabi_fdiv+0x98>
 8000570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000574:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000578:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800057c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000580:	428b      	cmp	r3, r1
 8000582:	bf38      	it	cc
 8000584:	005b      	lslcc	r3, r3, #1
 8000586:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800058a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800058e:	428b      	cmp	r3, r1
 8000590:	bf24      	itt	cs
 8000592:	1a5b      	subcs	r3, r3, r1
 8000594:	ea40 000c 	orrcs.w	r0, r0, ip
 8000598:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800059c:	bf24      	itt	cs
 800059e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005aa:	bf24      	itt	cs
 80005ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005b8:	bf24      	itt	cs
 80005ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	bf18      	it	ne
 80005c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80005ca:	d1e0      	bne.n	800058e <__aeabi_fdiv+0x46>
 80005cc:	2afd      	cmp	r2, #253	@ 0xfd
 80005ce:	f63f af50 	bhi.w	8000472 <__aeabi_fmul+0x92>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005d8:	bf08      	it	eq
 80005da:	f020 0001 	biceq.w	r0, r0, #1
 80005de:	4770      	bx	lr
 80005e0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80005e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005e8:	327f      	adds	r2, #127	@ 0x7f
 80005ea:	bfc2      	ittt	gt
 80005ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005f4:	4770      	bxgt	lr
 80005f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	3a01      	subs	r2, #1
 8000600:	e737      	b.n	8000472 <__aeabi_fmul+0x92>
 8000602:	f092 0f00 	teq	r2, #0
 8000606:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800060a:	bf02      	ittt	eq
 800060c:	0040      	lsleq	r0, r0, #1
 800060e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000612:	3a01      	subeq	r2, #1
 8000614:	d0f9      	beq.n	800060a <__aeabi_fdiv+0xc2>
 8000616:	ea40 000c 	orr.w	r0, r0, ip
 800061a:	f093 0f00 	teq	r3, #0
 800061e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000622:	bf02      	ittt	eq
 8000624:	0049      	lsleq	r1, r1, #1
 8000626:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800062a:	3b01      	subeq	r3, #1
 800062c:	d0f9      	beq.n	8000622 <__aeabi_fdiv+0xda>
 800062e:	ea41 010c 	orr.w	r1, r1, ip
 8000632:	e795      	b.n	8000560 <__aeabi_fdiv+0x18>
 8000634:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000638:	ea92 0f0c 	teq	r2, ip
 800063c:	d108      	bne.n	8000650 <__aeabi_fdiv+0x108>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	f47f af7d 	bne.w	800053e <__aeabi_fmul+0x15e>
 8000644:	ea93 0f0c 	teq	r3, ip
 8000648:	f47f af70 	bne.w	800052c <__aeabi_fmul+0x14c>
 800064c:	4608      	mov	r0, r1
 800064e:	e776      	b.n	800053e <__aeabi_fmul+0x15e>
 8000650:	ea93 0f0c 	teq	r3, ip
 8000654:	d104      	bne.n	8000660 <__aeabi_fdiv+0x118>
 8000656:	024b      	lsls	r3, r1, #9
 8000658:	f43f af4c 	beq.w	80004f4 <__aeabi_fmul+0x114>
 800065c:	4608      	mov	r0, r1
 800065e:	e76e      	b.n	800053e <__aeabi_fmul+0x15e>
 8000660:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000664:	bf18      	it	ne
 8000666:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800066a:	d1ca      	bne.n	8000602 <__aeabi_fdiv+0xba>
 800066c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000670:	f47f af5c 	bne.w	800052c <__aeabi_fmul+0x14c>
 8000674:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000678:	f47f af3c 	bne.w	80004f4 <__aeabi_fmul+0x114>
 800067c:	e75f      	b.n	800053e <__aeabi_fmul+0x15e>
 800067e:	bf00      	nop

08000680 <__gesf2>:
 8000680:	f04f 3cff 	mov.w	ip, #4294967295
 8000684:	e006      	b.n	8000694 <__cmpsf2+0x4>
 8000686:	bf00      	nop

08000688 <__lesf2>:
 8000688:	f04f 0c01 	mov.w	ip, #1
 800068c:	e002      	b.n	8000694 <__cmpsf2+0x4>
 800068e:	bf00      	nop

08000690 <__cmpsf2>:
 8000690:	f04f 0c01 	mov.w	ip, #1
 8000694:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000698:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800069c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006a4:	bf18      	it	ne
 80006a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006aa:	d011      	beq.n	80006d0 <__cmpsf2+0x40>
 80006ac:	b001      	add	sp, #4
 80006ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80006b2:	bf18      	it	ne
 80006b4:	ea90 0f01 	teqne	r0, r1
 80006b8:	bf58      	it	pl
 80006ba:	ebb2 0003 	subspl.w	r0, r2, r3
 80006be:	bf88      	it	hi
 80006c0:	17c8      	asrhi	r0, r1, #31
 80006c2:	bf38      	it	cc
 80006c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80006c8:	bf18      	it	ne
 80006ca:	f040 0001 	orrne.w	r0, r0, #1
 80006ce:	4770      	bx	lr
 80006d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006d4:	d102      	bne.n	80006dc <__cmpsf2+0x4c>
 80006d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80006da:	d105      	bne.n	80006e8 <__cmpsf2+0x58>
 80006dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80006e0:	d1e4      	bne.n	80006ac <__cmpsf2+0x1c>
 80006e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80006e6:	d0e1      	beq.n	80006ac <__cmpsf2+0x1c>
 80006e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_cfrcmple>:
 80006f0:	4684      	mov	ip, r0
 80006f2:	4608      	mov	r0, r1
 80006f4:	4661      	mov	r1, ip
 80006f6:	e7ff      	b.n	80006f8 <__aeabi_cfcmpeq>

080006f8 <__aeabi_cfcmpeq>:
 80006f8:	b50f      	push	{r0, r1, r2, r3, lr}
 80006fa:	f7ff ffc9 	bl	8000690 <__cmpsf2>
 80006fe:	2800      	cmp	r0, #0
 8000700:	bf48      	it	mi
 8000702:	f110 0f00 	cmnmi.w	r0, #0
 8000706:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000708 <__aeabi_fcmpeq>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff fff4 	bl	80006f8 <__aeabi_cfcmpeq>
 8000710:	bf0c      	ite	eq
 8000712:	2001      	moveq	r0, #1
 8000714:	2000      	movne	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <__aeabi_fcmplt>:
 800071c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000720:	f7ff ffea 	bl	80006f8 <__aeabi_cfcmpeq>
 8000724:	bf34      	ite	cc
 8000726:	2001      	movcc	r0, #1
 8000728:	2000      	movcs	r0, #0
 800072a:	f85d fb08 	ldr.w	pc, [sp], #8
 800072e:	bf00      	nop

08000730 <__aeabi_fcmple>:
 8000730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000734:	f7ff ffe0 	bl	80006f8 <__aeabi_cfcmpeq>
 8000738:	bf94      	ite	ls
 800073a:	2001      	movls	r0, #1
 800073c:	2000      	movhi	r0, #0
 800073e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000742:	bf00      	nop

08000744 <__aeabi_fcmpge>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff ffd2 	bl	80006f0 <__aeabi_cfrcmple>
 800074c:	bf94      	ite	ls
 800074e:	2001      	movls	r0, #1
 8000750:	2000      	movhi	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_fcmpgt>:
 8000758:	f84d ed08 	str.w	lr, [sp, #-8]!
 800075c:	f7ff ffc8 	bl	80006f0 <__aeabi_cfrcmple>
 8000760:	bf34      	ite	cc
 8000762:	2001      	movcc	r0, #1
 8000764:	2000      	movcs	r0, #0
 8000766:	f85d fb08 	ldr.w	pc, [sp], #8
 800076a:	bf00      	nop

0800076c <__aeabi_f2iz>:
 800076c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000770:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000774:	d30f      	bcc.n	8000796 <__aeabi_f2iz+0x2a>
 8000776:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800077a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800077e:	d90d      	bls.n	800079c <__aeabi_f2iz+0x30>
 8000780:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000788:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800078c:	fa23 f002 	lsr.w	r0, r3, r2
 8000790:	bf18      	it	ne
 8000792:	4240      	negne	r0, r0
 8000794:	4770      	bx	lr
 8000796:	f04f 0000 	mov.w	r0, #0
 800079a:	4770      	bx	lr
 800079c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80007a0:	d101      	bne.n	80007a6 <__aeabi_f2iz+0x3a>
 80007a2:	0242      	lsls	r2, r0, #9
 80007a4:	d105      	bne.n	80007b2 <__aeabi_f2iz+0x46>
 80007a6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80007aa:	bf08      	it	eq
 80007ac:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007b0:	4770      	bx	lr
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	4770      	bx	lr

080007b8 <__aeabi_uldivmod>:
 80007b8:	b953      	cbnz	r3, 80007d0 <__aeabi_uldivmod+0x18>
 80007ba:	b94a      	cbnz	r2, 80007d0 <__aeabi_uldivmod+0x18>
 80007bc:	2900      	cmp	r1, #0
 80007be:	bf08      	it	eq
 80007c0:	2800      	cmpeq	r0, #0
 80007c2:	bf1c      	itt	ne
 80007c4:	f04f 31ff 	movne.w	r1, #4294967295
 80007c8:	f04f 30ff 	movne.w	r0, #4294967295
 80007cc:	f000 b98c 	b.w	8000ae8 <__aeabi_idiv0>
 80007d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007d8:	f000 f806 	bl	80007e8 <__udivmoddi4>
 80007dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007e4:	b004      	add	sp, #16
 80007e6:	4770      	bx	lr

080007e8 <__udivmoddi4>:
 80007e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ec:	9d08      	ldr	r5, [sp, #32]
 80007ee:	468e      	mov	lr, r1
 80007f0:	4604      	mov	r4, r0
 80007f2:	4688      	mov	r8, r1
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d14a      	bne.n	800088e <__udivmoddi4+0xa6>
 80007f8:	428a      	cmp	r2, r1
 80007fa:	4617      	mov	r7, r2
 80007fc:	d962      	bls.n	80008c4 <__udivmoddi4+0xdc>
 80007fe:	fab2 f682 	clz	r6, r2
 8000802:	b14e      	cbz	r6, 8000818 <__udivmoddi4+0x30>
 8000804:	f1c6 0320 	rsb	r3, r6, #32
 8000808:	fa01 f806 	lsl.w	r8, r1, r6
 800080c:	fa20 f303 	lsr.w	r3, r0, r3
 8000810:	40b7      	lsls	r7, r6
 8000812:	ea43 0808 	orr.w	r8, r3, r8
 8000816:	40b4      	lsls	r4, r6
 8000818:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800081c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000820:	fa1f fc87 	uxth.w	ip, r7
 8000824:	fb0e 8811 	mls	r8, lr, r1, r8
 8000828:	fb01 f20c 	mul.w	r2, r1, ip
 800082c:	0c23      	lsrs	r3, r4, #16
 800082e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000832:	429a      	cmp	r2, r3
 8000834:	d909      	bls.n	800084a <__udivmoddi4+0x62>
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	f101 30ff 	add.w	r0, r1, #4294967295
 800083c:	f080 80eb 	bcs.w	8000a16 <__udivmoddi4+0x22e>
 8000840:	429a      	cmp	r2, r3
 8000842:	f240 80e8 	bls.w	8000a16 <__udivmoddi4+0x22e>
 8000846:	3902      	subs	r1, #2
 8000848:	443b      	add	r3, r7
 800084a:	1a9a      	subs	r2, r3, r2
 800084c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000850:	fb0e 2210 	mls	r2, lr, r0, r2
 8000854:	fb00 fc0c 	mul.w	ip, r0, ip
 8000858:	b2a3      	uxth	r3, r4
 800085a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800085e:	459c      	cmp	ip, r3
 8000860:	d909      	bls.n	8000876 <__udivmoddi4+0x8e>
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	f100 32ff 	add.w	r2, r0, #4294967295
 8000868:	f080 80d7 	bcs.w	8000a1a <__udivmoddi4+0x232>
 800086c:	459c      	cmp	ip, r3
 800086e:	f240 80d4 	bls.w	8000a1a <__udivmoddi4+0x232>
 8000872:	443b      	add	r3, r7
 8000874:	3802      	subs	r0, #2
 8000876:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800087a:	2100      	movs	r1, #0
 800087c:	eba3 030c 	sub.w	r3, r3, ip
 8000880:	b11d      	cbz	r5, 800088a <__udivmoddi4+0xa2>
 8000882:	2200      	movs	r2, #0
 8000884:	40f3      	lsrs	r3, r6
 8000886:	e9c5 3200 	strd	r3, r2, [r5]
 800088a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800088e:	428b      	cmp	r3, r1
 8000890:	d905      	bls.n	800089e <__udivmoddi4+0xb6>
 8000892:	b10d      	cbz	r5, 8000898 <__udivmoddi4+0xb0>
 8000894:	e9c5 0100 	strd	r0, r1, [r5]
 8000898:	2100      	movs	r1, #0
 800089a:	4608      	mov	r0, r1
 800089c:	e7f5      	b.n	800088a <__udivmoddi4+0xa2>
 800089e:	fab3 f183 	clz	r1, r3
 80008a2:	2900      	cmp	r1, #0
 80008a4:	d146      	bne.n	8000934 <__udivmoddi4+0x14c>
 80008a6:	4573      	cmp	r3, lr
 80008a8:	d302      	bcc.n	80008b0 <__udivmoddi4+0xc8>
 80008aa:	4282      	cmp	r2, r0
 80008ac:	f200 8108 	bhi.w	8000ac0 <__udivmoddi4+0x2d8>
 80008b0:	1a84      	subs	r4, r0, r2
 80008b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008b6:	2001      	movs	r0, #1
 80008b8:	4690      	mov	r8, r2
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d0e5      	beq.n	800088a <__udivmoddi4+0xa2>
 80008be:	e9c5 4800 	strd	r4, r8, [r5]
 80008c2:	e7e2      	b.n	800088a <__udivmoddi4+0xa2>
 80008c4:	2a00      	cmp	r2, #0
 80008c6:	f000 8091 	beq.w	80009ec <__udivmoddi4+0x204>
 80008ca:	fab2 f682 	clz	r6, r2
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	f040 80a5 	bne.w	8000a1e <__udivmoddi4+0x236>
 80008d4:	1a8a      	subs	r2, r1, r2
 80008d6:	2101      	movs	r1, #1
 80008d8:	0c03      	lsrs	r3, r0, #16
 80008da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008de:	b280      	uxth	r0, r0
 80008e0:	b2bc      	uxth	r4, r7
 80008e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ee:	fb04 f20c 	mul.w	r2, r4, ip
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d907      	bls.n	8000906 <__udivmoddi4+0x11e>
 80008f6:	18fb      	adds	r3, r7, r3
 80008f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008fc:	d202      	bcs.n	8000904 <__udivmoddi4+0x11c>
 80008fe:	429a      	cmp	r2, r3
 8000900:	f200 80e3 	bhi.w	8000aca <__udivmoddi4+0x2e2>
 8000904:	46c4      	mov	ip, r8
 8000906:	1a9b      	subs	r3, r3, r2
 8000908:	fbb3 f2fe 	udiv	r2, r3, lr
 800090c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000910:	fb02 f404 	mul.w	r4, r2, r4
 8000914:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000918:	429c      	cmp	r4, r3
 800091a:	d907      	bls.n	800092c <__udivmoddi4+0x144>
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000922:	d202      	bcs.n	800092a <__udivmoddi4+0x142>
 8000924:	429c      	cmp	r4, r3
 8000926:	f200 80cd 	bhi.w	8000ac4 <__udivmoddi4+0x2dc>
 800092a:	4602      	mov	r2, r0
 800092c:	1b1b      	subs	r3, r3, r4
 800092e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000932:	e7a5      	b.n	8000880 <__udivmoddi4+0x98>
 8000934:	f1c1 0620 	rsb	r6, r1, #32
 8000938:	408b      	lsls	r3, r1
 800093a:	fa22 f706 	lsr.w	r7, r2, r6
 800093e:	431f      	orrs	r7, r3
 8000940:	fa2e fa06 	lsr.w	sl, lr, r6
 8000944:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000948:	fbba f8f9 	udiv	r8, sl, r9
 800094c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000950:	fa20 f306 	lsr.w	r3, r0, r6
 8000954:	fb09 aa18 	mls	sl, r9, r8, sl
 8000958:	fa1f fc87 	uxth.w	ip, r7
 800095c:	ea43 030e 	orr.w	r3, r3, lr
 8000960:	fa00 fe01 	lsl.w	lr, r0, r1
 8000964:	fb08 f00c 	mul.w	r0, r8, ip
 8000968:	0c1c      	lsrs	r4, r3, #16
 800096a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800096e:	42a0      	cmp	r0, r4
 8000970:	fa02 f201 	lsl.w	r2, r2, r1
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x1a4>
 8000976:	193c      	adds	r4, r7, r4
 8000978:	f108 3aff 	add.w	sl, r8, #4294967295
 800097c:	f080 809e 	bcs.w	8000abc <__udivmoddi4+0x2d4>
 8000980:	42a0      	cmp	r0, r4
 8000982:	f240 809b 	bls.w	8000abc <__udivmoddi4+0x2d4>
 8000986:	f1a8 0802 	sub.w	r8, r8, #2
 800098a:	443c      	add	r4, r7
 800098c:	1a24      	subs	r4, r4, r0
 800098e:	b298      	uxth	r0, r3
 8000990:	fbb4 f3f9 	udiv	r3, r4, r9
 8000994:	fb09 4413 	mls	r4, r9, r3, r4
 8000998:	fb03 fc0c 	mul.w	ip, r3, ip
 800099c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80009a0:	45a4      	cmp	ip, r4
 80009a2:	d909      	bls.n	80009b8 <__udivmoddi4+0x1d0>
 80009a4:	193c      	adds	r4, r7, r4
 80009a6:	f103 30ff 	add.w	r0, r3, #4294967295
 80009aa:	f080 8085 	bcs.w	8000ab8 <__udivmoddi4+0x2d0>
 80009ae:	45a4      	cmp	ip, r4
 80009b0:	f240 8082 	bls.w	8000ab8 <__udivmoddi4+0x2d0>
 80009b4:	3b02      	subs	r3, #2
 80009b6:	443c      	add	r4, r7
 80009b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009bc:	eba4 040c 	sub.w	r4, r4, ip
 80009c0:	fba0 8c02 	umull	r8, ip, r0, r2
 80009c4:	4564      	cmp	r4, ip
 80009c6:	4643      	mov	r3, r8
 80009c8:	46e1      	mov	r9, ip
 80009ca:	d364      	bcc.n	8000a96 <__udivmoddi4+0x2ae>
 80009cc:	d061      	beq.n	8000a92 <__udivmoddi4+0x2aa>
 80009ce:	b15d      	cbz	r5, 80009e8 <__udivmoddi4+0x200>
 80009d0:	ebbe 0203 	subs.w	r2, lr, r3
 80009d4:	eb64 0409 	sbc.w	r4, r4, r9
 80009d8:	fa04 f606 	lsl.w	r6, r4, r6
 80009dc:	fa22 f301 	lsr.w	r3, r2, r1
 80009e0:	431e      	orrs	r6, r3
 80009e2:	40cc      	lsrs	r4, r1
 80009e4:	e9c5 6400 	strd	r6, r4, [r5]
 80009e8:	2100      	movs	r1, #0
 80009ea:	e74e      	b.n	800088a <__udivmoddi4+0xa2>
 80009ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80009f0:	0c01      	lsrs	r1, r0, #16
 80009f2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009f6:	b280      	uxth	r0, r0
 80009f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009fc:	463b      	mov	r3, r7
 80009fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a02:	4638      	mov	r0, r7
 8000a04:	463c      	mov	r4, r7
 8000a06:	46b8      	mov	r8, r7
 8000a08:	46be      	mov	lr, r7
 8000a0a:	2620      	movs	r6, #32
 8000a0c:	eba2 0208 	sub.w	r2, r2, r8
 8000a10:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a14:	e765      	b.n	80008e2 <__udivmoddi4+0xfa>
 8000a16:	4601      	mov	r1, r0
 8000a18:	e717      	b.n	800084a <__udivmoddi4+0x62>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	e72b      	b.n	8000876 <__udivmoddi4+0x8e>
 8000a1e:	f1c6 0120 	rsb	r1, r6, #32
 8000a22:	fa2e fc01 	lsr.w	ip, lr, r1
 8000a26:	40b7      	lsls	r7, r6
 8000a28:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a2c:	fa20 f101 	lsr.w	r1, r0, r1
 8000a30:	ea41 010e 	orr.w	r1, r1, lr
 8000a34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a38:	fbbc f8fe 	udiv	r8, ip, lr
 8000a3c:	b2bc      	uxth	r4, r7
 8000a3e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a42:	fb08 f904 	mul.w	r9, r8, r4
 8000a46:	0c0a      	lsrs	r2, r1, #16
 8000a48:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a4c:	40b0      	lsls	r0, r6
 8000a4e:	4591      	cmp	r9, r2
 8000a50:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a54:	b280      	uxth	r0, r0
 8000a56:	d93e      	bls.n	8000ad6 <__udivmoddi4+0x2ee>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a5e:	d201      	bcs.n	8000a64 <__udivmoddi4+0x27c>
 8000a60:	4591      	cmp	r9, r2
 8000a62:	d81f      	bhi.n	8000aa4 <__udivmoddi4+0x2bc>
 8000a64:	eba2 0209 	sub.w	r2, r2, r9
 8000a68:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a74:	b28a      	uxth	r2, r1
 8000a76:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a7a:	4542      	cmp	r2, r8
 8000a7c:	d229      	bcs.n	8000ad2 <__udivmoddi4+0x2ea>
 8000a7e:	18ba      	adds	r2, r7, r2
 8000a80:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a84:	d2c2      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a86:	4542      	cmp	r2, r8
 8000a88:	d2c0      	bcs.n	8000a0c <__udivmoddi4+0x224>
 8000a8a:	f1a9 0102 	sub.w	r1, r9, #2
 8000a8e:	443a      	add	r2, r7
 8000a90:	e7bc      	b.n	8000a0c <__udivmoddi4+0x224>
 8000a92:	45c6      	cmp	lr, r8
 8000a94:	d29b      	bcs.n	80009ce <__udivmoddi4+0x1e6>
 8000a96:	ebb8 0302 	subs.w	r3, r8, r2
 8000a9a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	46e1      	mov	r9, ip
 8000aa2:	e794      	b.n	80009ce <__udivmoddi4+0x1e6>
 8000aa4:	eba7 0909 	sub.w	r9, r7, r9
 8000aa8:	444a      	add	r2, r9
 8000aaa:	fbb2 f9fe 	udiv	r9, r2, lr
 8000aae:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab2:	fb09 f804 	mul.w	r8, r9, r4
 8000ab6:	e7db      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	e77d      	b.n	80009b8 <__udivmoddi4+0x1d0>
 8000abc:	46d0      	mov	r8, sl
 8000abe:	e765      	b.n	800098c <__udivmoddi4+0x1a4>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e6fa      	b.n	80008ba <__udivmoddi4+0xd2>
 8000ac4:	443b      	add	r3, r7
 8000ac6:	3a02      	subs	r2, #2
 8000ac8:	e730      	b.n	800092c <__udivmoddi4+0x144>
 8000aca:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ace:	443b      	add	r3, r7
 8000ad0:	e719      	b.n	8000906 <__udivmoddi4+0x11e>
 8000ad2:	4649      	mov	r1, r9
 8000ad4:	e79a      	b.n	8000a0c <__udivmoddi4+0x224>
 8000ad6:	eba2 0209 	sub.w	r2, r2, r9
 8000ada:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ade:	46c4      	mov	ip, r8
 8000ae0:	fb09 f804 	mul.w	r8, r9, r4
 8000ae4:	e7c4      	b.n	8000a70 <__udivmoddi4+0x288>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <CMD_TakePicture>:
#include <string.h>
#include <stdio.h>
#include "ls_comms.h"


HAL_StatusTypeDef CMD_TakePicture(uint8_t *opcode) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] & 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	777b      	strb	r3, [r7, #29]
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	f003 0306 	and.w	r3, r3, #6
 8000b06:	773b      	strb	r3, [r7, #28]
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	f003 030f 	and.w	r3, r3, #15
 8000b12:	76fb      	strb	r3, [r7, #27]
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3301      	adds	r3, #1
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b1e:	76bb      	strb	r3, [r7, #26]
	uint8_t black_filtering = opcode[2] & 0x01;			// 0000_0001 mask
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3302      	adds	r3, #2
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	767b      	strb	r3, [r7, #25]
	uint8_t black_threshold = opcode[2] & 0xFE;	 		// 1111_1110 mask - 7b
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3302      	adds	r3, #2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f023 0301 	bic.w	r3, r3, #1
 8000b36:	763b      	strb	r3, [r7, #24]
	// opcode[3] unused for this Command

	float threshold_float = (float)black_threshold * (float)(BLACK_THRESHOLD_UNITS);
 8000b38:	7e3b      	ldrb	r3, [r7, #24]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fbf8 	bl	8000330 <__aeabi_ui2f>
 8000b40:	4603      	mov	r3, r0
 8000b42:	4932      	ldr	r1, [pc, #200]	@ (8000c0c <CMD_TakePicture+0x120>)
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fc4b 	bl	80003e0 <__aeabi_fmul>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	617b      	str	r3, [r7, #20]

	uint8_t current_tries    = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	77fb      	strb	r3, [r7, #31]
	float   result 			 = 0.0f;
 8000b52:	f04f 0300 	mov.w	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
	uint8_t success 		 = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	77bb      	strb	r3, [r7, #30]
	uint32_t compressed_size = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000b60:	f000 fb4c 	bl	80011fc <FillTxBufferWithZeroes>
	while (current_tries < tries) {
 8000b64:	e030      	b.n	8000bc8 <CMD_TakePicture+0xdc>
		// send take picture command to corresponding camera
		HAL_StatusTypeDef st = DCMICapture(cam_number, buffer_number, opcode);
 8000b66:	7f39      	ldrb	r1, [r7, #28]
 8000b68:	7f7b      	ldrb	r3, [r7, #29]
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f002 ffb1 	bl	8003ad4 <DCMICapture>
 8000b72:	4603      	mov	r3, r0
 8000b74:	74fb      	strb	r3, [r7, #19]
		while(!frame_done) {
 8000b76:	e007      	b.n	8000b88 <CMD_TakePicture+0x9c>
			if (st == HAL_ERROR){
 8000b78:	7cfb      	ldrb	r3, [r7, #19]
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d104      	bne.n	8000b88 <CMD_TakePicture+0x9c>
				tx_buffer[1] = DCMI_CAPTURE_ERR;
 8000b7e:	4b24      	ldr	r3, [pc, #144]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000b80:	2250      	movs	r2, #80	@ 0x50
 8000b82:	705a      	strb	r2, [r3, #1]
				return st;
 8000b84:	7cfb      	ldrb	r3, [r7, #19]
 8000b86:	e03d      	b.n	8000c04 <CMD_TakePicture+0x118>
		while(!frame_done) {
 8000b88:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <CMD_TakePicture+0x128>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d0f2      	beq.n	8000b78 <CMD_TakePicture+0x8c>
			}
			// wait for frame - TODO: Implement timeout
		}

		if(black_filtering == 0) { // no black filtering
 8000b92:	7e7b      	ldrb	r3, [r7, #25]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <CMD_TakePicture+0xb2>
			success = 1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	77bb      	strb	r3, [r7, #30]
			break;
 8000b9c:	e018      	b.n	8000bd0 <CMD_TakePicture+0xe4>
		}

		// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
		ComputeBlackPercentage(&result, buffer_number);
 8000b9e:	7f3a      	ldrb	r2, [r7, #28]
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f003 f81e 	bl	8003be8 <ComputeBlackPercentage>

		if (result <= threshold_float) { // TODO - make it so that this value can be changed
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4619      	mov	r1, r3
 8000bb0:	6978      	ldr	r0, [r7, #20]
 8000bb2:	f7ff fdc7 	bl	8000744 <__aeabi_fcmpge>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <CMD_TakePicture+0xd6>
			success = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	77bb      	strb	r3, [r7, #30]
			break;	// picture accepted
 8000bc0:	e006      	b.n	8000bd0 <CMD_TakePicture+0xe4>
		}
		current_tries++;
 8000bc2:	7ffb      	ldrb	r3, [r7, #31]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	77fb      	strb	r3, [r7, #31]
	while (current_tries < tries) {
 8000bc8:	7ffa      	ldrb	r2, [r7, #31]
 8000bca:	7efb      	ldrb	r3, [r7, #27]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d3ca      	bcc.n	8000b66 <CMD_TakePicture+0x7a>
	}

	if(success) {
 8000bd0:	7fbb      	ldrb	r3, [r7, #30]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d012      	beq.n	8000bfc <CMD_TakePicture+0x110>
		HAL_StatusTypeDef st = CompressToJPEG(buffer_number, compression, &compressed_size, opcode); 	// compresses and saves compressed image to current index addres in SRAM
 8000bd6:	f107 0208 	add.w	r2, r7, #8
 8000bda:	7eb9      	ldrb	r1, [r7, #26]
 8000bdc:	7f38      	ldrb	r0, [r7, #28]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f003 f852 	bl	8003c88 <CompressToJPEG>
 8000be4:	4603      	mov	r3, r0
 8000be6:	74bb      	strb	r3, [r7, #18]
		if(st == HAL_ERROR) {
 8000be8:	7cbb      	ldrb	r3, [r7, #18]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d104      	bne.n	8000bf8 <CMD_TakePicture+0x10c>
			tx_buffer[1] = COMPRESSION_ERR;
 8000bee:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000bf0:	2253      	movs	r2, #83	@ 0x53
 8000bf2:	705a      	strb	r2, [r3, #1]
			return st;
 8000bf4:	7cbb      	ldrb	r3, [r7, #18]
 8000bf6:	e005      	b.n	8000c04 <CMD_TakePicture+0x118>
		}

		// Save a version of compressed picture to FRAM - TODO

		// TODO - something else in return buffer?
		return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e003      	b.n	8000c04 <CMD_TakePicture+0x118>
	}
	
	tx_buffer[1] = BLACK_FILTERING_ERR; 							// execution failed due to filtering
 8000bfc:	4b04      	ldr	r3, [pc, #16]	@ (8000c10 <CMD_TakePicture+0x124>)
 8000bfe:	2251      	movs	r2, #81	@ 0x51
 8000c00:	705a      	strb	r2, [r3, #1]
	// TODO - something else in return buffer?
	return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3720      	adds	r7, #32
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	3c016f00 	.word	0x3c016f00
 8000c10:	200001b8 	.word	0x200001b8
 8000c14:	20000400 	.word	0x20000400

08000c18 <CMD_TakePictureDelayed>:

HAL_StatusTypeDef CMD_TakePictureDelayed(uint8_t *opcode) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08c      	sub	sp, #48	@ 0x30
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] & 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	f003 0301 	and.w	r3, r3, #1
 8000c28:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	f003 0306 	and.w	r3, r3, #6
 8000c34:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	f003 030f 	and.w	r3, r3, #15
 8000c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000c50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t black_filtering = opcode[2] & 0x01;			// 0000_0001 mask
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3302      	adds	r3, #2
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t black_threshold = opcode[2] & 0xFE;	 		// 1111_1110 mask - 7b
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	3302      	adds	r3, #2
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	f023 0301 	bic.w	r3, r3, #1
 8000c6c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	uint8_t delay 			= opcode[3]       ;	 		// 8b - Delay in 5 minute increments for photo capture
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	78db      	ldrb	r3, [r3, #3]
 8000c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	float threshold_float = (float)black_threshold * (float)(BLACK_THRESHOLD_UNITS);
 8000c78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fb57 	bl	8000330 <__aeabi_ui2f>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4945      	ldr	r1, [pc, #276]	@ (8000d9c <CMD_TakePictureDelayed+0x184>)
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fbaa 	bl	80003e0 <__aeabi_fmul>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	623b      	str	r3, [r7, #32]

	uint8_t current_tries    = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	float   result 			 = 0.0f;
 8000c96:	f04f 0300 	mov.w	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
	uint8_t success 		 = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint32_t compressed_size = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]

	uint8_t real_tries = 9 * tries;				// Max. 256 tries of picture capture - This is executed while satellite is not over GS, so we might want many tries
 8000ca6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000caa:	461a      	mov	r2, r3
 8000cac:	00d2      	lsls	r2, r2, #3
 8000cae:	4413      	add	r3, r2
 8000cb0:	77fb      	strb	r3, [r7, #31]
	uint32_t delay_ms = 300 * delay * 1000;	    // Delay has a resolution of 5 minutes
 8000cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cb6:	4a3a      	ldr	r2, [pc, #232]	@ (8000da0 <CMD_TakePictureDelayed+0x188>)
 8000cb8:	fb02 f303 	mul.w	r3, r2, r3
 8000cbc:	61bb      	str	r3, [r7, #24]

	uint32_t start = HAL_GetTick();
 8000cbe:	f003 fd0b 	bl	80046d8 <HAL_GetTick>
 8000cc2:	6178      	str	r0, [r7, #20]
	while (HAL_GetTick() - start < delay_ms) {}	// waits. See how we can implement a timeout of something to avoid lockout (add tx_buffer failed due to timeout). TODO
 8000cc4:	bf00      	nop
 8000cc6:	f003 fd07 	bl	80046d8 <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d8f7      	bhi.n	8000cc6 <CMD_TakePictureDelayed+0xae>

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000cd6:	f000 fa91 	bl	80011fc <FillTxBufferWithZeroes>
	while (current_tries < real_tries) {
 8000cda:	e038      	b.n	8000d4e <CMD_TakePictureDelayed+0x136>
		// send take picture command to corresponding camera
		HAL_StatusTypeDef st = DCMICapture(cam_number, buffer_number, opcode);
 8000cdc:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8000ce0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 fef4 	bl	8003ad4 <DCMICapture>
 8000cec:	4603      	mov	r3, r0
 8000cee:	74fb      	strb	r3, [r7, #19]
		while(!frame_done) {
 8000cf0:	e007      	b.n	8000d02 <CMD_TakePictureDelayed+0xea>
			if (st == HAL_ERROR){
 8000cf2:	7cfb      	ldrb	r3, [r7, #19]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d104      	bne.n	8000d02 <CMD_TakePictureDelayed+0xea>
				tx_buffer[1] = DCMI_CAPTURE_ERR;
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000cfa:	2250      	movs	r2, #80	@ 0x50
 8000cfc:	705a      	strb	r2, [r3, #1]
				return st;
 8000cfe:	7cfb      	ldrb	r3, [r7, #19]
 8000d00:	e047      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
		while(!frame_done) {
 8000d02:	4b29      	ldr	r3, [pc, #164]	@ (8000da8 <CMD_TakePictureDelayed+0x190>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0f2      	beq.n	8000cf2 <CMD_TakePictureDelayed+0xda>
			}
			// wait for frame - TODO: Implement timeout
		}

		if(black_filtering == 0) { // no black filtering
 8000d0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d103      	bne.n	8000d1c <CMD_TakePictureDelayed+0x104>
			success = 1;
 8000d14:	2301      	movs	r3, #1
 8000d16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8000d1a:	e01d      	b.n	8000d58 <CMD_TakePictureDelayed+0x140>
		}

		// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
		ComputeBlackPercentage(&result, buffer_number);
 8000d1c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	4611      	mov	r1, r2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f002 ff5e 	bl	8003be8 <ComputeBlackPercentage>

		if (result <= threshold_float) { // TODO - make it so that this value can be changed
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	6a38      	ldr	r0, [r7, #32]
 8000d32:	f7ff fd07 	bl	8000744 <__aeabi_fcmpge>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d003      	beq.n	8000d44 <CMD_TakePictureDelayed+0x12c>
			success = 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;	// picture accepted
 8000d42:	e009      	b.n	8000d58 <CMD_TakePictureDelayed+0x140>
		}
		current_tries++;
 8000d44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d48:	3301      	adds	r3, #1
 8000d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	while (current_tries < real_tries) {
 8000d4e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000d52:	7ffb      	ldrb	r3, [r7, #31]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d3c1      	bcc.n	8000cdc <CMD_TakePictureDelayed+0xc4>
	}

	if(success) {
 8000d58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d014      	beq.n	8000d8a <CMD_TakePictureDelayed+0x172>
		HAL_StatusTypeDef st = CompressToJPEG(buffer_number, compression, &compressed_size, opcode); 	// compresses and saves compressed image to current index addres in SRAM
 8000d60:	f107 0208 	add.w	r2, r7, #8
 8000d64:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 8000d68:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f002 ff8b 	bl	8003c88 <CompressToJPEG>
 8000d72:	4603      	mov	r3, r0
 8000d74:	74bb      	strb	r3, [r7, #18]
		if(st == HAL_ERROR) {
 8000d76:	7cbb      	ldrb	r3, [r7, #18]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d104      	bne.n	8000d86 <CMD_TakePictureDelayed+0x16e>
			tx_buffer[1] = COMPRESSION_ERR;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000d7e:	2253      	movs	r2, #83	@ 0x53
 8000d80:	705a      	strb	r2, [r3, #1]
			return st;
 8000d82:	7cbb      	ldrb	r3, [r7, #18]
 8000d84:	e005      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
		}

		// Save a version of compressed picture to FRAM - TODO

		// TODO - something else in return buffer?
		return HAL_OK;
 8000d86:	2300      	movs	r3, #0
 8000d88:	e003      	b.n	8000d92 <CMD_TakePictureDelayed+0x17a>
	}

	tx_buffer[1] = BLACK_FILTERING_ERR; 							// execution failed due to filtering
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <CMD_TakePictureDelayed+0x18c>)
 8000d8c:	2251      	movs	r2, #81	@ 0x51
 8000d8e:	705a      	strb	r2, [r3, #1]
	// TODO - something else in return buffer?
	return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3730      	adds	r7, #48	@ 0x30
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	3c016f00 	.word	0x3c016f00
 8000da0:	000493e0 	.word	0x000493e0
 8000da4:	200001b8 	.word	0x200001b8
 8000da8:	20000400 	.word	0x20000400

08000dac <CMD_TransmitFrameCompressed>:

// ===== Example Handlers =====
HAL_StatusTypeDef CMD_TransmitFrameCompressed(uint8_t *opcode) {
 8000dac:	b5b0      	push	{r4, r5, r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	uint8_t  index_number 	=  opcode[0];
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint16_t frame_number 	= (opcode[2] << 8) | opcode[1];
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	b21a      	sxth	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b21b      	sxth	r3, r3
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	b21b      	sxth	r3, r3
 8000dd4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	//opcode[3] unused for this Command

	compressed_metadata_t metadata = *compressed_metadata[index_number];
 8000dd6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000dda:	4a40      	ldr	r2, [pc, #256]	@ (8000edc <CMD_TransmitFrameCompressed+0x130>)
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	f107 0408 	add.w	r4, r7, #8
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	682b      	ldr	r3, [r5, #0]
 8000dec:	6023      	str	r3, [r4, #0]
	uint32_t desired_address = (uint32_t)( (uint16_t*)(metadata.address) );
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t frame_index_start = (DATA_FRAME_SIZE - 10) * frame_number;
 8000df2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000df4:	226d      	movs	r2, #109	@ 0x6d
 8000df6:	fb02 f303 	mul.w	r3, r2, r3
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t read_address = desired_address + frame_index_start;
 8000dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	4413      	add	r3, r2
 8000e02:	623b      	str	r3, [r7, #32]

	p_raw = (uint16_t*)(read_address);			// points to start of desired photo
 8000e04:	6a3b      	ldr	r3, [r7, #32]
 8000e06:	4a36      	ldr	r2, [pc, #216]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000e08:	6013      	str	r3, [r2, #0]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000e0a:	f000 f9f7 	bl	80011fc <FillTxBufferWithZeroes>

	// Fill first 10 bytes with metadata - TODO: Check byte ordering to be consistent throughout. This would be LSB first, no? Seems inverted
	tx_buffer[0] = (uint8_t) (metadata.index);
 8000e0e:	7a3a      	ldrb	r2, [r7, #8]
 8000e10:	4b34      	ldr	r3, [pc, #208]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e12:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = (uint8_t)((desired_address & 0x000000FF)      );
 8000e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	4b32      	ldr	r3, [pc, #200]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e1a:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = (uint8_t)((desired_address & 0x0000FF00) >> 8 );
 8000e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e24:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = (uint8_t)((desired_address & 0x00FF0000) >> 16);
 8000e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e28:	0c1b      	lsrs	r3, r3, #16
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e2e:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = (uint8_t)((desired_address & 0xFF000000) >> 24);
 8000e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e32:	0e1b      	lsrs	r3, r3, #24
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e38:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = (uint8_t)((metadata.size & 0x000000FF)      );
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b29      	ldr	r3, [pc, #164]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e40:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = (uint8_t)((metadata.size & 0x0000FF00) >> 8 );
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	0a1b      	lsrs	r3, r3, #8
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b26      	ldr	r3, [pc, #152]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e4a:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = (uint8_t)((metadata.size & 0x00FF0000) >> 16);
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	0c1b      	lsrs	r3, r3, #16
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b24      	ldr	r3, [pc, #144]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e54:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = (uint8_t)((metadata.size & 0xFF000000) >> 24);
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	0e1b      	lsrs	r3, r3, #24
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	4b21      	ldr	r3, [pc, #132]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e5e:	721a      	strb	r2, [r3, #8]
	tx_buffer[9]  = (uint8_t)((metadata.timestamp & 0x000000FF)      );
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e66:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = (uint8_t)((metadata.timestamp & 0x0000FF00) >> 8 );
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	0a1b      	lsrs	r3, r3, #8
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e70:	729a      	strb	r2, [r3, #10]
	tx_buffer[11] = (uint8_t)((metadata.timestamp & 0x00FF0000) >> 16);
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	0c1b      	lsrs	r3, r3, #16
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e7a:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = (uint8_t)((metadata.timestamp & 0xFF000000) >> 24);
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	0e1b      	lsrs	r3, r3, #24
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000e84:	731a      	strb	r2, [r3, #12]

	// Fill remaining 100 Bytes with requested frame
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000e86:	2313      	movs	r3, #19
 8000e88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e8c:	e01c      	b.n	8000ec8 <CMD_TransmitFrameCompressed+0x11c>
		uint16_t value = *p_raw;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	83fb      	strh	r3, [r7, #30]
		tx_buffer[i] =   (value & 0x00FF);
 8000e96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e9a:	8bfa      	ldrh	r2, [r7, #30]
 8000e9c:	b2d1      	uxtb	r1, r2
 8000e9e:	4a11      	ldr	r2, [pc, #68]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000ea0:	54d1      	strb	r1, [r2, r3]
		tx_buffer[i+1] = (value & 0xFF00) >> 8;
 8000ea2:	8bfb      	ldrh	r3, [r7, #30]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eac:	3301      	adds	r3, #1
 8000eae:	b2d1      	uxtb	r1, r2
 8000eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee4 <CMD_TransmitFrameCompressed+0x138>)
 8000eb2:	54d1      	strb	r1, [r2, r3]
		p_raw += 1;	// increments read pointer
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	3302      	adds	r3, #2
 8000eba:	4a09      	ldr	r2, [pc, #36]	@ (8000ee0 <CMD_TransmitFrameCompressed+0x134>)
 8000ebc:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000ebe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ec8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ecc:	2b63      	cmp	r3, #99	@ 0x63
 8000ece:	d9de      	bls.n	8000e8e <CMD_TransmitFrameCompressed+0xe2>
	}


	return HAL_OK;
 8000ed0:	2300      	movs	r3, #0

}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3730      	adds	r7, #48	@ 0x30
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000025c 	.word	0x2000025c
 8000ee0:	200003fc 	.word	0x200003fc
 8000ee4:	200001b8 	.word	0x200001b8

08000ee8 <CMD_TransmitFrameRaw>:

HAL_StatusTypeDef CMD_TransmitFrameRaw(uint8_t *opcode) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	uint8_t  buffer_number 	=  opcode[0];
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	73bb      	strb	r3, [r7, #14]
	uint16_t frame_number 	= (opcode[2] << 8) | opcode[1];
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3302      	adds	r3, #2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3301      	adds	r3, #1
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	81bb      	strh	r3, [r7, #12]
	//opcode[3] unused for this Command

	p = raw_buffers[buffer_number];
 8000f10:	7bbb      	ldrb	r3, [r7, #14]
 8000f12:	4a3f      	ldr	r2, [pc, #252]	@ (8001010 <CMD_TransmitFrameRaw+0x128>)
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	4a3e      	ldr	r2, [pc, #248]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f1a:	6013      	str	r3, [r2, #0]
	uint32_t frame_index_start = (DATA_FRAME_SIZE - 10) * frame_number;
 8000f1c:	89bb      	ldrh	r3, [r7, #12]
 8000f1e:	226d      	movs	r2, #109	@ 0x6d
 8000f20:	fb02 f303 	mul.w	r3, r2, r3
 8000f24:	60bb      	str	r3, [r7, #8]

	FillTxBufferWithZeroes();		// Fills Tx buffer with zeroes
 8000f26:	f000 f969 	bl	80011fc <FillTxBufferWithZeroes>

	// Fill first 10 bytes with metadata - TODO: Check byte ordering to be consistent throughout. This would be LSB first, no? Seems inverted
	tx_buffer[0] = (uint8_t) (p->designator & 0x00FF)       ;
 8000f2a:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b38      	ldr	r3, [pc, #224]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f36:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = (uint8_t)((p->designator & 0xFF00) >> 8);
 8000f38:	4b36      	ldr	r3, [pc, #216]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	121b      	asrs	r3, r3, #8
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f46:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = p->opcode[0];
 8000f48:	4b32      	ldr	r3, [pc, #200]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	885b      	ldrh	r3, [r3, #2]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b31      	ldr	r3, [pc, #196]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f54:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = p->opcode[1];
 8000f56:	4b2f      	ldr	r3, [pc, #188]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	889b      	ldrh	r3, [r3, #4]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b2d      	ldr	r3, [pc, #180]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f62:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = p->opcode[2];
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	88db      	ldrh	r3, [r3, #6]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f70:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = p->opcode[3];
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	891b      	ldrh	r3, [r3, #8]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b26      	ldr	r3, [pc, #152]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f7e:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = (uint8_t)((p->timestamp & 0x000000FF)      );
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f8a:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = (uint8_t)((p->timestamp & 0x0000FF00) >> 8 );
 8000f8c:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	0a1b      	lsrs	r3, r3, #8
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000f98:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = (uint8_t)((p->timestamp & 0x00FF0000) >> 16);
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	0c1b      	lsrs	r3, r3, #16
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fa6:	721a      	strb	r2, [r3, #8]
	tx_buffer[9] = (uint8_t)((p->timestamp & 0xFF000000) >> 24);
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	0e1b      	lsrs	r3, r3, #24
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fb4:	725a      	strb	r2, [r3, #9]

	// Fill remaining 100 Bytes with requested frame
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000fb6:	2313      	movs	r3, #19
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e020      	b.n	8000ffe <CMD_TransmitFrameRaw+0x116>
		tx_buffer[i] =   (p->data[frame_index_start + i] & 0x00FF);
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	7bf9      	ldrb	r1, [r7, #15]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	889b      	ldrh	r3, [r3, #4]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	b2d1      	uxtb	r1, r2
 8000fd4:	4a10      	ldr	r2, [pc, #64]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000fd6:	54d1      	strb	r1, [r2, r3]
		tx_buffer[i+1] = (p->data[frame_index_start + i] & 0xFF00) >> 8;
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <CMD_TransmitFrameRaw+0x12c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	7bf9      	ldrb	r1, [r7, #15]
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	889b      	ldrh	r3, [r3, #4]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	121a      	asrs	r2, r3, #8
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b2d1      	uxtb	r1, r2
 8000ff4:	4a08      	ldr	r2, [pc, #32]	@ (8001018 <CMD_TransmitFrameRaw+0x130>)
 8000ff6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 19; i < (DATA_FRAME_SIZE - 19); i+=2) {
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	2b63      	cmp	r3, #99	@ 0x63
 8001002:	d9db      	bls.n	8000fbc <CMD_TransmitFrameRaw+0xd4>
	}

	return HAL_OK;
 8001004:	2300      	movs	r3, #0

}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000250 	.word	0x20000250
 8001014:	200003f8 	.word	0x200003f8
 8001018:	200001b8 	.word	0x200001b8

0800101c <CMD_MemoryState>:

HAL_StatusTypeDef CMD_MemoryState(uint8_t *opcode) {
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001024:	2300      	movs	r3, #0

}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr

08001030 <CMD_EraseRawBuffer>:

HAL_StatusTypeDef CMD_EraseRawBuffer(uint8_t *opcode) {
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001038:	2300      	movs	r3, #0

}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <CMD_EraseCompressedBuffer>:

HAL_StatusTypeDef CMD_EraseCompressedBuffer(uint8_t *opcode) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 800104c:	2300      	movs	r3, #0

}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <CMD_GetStatus>:

HAL_StatusTypeDef CMD_GetStatus(uint8_t *opcode) {
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001060:	2300      	movs	r3, #0

}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <CMD_BackupVolatileMemory>:

HAL_StatusTypeDef CMD_BackupVolatileMemory(uint8_t *opcode) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001074:	2300      	movs	r3, #0

}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <CMD_ResetPayload>:

HAL_StatusTypeDef CMD_ResetPayload(uint8_t *opcode) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 8001088:	2300      	movs	r3, #0

}
 800108a:	4618      	mov	r0, r3
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <CMD_DumpMemorySRAM>:

HAL_StatusTypeDef CMD_DumpMemorySRAM(uint8_t *opcode) {
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 800109c:	2300      	movs	r3, #0

}
 800109e:	4618      	mov	r0, r3
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <CMD_DumpMemoryFRAM>:

HAL_StatusTypeDef CMD_DumpMemoryFRAM(uint8_t *opcode) {
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 80010b0:	2300      	movs	r3, #0

}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr

080010bc <CMD_DumpPhoto>:

HAL_StatusTypeDef CMD_DumpPhoto(uint8_t *opcode) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	return HAL_OK;
 80010c4:	2300      	movs	r3, #0

}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <GetCommand>:

const uint16_t COMMAND_COUNT = sizeof(command_table) / sizeof(command_table[0]);

// ===== Lookup Function =====
const command_t* GetCommand(uint8_t instruction_number)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	e029      	b.n	8001134 <GetCommand+0x64>
        if (command_table[i].instruction_number == instruction_number) {
 80010e0:	491b      	ldr	r1, [pc, #108]	@ (8001150 <GetCommand+0x80>)
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	440b      	add	r3, r1
 80010ee:	3304      	adds	r3, #4
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	79fa      	ldrb	r2, [r7, #7]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d11a      	bne.n	800112e <GetCommand+0x5e>
        	sprintf(log_message, "Received command %s", command_table[i].name);
 80010f8:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <GetCommand+0x84>)
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	4914      	ldr	r1, [pc, #80]	@ (8001150 <GetCommand+0x80>)
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4613      	mov	r3, r2
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	4413      	add	r3, r2
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	440b      	add	r3, r1
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	4912      	ldr	r1, [pc, #72]	@ (8001158 <GetCommand+0x88>)
 8001110:	f007 f890 	bl	8008234 <siprintf>
        	Log(log_message);
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <GetCommand+0x84>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fc13 	bl	8001944 <Log>
            return &command_table[i];
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	4613      	mov	r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4413      	add	r3, r2
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	4a09      	ldr	r2, [pc, #36]	@ (8001150 <GetCommand+0x80>)
 800112a:	4413      	add	r3, r2
 800112c:	e00b      	b.n	8001146 <GetCommand+0x76>
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3301      	adds	r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	230d      	movs	r3, #13
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4293      	cmp	r3, r2
 800113c:	d3d0      	bcc.n	80010e0 <GetCommand+0x10>
        }
    }
    Log("Invalid command received, not executed.");
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <GetCommand+0x8c>)
 8001140:	f000 fc00 	bl	8001944 <Log>
    return NULL;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	08009a00 	.word	0x08009a00
 8001154:	20000240 	.word	0x20000240
 8001158:	08009818 	.word	0x08009818
 800115c:	0800982c 	.word	0x0800982c

08001160 <ExecuteCommand>:

// ===== Execute Function =====
HAL_StatusTypeDef ExecuteCommand(const command_t *command, uint8_t *opcode)		// TODO - implement timeout
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b097      	sub	sp, #92	@ 0x5c
 8001164:	af04      	add	r7, sp, #16
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
    if (!command) return HAL_ERROR;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d101      	bne.n	8001174 <ExecuteCommand+0x14>
 8001170:	2301      	movs	r3, #1
 8001172:	e038      	b.n	80011e6 <ExecuteCommand+0x86>

    HAL_StatusTypeDef st = command->handler(opcode);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	6838      	ldr	r0, [r7, #0]
 800117a:	4798      	blx	r3
 800117c:	4603      	mov	r3, r0
 800117e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (st == HAL_ERROR) {
 8001182:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001186:	2b01      	cmp	r3, #1
 8001188:	d104      	bne.n	8001194 <ExecuteCommand+0x34>
    	tx_buffer[0] = COMMAND_FAILURE;
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <ExecuteCommand+0x90>)
 800118c:	2241      	movs	r2, #65	@ 0x41
 800118e:	701a      	strb	r2, [r3, #0]
    	return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e028      	b.n	80011e6 <ExecuteCommand+0x86>
    }

    // TODO - Maybe implement the timeout here. How?

    if(command->takes_opcode){
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d01d      	beq.n	80011d8 <ExecuteCommand+0x78>
    	char opcode_text[60];
    	snprintf(opcode_text, sizeof(opcode_text), "Command executed successfully with opcode %02x %02x %02x %02x", opcode[0], opcode[1], opcode[2], opcode[3]);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	461c      	mov	r4, r3
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	3302      	adds	r3, #2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	3303      	adds	r3, #3
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	f107 0008 	add.w	r0, r7, #8
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	9101      	str	r1, [sp, #4]
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	4623      	mov	r3, r4
 80011c4:	4a0b      	ldr	r2, [pc, #44]	@ (80011f4 <ExecuteCommand+0x94>)
 80011c6:	213c      	movs	r1, #60	@ 0x3c
 80011c8:	f006 fffe 	bl	80081c8 <sniprintf>
    	Log(opcode_text);
 80011cc:	f107 0308 	add.w	r3, r7, #8
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 fbb7 	bl	8001944 <Log>
 80011d6:	e002      	b.n	80011de <ExecuteCommand+0x7e>
    }
    else {
    	Log("Command executed successfully");
 80011d8:	4807      	ldr	r0, [pc, #28]	@ (80011f8 <ExecuteCommand+0x98>)
 80011da:	f000 fbb3 	bl	8001944 <Log>
    }

	tx_buffer[0] = COMMAND_SUCCESS;
 80011de:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <ExecuteCommand+0x90>)
 80011e0:	2240      	movs	r2, #64	@ 0x40
 80011e2:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	374c      	adds	r7, #76	@ 0x4c
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd90      	pop	{r4, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200001b8 	.word	0x200001b8
 80011f4:	08009854 	.word	0x08009854
 80011f8:	08009894 	.word	0x08009894

080011fc <FillTxBufferWithZeroes>:

void FillTxBufferWithZeroes(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < DATA_FRAME_SIZE; i++) {
 8001202:	2300      	movs	r3, #0
 8001204:	71fb      	strb	r3, [r7, #7]
 8001206:	e006      	b.n	8001216 <FillTxBufferWithZeroes+0x1a>
		tx_buffer[i] = 0;
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <FillTxBufferWithZeroes+0x2c>)
 800120c:	2100      	movs	r1, #0
 800120e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < DATA_FRAME_SIZE; i++) {
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	3301      	adds	r3, #1
 8001214:	71fb      	strb	r3, [r7, #7]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b76      	cmp	r3, #118	@ 0x76
 800121a:	d9f5      	bls.n	8001208 <FillTxBufferWithZeroes+0xc>
	}
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	200001b8 	.word	0x200001b8

0800122c <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001230:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001232:	4a11      	ldr	r2, [pc, #68]	@ (8001278 <MX_DCMI_Init+0x4c>)
 8001234:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001236:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800123c:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <MX_DCMI_Init+0x48>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8001242:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001244:	2280      	movs	r2, #128	@ 0x80
 8001246:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_DCMI_Init+0x48>)
 800124a:	2240      	movs	r2, #64	@ 0x40
 800124c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_DCMI_Init+0x48>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <MX_DCMI_Init+0x48>)
 8001262:	f003 fb26 	bl	80048b2 <HAL_DCMI_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 800126c:	f000 fc92 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000084 	.word	0x20000084
 8001278:	50050000 	.word	0x50050000

0800127c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	@ 0x30
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a47      	ldr	r2, [pc, #284]	@ (80013b8 <HAL_DCMI_MspInit+0x13c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	f040 8088 	bne.w	80013b0 <HAL_DCMI_MspInit+0x134>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
 80012a4:	4b45      	ldr	r3, [pc, #276]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012a8:	4a44      	ldr	r2, [pc, #272]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80012b0:	4b42      	ldr	r3, [pc, #264]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	61bb      	str	r3, [r7, #24]
 80012ba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	4b3e      	ldr	r3, [pc, #248]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	4a3d      	ldr	r2, [pc, #244]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80012cc:	4b3b      	ldr	r3, [pc, #236]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	4b37      	ldr	r3, [pc, #220]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	4a36      	ldr	r2, [pc, #216]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012e2:	f043 0304 	orr.w	r3, r3, #4
 80012e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e8:	4b34      	ldr	r3, [pc, #208]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4b30      	ldr	r3, [pc, #192]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fc:	4a2f      	ldr	r2, [pc, #188]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	6313      	str	r3, [r2, #48]	@ 0x30
 8001304:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	4a28      	ldr	r2, [pc, #160]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 800131a:	f043 0310 	orr.w	r3, r3, #16
 800131e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001320:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <HAL_DCMI_MspInit+0x140>)
 8001322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001324:	f003 0310 	and.w	r3, r3, #16
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800132c:	2350      	movs	r3, #80	@ 0x50
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001330:	2302      	movs	r3, #2
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800133c:	230d      	movs	r3, #13
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	4619      	mov	r1, r3
 8001346:	481e      	ldr	r0, [pc, #120]	@ (80013c0 <HAL_DCMI_MspInit+0x144>)
 8001348:	f004 fea2 	bl	8006090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 800134c:	f44f 631c 	mov.w	r3, #2496	@ 0x9c0
 8001350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800135e:	230d      	movs	r3, #13
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001362:	f107 031c 	add.w	r3, r7, #28
 8001366:	4619      	mov	r1, r3
 8001368:	4816      	ldr	r0, [pc, #88]	@ (80013c4 <HAL_DCMI_MspInit+0x148>)
 800136a:	f004 fe91 	bl	8006090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800136e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2300      	movs	r3, #0
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001380:	230d      	movs	r3, #13
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	480f      	ldr	r0, [pc, #60]	@ (80013c8 <HAL_DCMI_MspInit+0x14c>)
 800138c:	f004 fe80 	bl	8006090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001390:	2302      	movs	r3, #2
 8001392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80013a0:	230d      	movs	r3, #13
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	4808      	ldr	r0, [pc, #32]	@ (80013cc <HAL_DCMI_MspInit+0x150>)
 80013ac:	f004 fe70 	bl	8006090 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80013b0:	bf00      	nop
 80013b2:	3730      	adds	r7, #48	@ 0x30
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	50050000 	.word	0x50050000
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40020000 	.word	0x40020000
 80013c4:	40020800 	.word	0x40020800
 80013c8:	40020400 	.word	0x40020400
 80013cc:	40021000 	.word	0x40021000

080013d0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
 80013e4:	615a      	str	r2, [r3, #20]
 80013e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80013e8:	4b25      	ldr	r3, [pc, #148]	@ (8001480 <MX_FSMC_Init+0xb0>)
 80013ea:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80013ee:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80013f0:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <MX_FSMC_Init+0xb0>)
 80013f2:	4a24      	ldr	r2, [pc, #144]	@ (8001484 <MX_FSMC_Init+0xb4>)
 80013f4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
 80013f6:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <MX_FSMC_Init+0xb0>)
 80013f8:	2204      	movs	r2, #4
 80013fa:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80013fc:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <MX_FSMC_Init+0xb0>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001402:	4b1f      	ldr	r3, [pc, #124]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001408:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <MX_FSMC_Init+0xb0>)
 800140a:	2210      	movs	r2, #16
 800140c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800140e:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001414:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800141a:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <MX_FSMC_Init+0xb0>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001420:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001428:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800142c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800142e:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001430:	2200      	movs	r2, #0
 8001432:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001434:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001436:	2200      	movs	r2, #0
 8001438:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800143a:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <MX_FSMC_Init+0xb0>)
 800143c:	2200      	movs	r2, #0
 800143e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001440:	4b0f      	ldr	r3, [pc, #60]	@ (8001480 <MX_FSMC_Init+0xb0>)
 8001442:	2200      	movs	r2, #0
 8001444:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 2;
 8001446:	2302      	movs	r3, #2
 8001448:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800144a:	230f      	movs	r3, #15
 800144c:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 2;
 800144e:	2302      	movs	r3, #2
 8001450:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 8001452:	2302      	movs	r3, #2
 8001454:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001456:	2310      	movs	r3, #16
 8001458:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800145a:	2311      	movs	r3, #17
 800145c:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800145e:	2300      	movs	r3, #0
 8001460:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	2200      	movs	r2, #0
 8001466:	4619      	mov	r1, r3
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <MX_FSMC_Init+0xb0>)
 800146a:	f005 fe2e 	bl	80070ca <HAL_SRAM_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001474:	f000 fb8e 	bl	8001b94 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001478:	bf00      	nop
 800147a:	3720      	adds	r7, #32
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200000c4 	.word	0x200000c4
 8001484:	a0000104 	.word	0xa0000104

08001488 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800149c:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <HAL_FSMC_MspInit+0xc8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d151      	bne.n	8001548 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 80014a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001550 <HAL_FSMC_MspInit+0xc8>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	4b29      	ldr	r3, [pc, #164]	@ (8001554 <HAL_FSMC_MspInit+0xcc>)
 80014b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b2:	4a28      	ldr	r2, [pc, #160]	@ (8001554 <HAL_FSMC_MspInit+0xcc>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6393      	str	r3, [r2, #56]	@ 0x38
 80014ba:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <HAL_FSMC_MspInit+0xcc>)
 80014bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	603b      	str	r3, [r7, #0]
 80014c4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 80014c6:	f64f 7398 	movw	r3, #65432	@ 0xff98
 80014ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80014d8:	230c      	movs	r3, #12
 80014da:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	4619      	mov	r1, r3
 80014e0:	481d      	ldr	r0, [pc, #116]	@ (8001558 <HAL_FSMC_MspInit+0xd0>)
 80014e2:	f004 fdd5 	bl	8006090 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80014e6:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 80014ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80014f8:	230c      	movs	r3, #12
 80014fa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	4619      	mov	r1, r3
 8001500:	4816      	ldr	r0, [pc, #88]	@ (800155c <HAL_FSMC_MspInit+0xd4>)
 8001502:	f004 fdc5 	bl	8006090 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001506:	f240 433f 	movw	r3, #1087	@ 0x43f
 800150a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|MEMO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150c:	2302      	movs	r3, #2
 800150e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001514:	2303      	movs	r3, #3
 8001516:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001518:	230c      	movs	r3, #12
 800151a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4619      	mov	r1, r3
 8001520:	480f      	ldr	r0, [pc, #60]	@ (8001560 <HAL_FSMC_MspInit+0xd8>)
 8001522:	f004 fdb5 	bl	8006090 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001526:	f64f 7333 	movw	r3, #65331	@ 0xff33
 800152a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|MEMO_OE_Pin|MEMO_WE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001538:	230c      	movs	r3, #12
 800153a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	4619      	mov	r1, r3
 8001540:	4808      	ldr	r0, [pc, #32]	@ (8001564 <HAL_FSMC_MspInit+0xdc>)
 8001542:	f004 fda5 	bl	8006090 <HAL_GPIO_Init>
 8001546:	e000      	b.n	800154a <HAL_FSMC_MspInit+0xc2>
    return;
 8001548:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000108 	.word	0x20000108
 8001554:	40023800 	.word	0x40023800
 8001558:	40021000 	.word	0x40021000
 800155c:	40021400 	.word	0x40021400
 8001560:	40021800 	.word	0x40021800
 8001564:	40020c00 	.word	0x40020c00

08001568 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001570:	f7ff ff8a 	bl	8001488 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	@ 0x38
 8001580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	623b      	str	r3, [r7, #32]
 8001596:	4b61      	ldr	r3, [pc, #388]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a60      	ldr	r2, [pc, #384]	@ (800171c <MX_GPIO_Init+0x1a0>)
 800159c:	f043 0310 	orr.w	r3, r3, #16
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b5e      	ldr	r3, [pc, #376]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0310 	and.w	r3, r3, #16
 80015aa:	623b      	str	r3, [r7, #32]
 80015ac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
 80015b2:	4b5a      	ldr	r3, [pc, #360]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a59      	ldr	r2, [pc, #356]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b57      	ldr	r3, [pc, #348]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	61bb      	str	r3, [r7, #24]
 80015ce:	4b53      	ldr	r3, [pc, #332]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a52      	ldr	r2, [pc, #328]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015d4:	f043 0320 	orr.w	r3, r3, #32
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b50      	ldr	r3, [pc, #320]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	61bb      	str	r3, [r7, #24]
 80015e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	4b4c      	ldr	r3, [pc, #304]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a4b      	ldr	r2, [pc, #300]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b49      	ldr	r3, [pc, #292]	@ (800171c <MX_GPIO_Init+0x1a0>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	4b45      	ldr	r3, [pc, #276]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a44      	ldr	r2, [pc, #272]	@ (800171c <MX_GPIO_Init+0x1a0>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b42      	ldr	r3, [pc, #264]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	4b3e      	ldr	r3, [pc, #248]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	4a3d      	ldr	r2, [pc, #244]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	6313      	str	r3, [r2, #48]	@ 0x30
 800162e:	4b3b      	ldr	r3, [pc, #236]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	4b37      	ldr	r3, [pc, #220]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a36      	ldr	r2, [pc, #216]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b34      	ldr	r3, [pc, #208]	@ (800171c <MX_GPIO_Init+0x1a0>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	4b30      	ldr	r3, [pc, #192]	@ (800171c <MX_GPIO_Init+0x1a0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a2f      	ldr	r2, [pc, #188]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b2d      	ldr	r3, [pc, #180]	@ (800171c <MX_GPIO_Init+0x1a0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_BAR_GPIO_Port, RESET_BAR_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	2101      	movs	r1, #1
 8001676:	482a      	ldr	r0, [pc, #168]	@ (8001720 <MX_GPIO_Init+0x1a4>)
 8001678:	f004 fea8 	bl	80063cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin, GPIO_PIN_RESET);
 800167c:	2200      	movs	r2, #0
 800167e:	f641 010c 	movw	r1, #6156	@ 0x180c
 8001682:	4828      	ldr	r0, [pc, #160]	@ (8001724 <MX_GPIO_Init+0x1a8>)
 8001684:	f004 fea2 	bl	80063cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_RE_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	2103      	movs	r1, #3
 800168c:	4826      	ldr	r0, [pc, #152]	@ (8001728 <MX_GPIO_Init+0x1ac>)
 800168e:	f004 fe9d 	bl	80063cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MEMO_UB_Pin|MEMO_LB_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001698:	4824      	ldr	r0, [pc, #144]	@ (800172c <MX_GPIO_Init+0x1b0>)
 800169a:	f004 fe97 	bl	80063cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RESET_BAR_Pin */
  GPIO_InitStruct.Pin = RESET_BAR_Pin;
 800169e:	2301      	movs	r3, #1
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RESET_BAR_GPIO_Port, &GPIO_InitStruct);
 80016ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	481a      	ldr	r0, [pc, #104]	@ (8001720 <MX_GPIO_Init+0x1a4>)
 80016b6:	f004 fceb 	bl	8006090 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMGA_ENA_Pin IMGB_ENA_Pin IMG_I2C_ENA_Pin IMG_ENA_Pin */
  GPIO_InitStruct.Pin = IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin;
 80016ba:	f641 030c 	movw	r3, #6156	@ 0x180c
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016d0:	4619      	mov	r1, r3
 80016d2:	4814      	ldr	r0, [pc, #80]	@ (8001724 <MX_GPIO_Init+0x1a8>)
 80016d4:	f004 fcdc 	bl	8006090 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RE_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_RE_Pin|RS485_DE_Pin;
 80016d8:	2303      	movs	r3, #3
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ec:	4619      	mov	r1, r3
 80016ee:	480e      	ldr	r0, [pc, #56]	@ (8001728 <MX_GPIO_Init+0x1ac>)
 80016f0:	f004 fcce 	bl	8006090 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMO_UB_Pin MEMO_LB_Pin */
  GPIO_InitStruct.Pin = MEMO_UB_Pin|MEMO_LB_Pin;
 80016f4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016fe:	2302      	movs	r3, #2
 8001700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170a:	4619      	mov	r1, r3
 800170c:	4807      	ldr	r0, [pc, #28]	@ (800172c <MX_GPIO_Init+0x1b0>)
 800170e:	f004 fcbf 	bl	8006090 <HAL_GPIO_Init>

}
 8001712:	bf00      	nop
 8001714:	3738      	adds	r7, #56	@ 0x38
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40020800 	.word	0x40020800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020400 	.word	0x40020400
 800172c:	40021800 	.word	0x40021800

08001730 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001736:	4a13      	ldr	r2, [pc, #76]	@ (8001784 <MX_I2C2_Init+0x54>)
 8001738:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <MX_I2C2_Init+0x50>)
 800173c:	4a12      	ldr	r2, [pc, #72]	@ (8001788 <MX_I2C2_Init+0x58>)
 800173e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001740:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001746:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_10BIT;
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <MX_I2C2_Init+0x50>)
 800174e:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001752:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <MX_I2C2_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <MX_I2C2_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <MX_I2C2_Init+0x50>)
 800176e:	f004 fe45 	bl	80063fc <HAL_I2C_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001778:	f000 fa0c 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000010c 	.word	0x2000010c
 8001784:	40005800 	.word	0x40005800
 8001788:	000186a0 	.word	0x000186a0

0800178c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_I2C3_Init+0x50>)
 8001792:	4a13      	ldr	r2, [pc, #76]	@ (80017e0 <MX_I2C3_Init+0x54>)
 8001794:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001796:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <MX_I2C3_Init+0x50>)
 8001798:	4a12      	ldr	r2, [pc, #72]	@ (80017e4 <MX_I2C3_Init+0x58>)
 800179a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800179c:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <MX_I2C3_Init+0x50>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 14;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017a4:	220e      	movs	r2, #14
 80017a6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ae:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017bc:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	@ (80017dc <MX_I2C3_Init+0x50>)
 80017ca:	f004 fe17 	bl	80063fc <HAL_I2C_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80017d4:	f000 f9de 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000160 	.word	0x20000160
 80017e0:	40005c00 	.word	0x40005c00
 80017e4:	000186a0 	.word	0x000186a0

080017e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08c      	sub	sp, #48	@ 0x30
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a42      	ldr	r2, [pc, #264]	@ (8001910 <HAL_I2C_MspInit+0x128>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d12d      	bne.n	8001866 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]
 800180e:	4b41      	ldr	r3, [pc, #260]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	4a40      	ldr	r2, [pc, #256]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6313      	str	r3, [r2, #48]	@ 0x30
 800181a:	4b3e      	ldr	r3, [pc, #248]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCLK_Pin|SDATA_Pin;
 8001826:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800182a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182c:	2312      	movs	r3, #18
 800182e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001834:	2303      	movs	r3, #3
 8001836:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001838:	2304      	movs	r3, #4
 800183a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 031c 	add.w	r3, r7, #28
 8001840:	4619      	mov	r1, r3
 8001842:	4835      	ldr	r0, [pc, #212]	@ (8001918 <HAL_I2C_MspInit+0x130>)
 8001844:	f004 fc24 	bl	8006090 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	4b31      	ldr	r3, [pc, #196]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	4a30      	ldr	r2, [pc, #192]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001852:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001856:	6413      	str	r3, [r2, #64]	@ 0x40
 8001858:	4b2e      	ldr	r3, [pc, #184]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001864:	e050      	b.n	8001908 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a2c      	ldr	r2, [pc, #176]	@ (800191c <HAL_I2C_MspInit+0x134>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d14b      	bne.n	8001908 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	4b27      	ldr	r3, [pc, #156]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	4a26      	ldr	r2, [pc, #152]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001880:	4b24      	ldr	r3, [pc, #144]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4b20      	ldr	r3, [pc, #128]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001894:	4a1f      	ldr	r2, [pc, #124]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6313      	str	r3, [r2, #48]	@ 0x30
 800189c:	4b1d      	ldr	r3, [pc, #116]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SDATA_LS_Pin;
 80018a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ae:	2312      	movs	r3, #18
 80018b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018ba:	2304      	movs	r3, #4
 80018bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SDATA_LS_GPIO_Port, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4816      	ldr	r0, [pc, #88]	@ (8001920 <HAL_I2C_MspInit+0x138>)
 80018c6:	f004 fbe3 	bl	8006090 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCLK_LS_Pin;
 80018ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d0:	2312      	movs	r3, #18
 80018d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018dc:	2304      	movs	r3, #4
 80018de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SCLK_LS_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 031c 	add.w	r3, r7, #28
 80018e4:	4619      	mov	r1, r3
 80018e6:	480f      	ldr	r0, [pc, #60]	@ (8001924 <HAL_I2C_MspInit+0x13c>)
 80018e8:	f004 fbd2 	bl	8006090 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018ec:	2300      	movs	r3, #0
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f4:	4a07      	ldr	r2, [pc, #28]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 80018f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80018fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fc:	4b05      	ldr	r3, [pc, #20]	@ (8001914 <HAL_I2C_MspInit+0x12c>)
 80018fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001900:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	68bb      	ldr	r3, [r7, #8]
}
 8001908:	bf00      	nop
 800190a:	3730      	adds	r7, #48	@ 0x30
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40005800 	.word	0x40005800
 8001914:	40023800 	.word	0x40023800
 8001918:	40020400 	.word	0x40020400
 800191c:	40005c00 	.word	0x40005c00
 8001920:	40020800 	.word	0x40020800
 8001924:	40020000 	.word	0x40020000

08001928 <TransmitBufferUART>:
		HAL_I2C_Slave_Receive_IT(&hi2c3, (uint8_t *)rx_buffer, INSTRUCTION_SIZE);
	}
}

void TransmitBufferUART()
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
 800192c:	2277      	movs	r2, #119	@ 0x77
 800192e:	4903      	ldr	r1, [pc, #12]	@ (800193c <TransmitBufferUART+0x14>)
 8001930:	4803      	ldr	r0, [pc, #12]	@ (8001940 <TransmitBufferUART+0x18>)
 8001932:	f006 f913 	bl	8007b5c <HAL_UART_Transmit_IT>
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200001b8 	.word	0x200001b8
 8001940:	20000538 	.word	0x20000538

08001944 <Log>:
{
	HAL_I2C_Slave_Transmit_IT(&hi2c3, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
}

void Log(char *message)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	TransformTs(timestamp_string);
 800194c:	480f      	ldr	r0, [pc, #60]	@ (800198c <Log+0x48>)
 800194e:	f000 f847 	bl	80019e0 <TransformTs>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"[", sizeof("["));
 8001952:	2202      	movs	r2, #2
 8001954:	490e      	ldr	r1, [pc, #56]	@ (8001990 <Log+0x4c>)
 8001956:	480f      	ldr	r0, [pc, #60]	@ (8001994 <Log+0x50>)
 8001958:	f006 f900 	bl	8007b5c <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)timestamp_string, sizeof(timestamp_string));
 800195c:	220a      	movs	r2, #10
 800195e:	490b      	ldr	r1, [pc, #44]	@ (800198c <Log+0x48>)
 8001960:	480c      	ldr	r0, [pc, #48]	@ (8001994 <Log+0x50>)
 8001962:	f006 f8fb 	bl	8007b5c <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"] ", sizeof("] "));
 8001966:	2203      	movs	r2, #3
 8001968:	490b      	ldr	r1, [pc, #44]	@ (8001998 <Log+0x54>)
 800196a:	480a      	ldr	r0, [pc, #40]	@ (8001994 <Log+0x50>)
 800196c:	f006 f8f6 	bl	8007b5c <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)message, sizeof(message));
 8001970:	2204      	movs	r2, #4
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	4807      	ldr	r0, [pc, #28]	@ (8001994 <Log+0x50>)
 8001976:	f006 f8f1 	bl	8007b5c <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"\n", sizeof("\n"));
 800197a:	2202      	movs	r2, #2
 800197c:	4907      	ldr	r1, [pc, #28]	@ (800199c <Log+0x58>)
 800197e:	4805      	ldr	r0, [pc, #20]	@ (8001994 <Log+0x50>)
 8001980:	f006 f8ec 	bl	8007b5c <HAL_UART_Transmit_IT>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	2000023c 	.word	0x2000023c
 8001990:	080098b4 	.word	0x080098b4
 8001994:	200004a8 	.word	0x200004a8
 8001998:	080098b8 	.word	0x080098b8
 800199c:	080098bc 	.word	0x080098bc

080019a0 <CopyVolatile>:

void CopyVolatile(uint8_t *target, volatile uint8_t *data)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
	size_t N = sizeof(data);
 80019aa:	2304      	movs	r3, #4
 80019ac:	60bb      	str	r3, [r7, #8]
	for(size_t i = 0; i < N; i++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	e00b      	b.n	80019cc <CopyVolatile+0x2c>
		target[i] = data[i];
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	441a      	add	r2, r3
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	440b      	add	r3, r1
 80019c0:	7812      	ldrb	r2, [r2, #0]
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < N; i++)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3ef      	bcc.n	80019b4 <CopyVolatile+0x14>
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <TransformTs>:

void TransformTs(char *timestamp_string)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	sprintf(timestamp_string, "%lu", timestamp);		// logs the time in seconds since startup
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <TransformTs+0x20>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4905      	ldr	r1, [pc, #20]	@ (8001a04 <TransformTs+0x24>)
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f006 fc1f 	bl	8008234 <siprintf>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000238 	.word	0x20000238
 8001a04:	080098c0 	.word	0x080098c0

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0e:	f002 fdff 	bl	8004610 <HAL_Init>

  /* USER CODE BEGIN Init */

  app_state_t state = STATE_IDLE;							// program starts in IDLE state
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
  uint8_t current_instruction;								// current program instruction
  const command_t* current_command_pointer;					// pointer to current command
  uint8_t rx_buffer_copy[INSTRUCTION_SIZE];					// copy of rx buffer in program memory
  HAL_StatusTypeDef ret = 0;								// return for ExecuteCommand()
 8001a16:	2300      	movs	r3, #0
 8001a18:	73bb      	strb	r3, [r7, #14]
  raw_photo_number_global = 0;	// TODO - Save this in FRAM and initialize it here to preserve raw photo number in case of power down
 8001a1a:	4b34      	ldr	r3, [pc, #208]	@ (8001aec <main+0xe4>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	801a      	strh	r2, [r3, #0]

  MX_FSMC_Init();											// initializes external SRAM
 8001a20:	f7ff fcd6 	bl	80013d0 <MX_FSMC_Init>
  MX_DCMI_Init();											// Initializes DCMI
 8001a24:	f7ff fc02 	bl	800122c <MX_DCMI_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a28:	f000 f86e 	bl	8001b08 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  init_camera_buffers();		// Allocates memory for raw photo buffers
 8001a2c:	f002 f9d6 	bl	8003ddc <init_camera_buffers>
  // TODO - Load contents of FRAM to SRAM (backup in case of power down)
  timestamp = HAL_GetTick(); 	// system timestamp in 1ms intervals - Updated by interrupt
 8001a30:	f002 fe52 	bl	80046d8 <HAL_GetTick>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a2e      	ldr	r2, [pc, #184]	@ (8001af0 <main+0xe8>)
 8001a38:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3a:	f7ff fd9f 	bl	800157c <MX_GPIO_Init>
  MX_I2C3_Init();
 8001a3e:	f7ff fea5 	bl	800178c <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001a42:	f002 fcbd 	bl	80043c0 <MX_USART1_UART_Init>
  MX_DCMI_Init();
 8001a46:	f7ff fbf1 	bl	800122c <MX_DCMI_Init>
  MX_FSMC_Init();
 8001a4a:	f7ff fcc1 	bl	80013d0 <MX_FSMC_Init>
  MX_I2C2_Init();
 8001a4e:	f7ff fe6f 	bl	8001730 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001a52:	f002 fa2b 	bl	8003eac <MX_SPI2_Init>
  MX_TIM11_Init();
 8001a56:	f002 fbb9 	bl	80041cc <MX_TIM11_Init>
  MX_UART4_Init();
 8001a5a:	f002 fc5d 	bl	8004318 <MX_UART4_Init>
  MX_UART5_Init();
 8001a5e:	f002 fc85 	bl	800436c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  #if defined(COMM_UART) && !defined(COMM_I2C)
  	  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, INSTRUCTION_SIZE);
 8001a62:	2205      	movs	r2, #5
 8001a64:	4923      	ldr	r1, [pc, #140]	@ (8001af4 <main+0xec>)
 8001a66:	4824      	ldr	r0, [pc, #144]	@ (8001af8 <main+0xf0>)
 8001a68:	f006 f8ad 	bl	8007bc6 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (state) {
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d032      	beq.n	8001ad8 <main+0xd0>
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	dc35      	bgt.n	8001ae2 <main+0xda>
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <main+0x78>
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d00b      	beq.n	8001a96 <main+0x8e>
 8001a7e:	e030      	b.n	8001ae2 <main+0xda>
		  case STATE_IDLE:
			  if (new_command_received) {
 8001a80:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <main+0xf4>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d02e      	beq.n	8001ae8 <main+0xe0>
				  new_command_received = 0;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <main+0xf4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
				  state = STATE_EXECUTE_COMMAND;
 8001a90:	2301      	movs	r3, #1
 8001a92:	73fb      	strb	r3, [r7, #15]
			  }
			  break;
 8001a94:	e028      	b.n	8001ae8 <main+0xe0>

		  case STATE_EXECUTE_COMMAND:
			  CopyVolatile(rx_buffer_copy, rx_buffer);														// copies rx_buffer into non-volatile
 8001a96:	463b      	mov	r3, r7
 8001a98:	4916      	ldr	r1, [pc, #88]	@ (8001af4 <main+0xec>)
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ff80 	bl	80019a0 <CopyVolatile>
			  current_instruction = rx_buffer_copy[0];
 8001aa0:	783b      	ldrb	r3, [r7, #0]
 8001aa2:	737b      	strb	r3, [r7, #13]
			  current_command_pointer = GetCommand(current_instruction);
 8001aa4:	7b7b      	ldrb	r3, [r7, #13]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fb12 	bl	80010d0 <GetCommand>
 8001aac:	60b8      	str	r0, [r7, #8]

			  ret = ExecuteCommand(current_command_pointer, &rx_buffer_copy[1]);
 8001aae:	463b      	mov	r3, r7
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	68b8      	ldr	r0, [r7, #8]
 8001ab6:	f7ff fb53 	bl	8001160 <ExecuteCommand>
 8001aba:	4603      	mov	r3, r0
 8001abc:	73bb      	strb	r3, [r7, #14]
			  if (ret == HAL_OK) Log("Return success\n");
 8001abe:	7bbb      	ldrb	r3, [r7, #14]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d103      	bne.n	8001acc <main+0xc4>
 8001ac4:	480e      	ldr	r0, [pc, #56]	@ (8001b00 <main+0xf8>)
 8001ac6:	f7ff ff3d 	bl	8001944 <Log>
 8001aca:	e002      	b.n	8001ad2 <main+0xca>
			  else Log("Return failure!\n");
 8001acc:	480d      	ldr	r0, [pc, #52]	@ (8001b04 <main+0xfc>)
 8001ace:	f7ff ff39 	bl	8001944 <Log>

			  state = STATE_TRANSMIT_RESPONSE;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	73fb      	strb	r3, [r7, #15]
			  break;
 8001ad6:	e008      	b.n	8001aea <main+0xe2>

		  case STATE_TRANSMIT_RESPONSE:
			  #if defined(COMM_UART) && !defined(COMM_I2C)
				  TransmitBufferUART();
 8001ad8:	f7ff ff26 	bl	8001928 <TransmitBufferUART>
			  #elif defined(COMM_I2C) && !defined(COMM_UART)
				  TransmitBufferi2C();
			  #endif
			  state = STATE_IDLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]
			  break;
 8001ae0:	e003      	b.n	8001aea <main+0xe2>

		  default:
			  state = STATE_IDLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]
			  break;
 8001ae6:	e000      	b.n	8001aea <main+0xe2>
			  break;
 8001ae8:	bf00      	nop
	  switch (state) {
 8001aea:	e7bf      	b.n	8001a6c <main+0x64>
 8001aec:	200003f6 	.word	0x200003f6
 8001af0:	20000238 	.word	0x20000238
 8001af4:	20000230 	.word	0x20000230
 8001af8:	20000538 	.word	0x20000538
 8001afc:	200001b4 	.word	0x200001b4
 8001b00:	080098c4 	.word	0x080098c4
 8001b04:	080098d4 	.word	0x080098d4

08001b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b092      	sub	sp, #72	@ 0x48
 8001b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0e:	f107 0318 	add.w	r3, r7, #24
 8001b12:	2230      	movs	r2, #48	@ 0x30
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f006 fbf1 	bl	80082fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
 8001b28:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b32:	2302      	movs	r3, #2
 8001b34:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b40:	23c0      	movs	r3, #192	@ 0xc0
 8001b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b44:	2304      	movs	r3, #4
 8001b46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b48:	2304      	movs	r3, #4
 8001b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b4c:	f107 0318 	add.w	r3, r7, #24
 8001b50:	4618      	mov	r0, r3
 8001b52:	f004 fd97 	bl	8006684 <HAL_RCC_OscConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b5c:	f000 f81a 	bl	8001b94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b60:	230f      	movs	r3, #15
 8001b62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b64:	2302      	movs	r3, #2
 8001b66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001b68:	2380      	movs	r3, #128	@ 0x80
 8001b6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b76:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f004 ffd5 	bl	8006b2c <HAL_RCC_ClockConfig>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001b88:	f000 f804 	bl	8001b94 <Error_Handler>
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3748      	adds	r7, #72	@ 0x48
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b98:	b672      	cpsid	i
}
 8001b9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <Error_Handler+0x8>

08001ba0 <floorf_custom>:

// Eliminamos assert y math para reducir dependencias
//#define assert(x) ((void)0)

// Funciones matemticas inline para evitar dependencia de math.h
static inline float floorf_custom(float x) {
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    return (float)((int)x - (x < 0.0f && x != (int)x));
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7fe fddf 	bl	800076c <__aeabi_f2iz>
 8001bae:	4604      	mov	r4, r0
 8001bb0:	f04f 0100 	mov.w	r1, #0
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7fe fdb1 	bl	800071c <__aeabi_fcmplt>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d010      	beq.n	8001be2 <floorf_custom+0x42>
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7fe fdd3 	bl	800076c <__aeabi_f2iz>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fbb5 	bl	8000338 <__aeabi_i2f>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe fd98 	bl	8000708 <__aeabi_fcmpeq>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <floorf_custom+0x42>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <floorf_custom+0x44>
 8001be2:	2300      	movs	r3, #0
 8001be4:	1ae3      	subs	r3, r4, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fba6 	bl	8000338 <__aeabi_i2f>
 8001bec:	4603      	mov	r3, r0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd90      	pop	{r4, r7, pc}

08001bf6 <tjei_be_word>:

// Memory order as big endian.
// On little-endian machines: 0xhilo -> 0xlohi which looks as 0xhi 0xlo in memory
// On big-endian machines: leave 0xhilo unchanged
static uint16_t tjei_be_word(const uint16_t native_word)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b085      	sub	sp, #20
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	80fb      	strh	r3, [r7, #6]
    uint8_t bytes[2];
    uint16_t result;
    bytes[1] = (native_word & 0x00ff);
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	737b      	strb	r3, [r7, #13]
    bytes[0] = ((native_word & 0xff00) >> 8);
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	733b      	strb	r3, [r7, #12]
    memcpy(&result, bytes, sizeof(bytes));
 8001c10:	89bb      	ldrh	r3, [r7, #12]
 8001c12:	817b      	strh	r3, [r7, #10]
    return result;
 8001c14:	897b      	ldrh	r3, [r7, #10]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <tjei_write>:
} TJEScanHeader;
#pragma pack(pop)


static void tjei_write(TJEState* state, const void* data, uint32_t num_bytes, uint32_t num_elements)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	603b      	str	r3, [r7, #0]
    uint32_t to_write = num_bytes * num_elements;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	fb02 f303 	mul.w	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]

    // Cap to the buffer available size and copy memory.
    uint32_t capped_count = tjei_min(to_write, TJEI_BUFFER_SIZE - 1 - state->output_buffer_count);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001c3e:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 8001c42:	3303      	adds	r3, #3
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	4293      	cmp	r3, r2
 8001c48:	bf28      	it	cs
 8001c4a:	4613      	movcs	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]

    memcpy(state->output_buffer + state->output_buffer_count, data, capped_count);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f503 624b 	add.w	r2, r3, #3248	@ 0xcb0
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001c5a:	4413      	add	r3, r2
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	68b9      	ldr	r1, [r7, #8]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f006 fbc8 	bl	80083f6 <memcpy>
    state->output_buffer_count += capped_count;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f8d3 2cac 	ldr.w	r2, [r3, #3244]	@ 0xcac
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	441a      	add	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac

    assert (state->output_buffer_count <= TJEI_BUFFER_SIZE - 1);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c80:	d306      	bcc.n	8001c90 <tjei_write+0x70>
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <tjei_write+0xc4>)
 8001c84:	4a18      	ldr	r2, [pc, #96]	@ (8001ce8 <tjei_write+0xc8>)
 8001c86:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8001c8a:	4818      	ldr	r0, [pc, #96]	@ (8001cec <tjei_write+0xcc>)
 8001c8c:	f006 f9aa 	bl	8007fe4 <__assert_func>

    // Flush the buffer.
    if ( state->output_buffer_count == TJEI_BUFFER_SIZE - 1 ) {
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 8001c96:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d110      	bne.n	8001cc0 <tjei_write+0xa0>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 8001cb6:	4798      	blx	r3
        state->output_buffer_count = 0;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    // Recursively calling ourselves with the rest of the buffer.
    if (capped_count < to_write) {
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d209      	bcs.n	8001cdc <tjei_write+0xbc>
        tjei_write(state, (uint8_t*)data+capped_count, to_write - capped_count, 1);
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	18d1      	adds	r1, r2, r3
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad2      	subs	r2, r2, r3
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f7ff ffa2 	bl	8001c20 <tjei_write>
    }
}
 8001cdc:	bf00      	nop
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	080098e8 	.word	0x080098e8
 8001ce8:	08009dc0 	.word	0x08009dc0
 8001cec:	0800991c 	.word	0x0800991c

08001cf0 <tjei_write_DQT>:

static void tjei_write_DQT(TJEState* state, const uint8_t* matrix, uint8_t id)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	71fb      	strb	r3, [r7, #7]
    uint16_t DQT = tjei_be_word(0xffdb);
 8001cfe:	f64f 70db 	movw	r0, #65499	@ 0xffdb
 8001d02:	f7ff ff78 	bl	8001bf6 <tjei_be_word>
 8001d06:	4603      	mov	r3, r0
 8001d08:	82fb      	strh	r3, [r7, #22]
    tjei_write(state, &DQT, sizeof(uint16_t), 1);
 8001d0a:	f107 0116 	add.w	r1, r7, #22
 8001d0e:	2301      	movs	r3, #1
 8001d10:	2202      	movs	r2, #2
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	f7ff ff84 	bl	8001c20 <tjei_write>
    uint16_t len = tjei_be_word(0x0043); // 2(len) + 1(id) + 64(matrix) = 67 = 0x43
 8001d18:	2043      	movs	r0, #67	@ 0x43
 8001d1a:	f7ff ff6c 	bl	8001bf6 <tjei_be_word>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	82bb      	strh	r3, [r7, #20]
    tjei_write(state, &len, sizeof(uint16_t), 1);
 8001d22:	f107 0114 	add.w	r1, r7, #20
 8001d26:	2301      	movs	r3, #1
 8001d28:	2202      	movs	r2, #2
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	f7ff ff78 	bl	8001c20 <tjei_write>
    assert(id < 4);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d906      	bls.n	8001d44 <tjei_write_DQT+0x54>
 8001d36:	4b0d      	ldr	r3, [pc, #52]	@ (8001d6c <tjei_write_DQT+0x7c>)
 8001d38:	4a0d      	ldr	r2, [pc, #52]	@ (8001d70 <tjei_write_DQT+0x80>)
 8001d3a:	f240 11eb 	movw	r1, #491	@ 0x1eb
 8001d3e:	480d      	ldr	r0, [pc, #52]	@ (8001d74 <tjei_write_DQT+0x84>)
 8001d40:	f006 f950 	bl	8007fe4 <__assert_func>
    uint8_t precision_and_id = id;  // 0x0000 8 bits | 0x00id
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	74fb      	strb	r3, [r7, #19]
    tjei_write(state, &precision_and_id, sizeof(uint8_t), 1);
 8001d48:	f107 0113 	add.w	r1, r7, #19
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	2201      	movs	r2, #1
 8001d50:	68f8      	ldr	r0, [r7, #12]
 8001d52:	f7ff ff65 	bl	8001c20 <tjei_write>
    // Write matrix
    tjei_write(state, matrix, 64*sizeof(uint8_t), 1);
 8001d56:	2301      	movs	r3, #1
 8001d58:	2240      	movs	r2, #64	@ 0x40
 8001d5a:	68b9      	ldr	r1, [r7, #8]
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f7ff ff5f 	bl	8001c20 <tjei_write>
}
 8001d62:	bf00      	nop
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	08009930 	.word	0x08009930
 8001d70:	08009dcc 	.word	0x08009dcc
 8001d74:	0800991c 	.word	0x0800991c

08001d78 <tjei_write_DHT>:
static void tjei_write_DHT(TJEState* state,
                           uint8_t const * matrix_len,
                           uint8_t const * matrix_val,
                           TJEHuffmanTableClass ht_class,
                           uint8_t id)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	70fb      	strb	r3, [r7, #3]
    int num_values = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
 8001d8e:	e00a      	b.n	8001da6 <tjei_write_DHT+0x2e>
        num_values += matrix_len[i];
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	61fb      	str	r3, [r7, #28]
    for ( int i = 0; i < 16; ++i ) {
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	3301      	adds	r3, #1
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	2b0f      	cmp	r3, #15
 8001daa:	ddf1      	ble.n	8001d90 <tjei_write_DHT+0x18>
    }
    assert(num_values <= 0xffff);
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db2:	db06      	blt.n	8001dc2 <tjei_write_DHT+0x4a>
 8001db4:	4b27      	ldr	r3, [pc, #156]	@ (8001e54 <tjei_write_DHT+0xdc>)
 8001db6:	4a28      	ldr	r2, [pc, #160]	@ (8001e58 <tjei_write_DHT+0xe0>)
 8001db8:	f240 2102 	movw	r1, #514	@ 0x202
 8001dbc:	4827      	ldr	r0, [pc, #156]	@ (8001e5c <tjei_write_DHT+0xe4>)
 8001dbe:	f006 f911 	bl	8007fe4 <__assert_func>

    uint16_t DHT = tjei_be_word(0xffc4);
 8001dc2:	f64f 70c4 	movw	r0, #65476	@ 0xffc4
 8001dc6:	f7ff ff16 	bl	8001bf6 <tjei_be_word>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	82fb      	strh	r3, [r7, #22]
    // 2(len) + 1(Tc|th) + 16 (num lengths) + ?? (num values)
    uint16_t len = tjei_be_word(2 + 1 + 16 + (uint16_t)num_values);
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3313      	adds	r3, #19
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff0d 	bl	8001bf6 <tjei_be_word>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	82bb      	strh	r3, [r7, #20]
    assert(id < 4);
 8001de0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d906      	bls.n	8001df6 <tjei_write_DHT+0x7e>
 8001de8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <tjei_write_DHT+0xe8>)
 8001dea:	4a1b      	ldr	r2, [pc, #108]	@ (8001e58 <tjei_write_DHT+0xe0>)
 8001dec:	f240 2107 	movw	r1, #519	@ 0x207
 8001df0:	481a      	ldr	r0, [pc, #104]	@ (8001e5c <tjei_write_DHT+0xe4>)
 8001df2:	f006 f8f7 	bl	8007fe4 <__assert_func>
    uint8_t tc_th = (uint8_t)((((uint8_t)ht_class) << 4) | id);
 8001df6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	b25a      	sxtb	r2, r3
 8001dfe:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 8001e02:	4313      	orrs	r3, r2
 8001e04:	b25b      	sxtb	r3, r3
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	74fb      	strb	r3, [r7, #19]

    tjei_write(state, &DHT, sizeof(uint16_t), 1);
 8001e0a:	f107 0116 	add.w	r1, r7, #22
 8001e0e:	2301      	movs	r3, #1
 8001e10:	2202      	movs	r2, #2
 8001e12:	68f8      	ldr	r0, [r7, #12]
 8001e14:	f7ff ff04 	bl	8001c20 <tjei_write>
    tjei_write(state, &len, sizeof(uint16_t), 1);
 8001e18:	f107 0114 	add.w	r1, r7, #20
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	2202      	movs	r2, #2
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f7ff fefd 	bl	8001c20 <tjei_write>
    tjei_write(state, &tc_th, sizeof(uint8_t), 1);
 8001e26:	f107 0113 	add.w	r1, r7, #19
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	f7ff fef6 	bl	8001c20 <tjei_write>
    tjei_write(state, matrix_len, sizeof(uint8_t), 16);
 8001e34:	2310      	movs	r3, #16
 8001e36:	2201      	movs	r2, #1
 8001e38:	68b9      	ldr	r1, [r7, #8]
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f7ff fef0 	bl	8001c20 <tjei_write>
    tjei_write(state, matrix_val, sizeof(uint8_t), (size_t)num_values);
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2201      	movs	r2, #1
 8001e44:	6879      	ldr	r1, [r7, #4]
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f7ff feea 	bl	8001c20 <tjei_write>
}
 8001e4c:	bf00      	nop
 8001e4e:	3720      	adds	r7, #32
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	08009938 	.word	0x08009938
 8001e58:	08009ddc 	.word	0x08009ddc
 8001e5c:	0800991c 	.word	0x0800991c
 8001e60:	08009930 	.word	0x08009930

08001e64 <tjei_huff_get_code_lengths>:
//  Huffman deflation code.
// ============================================================

// Returns all code sizes from the BITS specification (JPEG C.3)
static uint8_t* tjei_huff_get_code_lengths(uint8_t huffsize[/*256*/], uint8_t const * bits)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
    int k = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
    for ( int i = 0; i < 16; ++i ) {
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	e020      	b.n	8001eba <tjei_huff_get_code_lengths+0x56>
        for ( int j = 0; j < bits[i]; ++j ) {
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	e00d      	b.n	8001e9a <tjei_huff_get_code_lengths+0x36>
            huffsize[k++] = (uint8_t)(i + 1);
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	1c59      	adds	r1, r3, #1
 8001e86:	6179      	str	r1, [r7, #20]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	440b      	add	r3, r1
 8001e8e:	3201      	adds	r2, #1
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]
        for ( int j = 0; j < bits[i]; ++j ) {
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3301      	adds	r3, #1
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	dbe9      	blt.n	8001e7e <tjei_huff_get_code_lengths+0x1a>
        }
        huffsize[k] = 0;
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]
    for ( int i = 0; i < 16; ++i ) {
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	dddb      	ble.n	8001e78 <tjei_huff_get_code_lengths+0x14>
    }
    return huffsize;
 8001ec0:	687b      	ldr	r3, [r7, #4]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	371c      	adds	r7, #28
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <tjei_huff_get_codes>:

// Fills out the prefixes for each code.
static uint16_t* tjei_huff_get_codes(uint16_t codes[], uint8_t* huffsize, int64_t count)
{
 8001ecc:	b5b0      	push	{r4, r5, r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	e9c7 2300 	strd	r2, r3, [r7]
    uint16_t code = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	83fb      	strh	r3, [r7, #30]
    int k = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61bb      	str	r3, [r7, #24]
    uint8_t sz = huffsize[0];
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	75fb      	strb	r3, [r7, #23]
    for(;;) {
        do {
            assert(k < count);
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	17da      	asrs	r2, r3, #31
 8001eec:	461c      	mov	r4, r3
 8001eee:	4615      	mov	r5, r2
 8001ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ef4:	4294      	cmp	r4, r2
 8001ef6:	eb75 0303 	sbcs.w	r3, r5, r3
 8001efa:	db06      	blt.n	8001f0a <tjei_huff_get_codes+0x3e>
 8001efc:	4b18      	ldr	r3, [pc, #96]	@ (8001f60 <tjei_huff_get_codes+0x94>)
 8001efe:	4a19      	ldr	r2, [pc, #100]	@ (8001f64 <tjei_huff_get_codes+0x98>)
 8001f00:	f240 2129 	movw	r1, #553	@ 0x229
 8001f04:	4818      	ldr	r0, [pc, #96]	@ (8001f68 <tjei_huff_get_codes+0x9c>)
 8001f06:	f006 f86d 	bl	8007fe4 <__assert_func>
            codes[k++] = code++;
 8001f0a:	8bfb      	ldrh	r3, [r7, #30]
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	83fa      	strh	r2, [r7, #30]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	1c51      	adds	r1, r2, #1
 8001f14:	61b9      	str	r1, [r7, #24]
 8001f16:	0052      	lsls	r2, r2, #1
 8001f18:	68f9      	ldr	r1, [r7, #12]
 8001f1a:	440a      	add	r2, r1
 8001f1c:	8013      	strh	r3, [r2, #0]
        } while (huffsize[k] == sz);
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	4413      	add	r3, r2
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	7dfa      	ldrb	r2, [r7, #23]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d0dd      	beq.n	8001ee8 <tjei_huff_get_codes+0x1c>
        if (huffsize[k] == 0) {
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	4413      	add	r3, r2
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <tjei_huff_get_codes+0x70>
            return codes;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	e00d      	b.n	8001f58 <tjei_huff_get_codes+0x8c>
        }
        do {
            code = (uint16_t)(code << 1);
 8001f3c:	8bfb      	ldrh	r3, [r7, #30]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	83fb      	strh	r3, [r7, #30]
            ++sz;
 8001f42:	7dfb      	ldrb	r3, [r7, #23]
 8001f44:	3301      	adds	r3, #1
 8001f46:	75fb      	strb	r3, [r7, #23]
        } while( huffsize[k] != sz );
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	7dfa      	ldrb	r2, [r7, #23]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d1f2      	bne.n	8001f3c <tjei_huff_get_codes+0x70>
    for(;;) {
 8001f56:	e7c7      	b.n	8001ee8 <tjei_huff_get_codes+0x1c>
    }
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3720      	adds	r7, #32
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f60:	08009950 	.word	0x08009950
 8001f64:	08009dec 	.word	0x08009dec
 8001f68:	0800991c 	.word	0x0800991c

08001f6c <tjei_huff_get_extended>:
static void tjei_huff_get_extended(uint8_t* out_ehuffsize,
                                   uint16_t* out_ehuffcode,
                                   uint8_t const * huffval,
                                   uint8_t* huffsize,
                                   uint16_t* huffcode, int64_t count)
{
 8001f6c:	b4b0      	push	{r4, r5, r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	603b      	str	r3, [r7, #0]
    int k = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
    do {
        uint8_t val = huffval[k];
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	74fb      	strb	r3, [r7, #19]
        out_ehuffcode[val] = huffcode[k];
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f8e:	441a      	add	r2, r3
 8001f90:	7cfb      	ldrb	r3, [r7, #19]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	68b9      	ldr	r1, [r7, #8]
 8001f96:	440b      	add	r3, r1
 8001f98:	8812      	ldrh	r2, [r2, #0]
 8001f9a:	801a      	strh	r2, [r3, #0]
        out_ehuffsize[val] = huffsize[k];
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	441a      	add	r2, r3
 8001fa2:	7cfb      	ldrb	r3, [r7, #19]
 8001fa4:	68f9      	ldr	r1, [r7, #12]
 8001fa6:	440b      	add	r3, r1
 8001fa8:	7812      	ldrb	r2, [r2, #0]
 8001faa:	701a      	strb	r2, [r3, #0]
        k++;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	617b      	str	r3, [r7, #20]
    } while ( k < count );
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	17da      	asrs	r2, r3, #31
 8001fb6:	461c      	mov	r4, r3
 8001fb8:	4615      	mov	r5, r2
 8001fba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001fbe:	4294      	cmp	r4, r2
 8001fc0:	eb75 0303 	sbcs.w	r3, r5, r3
 8001fc4:	dbdb      	blt.n	8001f7e <tjei_huff_get_extended+0x12>
}
 8001fc6:	bf00      	nop
 8001fc8:	bf00      	nop
 8001fca:	371c      	adds	r7, #28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bcb0      	pop	{r4, r5, r7}
 8001fd0:	4770      	bx	lr

08001fd2 <tjei_calculate_variable_length_int>:

// Returns:
//  out[1] : number of bits
//  out[0] : bits
TJEI_FORCE_INLINE void tjei_calculate_variable_length_int(int value, uint16_t out[2])
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b085      	sub	sp, #20
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	6039      	str	r1, [r7, #0]
    int abs_val = value;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	60fb      	str	r3, [r7, #12]
    if ( value < 0 ) {
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	da05      	bge.n	8001ff2 <tjei_calculate_variable_length_int+0x20>
        abs_val = -abs_val;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	425b      	negs	r3, r3
 8001fea:	60fb      	str	r3, [r7, #12]
        --value;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	607b      	str	r3, [r7, #4]
    }
    out[1] = 1;
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	3302      	adds	r3, #2
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 8001ffa:	e005      	b.n	8002008 <tjei_calculate_variable_length_int+0x36>
        ++out[1];
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	3302      	adds	r3, #2
 8002000:	881a      	ldrh	r2, [r3, #0]
 8002002:	3201      	adds	r2, #1
 8002004:	b292      	uxth	r2, r2
 8002006:	801a      	strh	r2, [r3, #0]
    while( abs_val >>= 1 ) {
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	105b      	asrs	r3, r3, #1
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f3      	bne.n	8001ffc <tjei_calculate_variable_length_int+0x2a>
    }
    out[0] = (uint16_t)(value & ((1 << out[1]) - 1));
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	b21a      	sxth	r2, r3
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	3302      	adds	r3, #2
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	4619      	mov	r1, r3
 8002020:	2301      	movs	r3, #1
 8002022:	408b      	lsls	r3, r1
 8002024:	b29b      	uxth	r3, r3
 8002026:	3b01      	subs	r3, #1
 8002028:	b29b      	uxth	r3, r3
 800202a:	b21b      	sxth	r3, r3
 800202c:	4013      	ands	r3, r2
 800202e:	b21b      	sxth	r3, r3
 8002030:	b29a      	uxth	r2, r3
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	801a      	strh	r2, [r3, #0]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <tjei_write_bits>:

// Write bits to file.
TJEI_FORCE_INLINE void tjei_write_bits(TJEState* state,
                                       uint32_t* bitbuffer, uint32_t* location,
                                       uint16_t num_bits, uint16_t bits)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
 800204c:	807b      	strh	r3, [r7, #2]
    // This call pushes to the bitbuffer and saves the location. Data is pushed
    // from most significant to less significant.
    // When we can write a full byte, we write a byte and shift.

    // Push the stack.
    uint32_t nloc = *location + num_bits;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	887b      	ldrh	r3, [r7, #2]
 8002054:	4413      	add	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
    *bitbuffer |= (uint32_t)(bits << (32 - nloc));
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	8c39      	ldrh	r1, [r7, #32]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	f1c2 0220 	rsb	r2, r2, #32
 8002064:	fa01 f202 	lsl.w	r2, r1, r2
 8002068:	431a      	orrs	r2, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	601a      	str	r2, [r3, #0]
    *location = nloc;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 8002074:	e022      	b.n	80020bc <tjei_write_bits+0x7c>
        // Grab the most significant byte.
        uint8_t c = (uint8_t)((*bitbuffer) >> 24);
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	0e1b      	lsrs	r3, r3, #24
 800207c:	b2db      	uxtb	r3, r3
 800207e:	74fb      	strb	r3, [r7, #19]
        // Write it to file.
        tjei_write(state, &c, 1, 1);
 8002080:	f107 0113 	add.w	r1, r7, #19
 8002084:	2301      	movs	r3, #1
 8002086:	2201      	movs	r2, #1
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f7ff fdc9 	bl	8001c20 <tjei_write>
        if ( c == 0xff )  {
 800208e:	7cfb      	ldrb	r3, [r7, #19]
 8002090:	2bff      	cmp	r3, #255	@ 0xff
 8002092:	d108      	bne.n	80020a6 <tjei_write_bits+0x66>
            // Special case: tell JPEG this is not a marker.
            char z = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	74bb      	strb	r3, [r7, #18]
            tjei_write(state, &z, 1, 1);
 8002098:	f107 0112 	add.w	r1, r7, #18
 800209c:	2301      	movs	r3, #1
 800209e:	2201      	movs	r2, #1
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f7ff fdbd 	bl	8001c20 <tjei_write>
        }
        // Pop the stack.
        *bitbuffer <<= 8;
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	021a      	lsls	r2, r3, #8
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	601a      	str	r2, [r3, #0]
        *location -= 8;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f1a3 0208 	sub.w	r2, r3, #8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	601a      	str	r2, [r3, #0]
    while ( *location >= 8 ) {
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b07      	cmp	r3, #7
 80020c2:	d8d8      	bhi.n	8002076 <tjei_write_bits+0x36>
    }
}
 80020c4:	bf00      	nop
 80020c6:	bf00      	nop
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <tjei_fdct>:
//  Japanese, but the algorithm is described in the Pennebaker & Mitchell
//  JPEG textbook (see REFERENCES section in file README).  The following code
//  is based directly on figure 4-8 in P&M.
//
static void tjei_fdct (float * data)
{
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b099      	sub	sp, #100	@ 0x64
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    float *dataptr;
    int ctr;

    /* Pass 1: process rows. */

    dataptr = data;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 80020dc:	2307      	movs	r3, #7
 80020de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80020e0:	e111      	b.n	8002306 <tjei_fdct+0x236>
        tmp0 = dataptr[0] + dataptr[7];
 80020e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020e8:	331c      	adds	r3, #28
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	4610      	mov	r0, r2
 80020f0:	f7fe f86e 	bl	80001d0 <__addsf3>
 80020f4:	4603      	mov	r3, r0
 80020f6:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[0] - dataptr[7];
 80020f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020fe:	331c      	adds	r3, #28
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	4610      	mov	r0, r2
 8002106:	f7fe f861 	bl	80001cc <__aeabi_fsub>
 800210a:	4603      	mov	r3, r0
 800210c:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[1] + dataptr[6];
 800210e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002110:	3304      	adds	r3, #4
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002116:	3318      	adds	r3, #24
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4619      	mov	r1, r3
 800211c:	4610      	mov	r0, r2
 800211e:	f7fe f857 	bl	80001d0 <__addsf3>
 8002122:	4603      	mov	r3, r0
 8002124:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[1] - dataptr[6];
 8002126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002128:	3304      	adds	r3, #4
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800212e:	3318      	adds	r3, #24
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4619      	mov	r1, r3
 8002134:	4610      	mov	r0, r2
 8002136:	f7fe f849 	bl	80001cc <__aeabi_fsub>
 800213a:	4603      	mov	r3, r0
 800213c:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[2] + dataptr[5];
 800213e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002140:	3308      	adds	r3, #8
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002146:	3314      	adds	r3, #20
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4619      	mov	r1, r3
 800214c:	4610      	mov	r0, r2
 800214e:	f7fe f83f 	bl	80001d0 <__addsf3>
 8002152:	4603      	mov	r3, r0
 8002154:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[2] - dataptr[5];
 8002156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002158:	3308      	adds	r3, #8
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800215e:	3314      	adds	r3, #20
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4619      	mov	r1, r3
 8002164:	4610      	mov	r0, r2
 8002166:	f7fe f831 	bl	80001cc <__aeabi_fsub>
 800216a:	4603      	mov	r3, r0
 800216c:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[3] + dataptr[4];
 800216e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002170:	330c      	adds	r3, #12
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002176:	3310      	adds	r3, #16
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4619      	mov	r1, r3
 800217c:	4610      	mov	r0, r2
 800217e:	f7fe f827 	bl	80001d0 <__addsf3>
 8002182:	4603      	mov	r3, r0
 8002184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[3] - dataptr[4];
 8002186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002188:	330c      	adds	r3, #12
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800218e:	3310      	adds	r3, #16
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4619      	mov	r1, r3
 8002194:	4610      	mov	r0, r2
 8002196:	f7fe f819 	bl	80001cc <__aeabi_fsub>
 800219a:	4603      	mov	r3, r0
 800219c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 800219e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80021a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80021a2:	f7fe f815 	bl	80001d0 <__addsf3>
 80021a6:	4603      	mov	r3, r0
 80021a8:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 80021aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80021ac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80021ae:	f7fe f80d 	bl	80001cc <__aeabi_fsub>
 80021b2:	4603      	mov	r3, r0
 80021b4:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 80021b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80021b8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80021ba:	f7fe f809 	bl	80001d0 <__addsf3>
 80021be:	4603      	mov	r3, r0
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 80021c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80021c4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80021c6:	f7fe f801 	bl	80001cc <__aeabi_fsub>
 80021ca:	4603      	mov	r3, r0
 80021cc:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[0] = tmp10 + tmp11; /* phase 3 */
 80021ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80021d2:	f7fd fffd 	bl	80001d0 <__addsf3>
 80021d6:	4603      	mov	r3, r0
 80021d8:	461a      	mov	r2, r3
 80021da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021dc:	601a      	str	r2, [r3, #0]
        dataptr[4] = tmp10 - tmp11;
 80021de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021e0:	f103 0410 	add.w	r4, r3, #16
 80021e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80021e8:	f7fd fff0 	bl	80001cc <__aeabi_fsub>
 80021ec:	4603      	mov	r3, r0
 80021ee:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 80021f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021f4:	f7fd ffec 	bl	80001d0 <__addsf3>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4947      	ldr	r1, [pc, #284]	@ (8002318 <tjei_fdct+0x248>)
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f8ef 	bl	80003e0 <__aeabi_fmul>
 8002202:	4603      	mov	r3, r0
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[2] = tmp13 + z1;    /* phase 5 */
 8002206:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002208:	f103 0408 	add.w	r4, r3, #8
 800220c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800220e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002210:	f7fd ffde 	bl	80001d0 <__addsf3>
 8002214:	4603      	mov	r3, r0
 8002216:	6023      	str	r3, [r4, #0]
        dataptr[6] = tmp13 - z1;
 8002218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800221a:	f103 0418 	add.w	r4, r3, #24
 800221e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002222:	f7fd ffd3 	bl	80001cc <__aeabi_fsub>
 8002226:	4603      	mov	r3, r0
 8002228:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 800222a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800222c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800222e:	f7fd ffcf 	bl	80001d0 <__addsf3>
 8002232:	4603      	mov	r3, r0
 8002234:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 8002236:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002238:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800223a:	f7fd ffc9 	bl	80001d0 <__addsf3>
 800223e:	4603      	mov	r3, r0
 8002240:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 8002242:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002244:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002246:	f7fd ffc3 	bl	80001d0 <__addsf3>
 800224a:	4603      	mov	r3, r0
 800224c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 800224e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002250:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002252:	f7fd ffbb 	bl	80001cc <__aeabi_fsub>
 8002256:	4603      	mov	r3, r0
 8002258:	4930      	ldr	r1, [pc, #192]	@ (800231c <tjei_fdct+0x24c>)
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f8c0 	bl	80003e0 <__aeabi_fmul>
 8002260:	4603      	mov	r3, r0
 8002262:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 8002264:	492e      	ldr	r1, [pc, #184]	@ (8002320 <tjei_fdct+0x250>)
 8002266:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002268:	f7fe f8ba 	bl	80003e0 <__aeabi_fmul>
 800226c:	4603      	mov	r3, r0
 800226e:	4619      	mov	r1, r3
 8002270:	6a38      	ldr	r0, [r7, #32]
 8002272:	f7fd ffad 	bl	80001d0 <__addsf3>
 8002276:	4603      	mov	r3, r0
 8002278:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 800227a:	492a      	ldr	r1, [pc, #168]	@ (8002324 <tjei_fdct+0x254>)
 800227c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800227e:	f7fe f8af 	bl	80003e0 <__aeabi_fmul>
 8002282:	4603      	mov	r3, r0
 8002284:	4619      	mov	r1, r3
 8002286:	6a38      	ldr	r0, [r7, #32]
 8002288:	f7fd ffa2 	bl	80001d0 <__addsf3>
 800228c:	4603      	mov	r3, r0
 800228e:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 8002290:	4921      	ldr	r1, [pc, #132]	@ (8002318 <tjei_fdct+0x248>)
 8002292:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002294:	f7fe f8a4 	bl	80003e0 <__aeabi_fmul>
 8002298:	4603      	mov	r3, r0
 800229a:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 800229c:	6979      	ldr	r1, [r7, #20]
 800229e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80022a0:	f7fd ff96 	bl	80001d0 <__addsf3>
 80022a4:	4603      	mov	r3, r0
 80022a6:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 80022a8:	6979      	ldr	r1, [r7, #20]
 80022aa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80022ac:	f7fd ff8e 	bl	80001cc <__aeabi_fsub>
 80022b0:	4603      	mov	r3, r0
 80022b2:	60fb      	str	r3, [r7, #12]

        dataptr[5] = z13 + z2;  /* phase 6 */
 80022b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022b6:	f103 0414 	add.w	r4, r3, #20
 80022ba:	69f9      	ldr	r1, [r7, #28]
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f7fd ff87 	bl	80001d0 <__addsf3>
 80022c2:	4603      	mov	r3, r0
 80022c4:	6023      	str	r3, [r4, #0]
        dataptr[3] = z13 - z2;
 80022c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022c8:	f103 040c 	add.w	r4, r3, #12
 80022cc:	69f9      	ldr	r1, [r7, #28]
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7fd ff7c 	bl	80001cc <__aeabi_fsub>
 80022d4:	4603      	mov	r3, r0
 80022d6:	6023      	str	r3, [r4, #0]
        dataptr[1] = z11 + z4;
 80022d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022da:	1d1c      	adds	r4, r3, #4
 80022dc:	69b9      	ldr	r1, [r7, #24]
 80022de:	6938      	ldr	r0, [r7, #16]
 80022e0:	f7fd ff76 	bl	80001d0 <__addsf3>
 80022e4:	4603      	mov	r3, r0
 80022e6:	6023      	str	r3, [r4, #0]
        dataptr[7] = z11 - z4;
 80022e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022ea:	f103 041c 	add.w	r4, r3, #28
 80022ee:	69b9      	ldr	r1, [r7, #24]
 80022f0:	6938      	ldr	r0, [r7, #16]
 80022f2:	f7fd ff6b 	bl	80001cc <__aeabi_fsub>
 80022f6:	4603      	mov	r3, r0
 80022f8:	6023      	str	r3, [r4, #0]

        dataptr += 8;     /* advance pointer to next row */
 80022fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022fc:	3320      	adds	r3, #32
 80022fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 7; ctr >= 0; ctr-- ) {
 8002300:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002302:	3b01      	subs	r3, #1
 8002304:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002306:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002308:	2b00      	cmp	r3, #0
 800230a:	f6bf aeea 	bge.w	80020e2 <tjei_fdct+0x12>
    }

    /* Pass 2: process columns. */

    dataptr = data;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 8002312:	2307      	movs	r3, #7
 8002314:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002316:	e11a      	b.n	800254e <tjei_fdct+0x47e>
 8002318:	3f3504f3 	.word	0x3f3504f3
 800231c:	3ec3ef15 	.word	0x3ec3ef15
 8002320:	3f0a8bd4 	.word	0x3f0a8bd4
 8002324:	3fa73d75 	.word	0x3fa73d75
        tmp0 = dataptr[8*0] + dataptr[8*7];
 8002328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800232e:	33e0      	adds	r3, #224	@ 0xe0
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4619      	mov	r1, r3
 8002334:	4610      	mov	r0, r2
 8002336:	f7fd ff4b 	bl	80001d0 <__addsf3>
 800233a:	4603      	mov	r3, r0
 800233c:	657b      	str	r3, [r7, #84]	@ 0x54
        tmp7 = dataptr[8*0] - dataptr[8*7];
 800233e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002344:	33e0      	adds	r3, #224	@ 0xe0
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4619      	mov	r1, r3
 800234a:	4610      	mov	r0, r2
 800234c:	f7fd ff3e 	bl	80001cc <__aeabi_fsub>
 8002350:	4603      	mov	r3, r0
 8002352:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp1 = dataptr[8*1] + dataptr[8*6];
 8002354:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002356:	3320      	adds	r3, #32
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800235c:	33c0      	adds	r3, #192	@ 0xc0
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f7fd ff34 	bl	80001d0 <__addsf3>
 8002368:	4603      	mov	r3, r0
 800236a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        tmp6 = dataptr[8*1] - dataptr[8*6];
 800236c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800236e:	3320      	adds	r3, #32
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002374:	33c0      	adds	r3, #192	@ 0xc0
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4619      	mov	r1, r3
 800237a:	4610      	mov	r0, r2
 800237c:	f7fd ff26 	bl	80001cc <__aeabi_fsub>
 8002380:	4603      	mov	r3, r0
 8002382:	64bb      	str	r3, [r7, #72]	@ 0x48
        tmp2 = dataptr[8*2] + dataptr[8*5];
 8002384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002386:	3340      	adds	r3, #64	@ 0x40
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800238c:	33a0      	adds	r3, #160	@ 0xa0
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4619      	mov	r1, r3
 8002392:	4610      	mov	r0, r2
 8002394:	f7fd ff1c 	bl	80001d0 <__addsf3>
 8002398:	4603      	mov	r3, r0
 800239a:	647b      	str	r3, [r7, #68]	@ 0x44
        tmp5 = dataptr[8*2] - dataptr[8*5];
 800239c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800239e:	3340      	adds	r3, #64	@ 0x40
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023a4:	33a0      	adds	r3, #160	@ 0xa0
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f7fd ff0e 	bl	80001cc <__aeabi_fsub>
 80023b0:	4603      	mov	r3, r0
 80023b2:	643b      	str	r3, [r7, #64]	@ 0x40
        tmp3 = dataptr[8*3] + dataptr[8*4];
 80023b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023b6:	3360      	adds	r3, #96	@ 0x60
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023bc:	3380      	adds	r3, #128	@ 0x80
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4619      	mov	r1, r3
 80023c2:	4610      	mov	r0, r2
 80023c4:	f7fd ff04 	bl	80001d0 <__addsf3>
 80023c8:	4603      	mov	r3, r0
 80023ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        tmp4 = dataptr[8*3] - dataptr[8*4];
 80023cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023ce:	3360      	adds	r3, #96	@ 0x60
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023d4:	3380      	adds	r3, #128	@ 0x80
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	4610      	mov	r0, r2
 80023dc:	f7fd fef6 	bl	80001cc <__aeabi_fsub>
 80023e0:	4603      	mov	r3, r0
 80023e2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Even part */

        tmp10 = tmp0 + tmp3;    /* phase 2 */
 80023e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023e6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80023e8:	f7fd fef2 	bl	80001d0 <__addsf3>
 80023ec:	4603      	mov	r3, r0
 80023ee:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp13 = tmp0 - tmp3;
 80023f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023f2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80023f4:	f7fd feea 	bl	80001cc <__aeabi_fsub>
 80023f8:	4603      	mov	r3, r0
 80023fa:	633b      	str	r3, [r7, #48]	@ 0x30
        tmp11 = tmp1 + tmp2;
 80023fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80023fe:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002400:	f7fd fee6 	bl	80001d0 <__addsf3>
 8002404:	4603      	mov	r3, r0
 8002406:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp1 - tmp2;
 8002408:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800240a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800240c:	f7fd fede 	bl	80001cc <__aeabi_fsub>
 8002410:	4603      	mov	r3, r0
 8002412:	62bb      	str	r3, [r7, #40]	@ 0x28

        dataptr[8*0] = tmp10 + tmp11; /* phase 3 */
 8002414:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002416:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002418:	f7fd feda 	bl	80001d0 <__addsf3>
 800241c:	4603      	mov	r3, r0
 800241e:	461a      	mov	r2, r3
 8002420:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002422:	601a      	str	r2, [r3, #0]
        dataptr[8*4] = tmp10 - tmp11;
 8002424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002426:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 800242a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800242c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800242e:	f7fd fecd 	bl	80001cc <__aeabi_fsub>
 8002432:	4603      	mov	r3, r0
 8002434:	6023      	str	r3, [r4, #0]

        z1 = (tmp12 + tmp13) * ((float) 0.707106781); /* c4 */
 8002436:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002438:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800243a:	f7fd fec9 	bl	80001d0 <__addsf3>
 800243e:	4603      	mov	r3, r0
 8002440:	4947      	ldr	r1, [pc, #284]	@ (8002560 <tjei_fdct+0x490>)
 8002442:	4618      	mov	r0, r3
 8002444:	f7fd ffcc 	bl	80003e0 <__aeabi_fmul>
 8002448:	4603      	mov	r3, r0
 800244a:	627b      	str	r3, [r7, #36]	@ 0x24
        dataptr[8*2] = tmp13 + z1; /* phase 5 */
 800244c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800244e:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8002452:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002454:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002456:	f7fd febb 	bl	80001d0 <__addsf3>
 800245a:	4603      	mov	r3, r0
 800245c:	6023      	str	r3, [r4, #0]
        dataptr[8*6] = tmp13 - z1;
 800245e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002460:	f103 04c0 	add.w	r4, r3, #192	@ 0xc0
 8002464:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002466:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002468:	f7fd feb0 	bl	80001cc <__aeabi_fsub>
 800246c:	4603      	mov	r3, r0
 800246e:	6023      	str	r3, [r4, #0]

        /* Odd part */

        tmp10 = tmp4 + tmp5;    /* phase 2 */
 8002470:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002472:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002474:	f7fd feac 	bl	80001d0 <__addsf3>
 8002478:	4603      	mov	r3, r0
 800247a:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp11 = tmp5 + tmp6;
 800247c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800247e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002480:	f7fd fea6 	bl	80001d0 <__addsf3>
 8002484:	4603      	mov	r3, r0
 8002486:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tmp12 = tmp6 + tmp7;
 8002488:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800248a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800248c:	f7fd fea0 	bl	80001d0 <__addsf3>
 8002490:	4603      	mov	r3, r0
 8002492:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The rotator is modified from fig 4-8 to avoid extra negations. */
        z5 = (tmp10 - tmp12) * ((float) 0.382683433); /* c6 */
 8002494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002496:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002498:	f7fd fe98 	bl	80001cc <__aeabi_fsub>
 800249c:	4603      	mov	r3, r0
 800249e:	4931      	ldr	r1, [pc, #196]	@ (8002564 <tjei_fdct+0x494>)
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fd ff9d 	bl	80003e0 <__aeabi_fmul>
 80024a6:	4603      	mov	r3, r0
 80024a8:	623b      	str	r3, [r7, #32]
        z2 = ((float) 0.541196100) * tmp10 + z5; /* c2-c6 */
 80024aa:	492f      	ldr	r1, [pc, #188]	@ (8002568 <tjei_fdct+0x498>)
 80024ac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80024ae:	f7fd ff97 	bl	80003e0 <__aeabi_fmul>
 80024b2:	4603      	mov	r3, r0
 80024b4:	4619      	mov	r1, r3
 80024b6:	6a38      	ldr	r0, [r7, #32]
 80024b8:	f7fd fe8a 	bl	80001d0 <__addsf3>
 80024bc:	4603      	mov	r3, r0
 80024be:	61fb      	str	r3, [r7, #28]
        z4 = ((float) 1.306562965) * tmp12 + z5; /* c2+c6 */
 80024c0:	492a      	ldr	r1, [pc, #168]	@ (800256c <tjei_fdct+0x49c>)
 80024c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024c4:	f7fd ff8c 	bl	80003e0 <__aeabi_fmul>
 80024c8:	4603      	mov	r3, r0
 80024ca:	4619      	mov	r1, r3
 80024cc:	6a38      	ldr	r0, [r7, #32]
 80024ce:	f7fd fe7f 	bl	80001d0 <__addsf3>
 80024d2:	4603      	mov	r3, r0
 80024d4:	61bb      	str	r3, [r7, #24]
        z3 = tmp11 * ((float) 0.707106781); /* c4 */
 80024d6:	4922      	ldr	r1, [pc, #136]	@ (8002560 <tjei_fdct+0x490>)
 80024d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80024da:	f7fd ff81 	bl	80003e0 <__aeabi_fmul>
 80024de:	4603      	mov	r3, r0
 80024e0:	617b      	str	r3, [r7, #20]

        z11 = tmp7 + z3;        /* phase 5 */
 80024e2:	6979      	ldr	r1, [r7, #20]
 80024e4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80024e6:	f7fd fe73 	bl	80001d0 <__addsf3>
 80024ea:	4603      	mov	r3, r0
 80024ec:	613b      	str	r3, [r7, #16]
        z13 = tmp7 - z3;
 80024ee:	6979      	ldr	r1, [r7, #20]
 80024f0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80024f2:	f7fd fe6b 	bl	80001cc <__aeabi_fsub>
 80024f6:	4603      	mov	r3, r0
 80024f8:	60fb      	str	r3, [r7, #12]

        dataptr[8*5] = z13 + z2; /* phase 6 */
 80024fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024fc:	f103 04a0 	add.w	r4, r3, #160	@ 0xa0
 8002500:	69f9      	ldr	r1, [r7, #28]
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f7fd fe64 	bl	80001d0 <__addsf3>
 8002508:	4603      	mov	r3, r0
 800250a:	6023      	str	r3, [r4, #0]
        dataptr[8*3] = z13 - z2;
 800250c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800250e:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 8002512:	69f9      	ldr	r1, [r7, #28]
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f7fd fe59 	bl	80001cc <__aeabi_fsub>
 800251a:	4603      	mov	r3, r0
 800251c:	6023      	str	r3, [r4, #0]
        dataptr[8*1] = z11 + z4;
 800251e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002520:	f103 0420 	add.w	r4, r3, #32
 8002524:	69b9      	ldr	r1, [r7, #24]
 8002526:	6938      	ldr	r0, [r7, #16]
 8002528:	f7fd fe52 	bl	80001d0 <__addsf3>
 800252c:	4603      	mov	r3, r0
 800252e:	6023      	str	r3, [r4, #0]
        dataptr[8*7] = z11 - z4;
 8002530:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002532:	f103 04e0 	add.w	r4, r3, #224	@ 0xe0
 8002536:	69b9      	ldr	r1, [r7, #24]
 8002538:	6938      	ldr	r0, [r7, #16]
 800253a:	f7fd fe47 	bl	80001cc <__aeabi_fsub>
 800253e:	4603      	mov	r3, r0
 8002540:	6023      	str	r3, [r4, #0]

        dataptr++;          /* advance pointer to next column */
 8002542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002544:	3304      	adds	r3, #4
 8002546:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for ( ctr = 8-1; ctr >= 0; ctr-- ) {
 8002548:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800254a:	3b01      	subs	r3, #1
 800254c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800254e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002550:	2b00      	cmp	r3, #0
 8002552:	f6bf aee9 	bge.w	8002328 <tjei_fdct+0x258>
    }
}
 8002556:	bf00      	nop
 8002558:	bf00      	nop
 800255a:	3764      	adds	r7, #100	@ 0x64
 800255c:	46bd      	mov	sp, r7
 800255e:	bd90      	pop	{r4, r7, pc}
 8002560:	3f3504f3 	.word	0x3f3504f3
 8002564:	3ec3ef15 	.word	0x3ec3ef15
 8002568:	3f0a8bd4 	.word	0x3f0a8bd4
 800256c:	3fa73d75 	.word	0x3fa73d75

08002570 <tjei_encode_and_write_MCU>:
                                      uint8_t* huff_dc_len, uint16_t* huff_dc_code, // Huffman tables
                                      uint8_t* huff_ac_len, uint16_t* huff_ac_code,
                                      int* pred,  // Previous DC coefficient
                                      uint32_t* bitbuffer,  // Bitstack.
                                      uint32_t* location)
{
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8002576:	af02      	add	r7, sp, #8
 8002578:	f507 740e 	add.w	r4, r7, #568	@ 0x238
 800257c:	f5a4 740b 	sub.w	r4, r4, #556	@ 0x22c
 8002580:	6020      	str	r0, [r4, #0]
 8002582:	f507 700e 	add.w	r0, r7, #568	@ 0x238
 8002586:	f5a0 700c 	sub.w	r0, r0, #560	@ 0x230
 800258a:	6001      	str	r1, [r0, #0]
 800258c:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002590:	f5a1 710d 	sub.w	r1, r1, #564	@ 0x234
 8002594:	600a      	str	r2, [r1, #0]
 8002596:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 800259a:	f5a2 720e 	sub.w	r2, r2, #568	@ 0x238
 800259e:	6013      	str	r3, [r2, #0]
    int du[64];  // Data unit in zig-zag order

    float dct_mcu[64];
    memcpy(dct_mcu, mcu, 64 * sizeof(float));
 80025a0:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80025a4:	f5a3 730c 	sub.w	r3, r3, #560	@ 0x230
 80025a8:	f107 0014 	add.w	r0, r7, #20
 80025ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025b0:	6819      	ldr	r1, [r3, #0]
 80025b2:	f005 ff20 	bl	80083f6 <memcpy>

#if TJE_USE_FAST_DCT
    tjei_fdct(dct_mcu);
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff fd88 	bl	80020d0 <tjei_fdct>
    for ( int i = 0; i < 64; ++i ) {
 80025c0:	2300      	movs	r3, #0
 80025c2:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 80025c6:	e050      	b.n	800266a <tjei_encode_and_write_MCU+0xfa>
        float fval = dct_mcu[i];
 80025c8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80025cc:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 80025d0:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 80025d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d8:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
        fval *= qt[i];
 80025dc:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80025e6:	f5a2 720d 	sub.w	r2, r2, #564	@ 0x234
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	4413      	add	r3, r2
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4619      	mov	r1, r3
 80025f2:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80025f6:	f7fd fef3 	bl	80003e0 <__aeabi_fmul>
 80025fa:	4603      	mov	r3, r0
 80025fc:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#if 0
        fval = (fval > 0) ? floorf(fval + 0.5f) : ceilf(fval - 0.5f);
#else
        fval = floorf(fval + 1024 + 0.5f);
 8002600:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8002604:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 8002608:	f7fd fde2 	bl	80001d0 <__addsf3>
 800260c:	4603      	mov	r3, r0
 800260e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd fddc 	bl	80001d0 <__addsf3>
 8002618:	4603      	mov	r3, r0
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fac0 	bl	8001ba0 <floorf_custom>
 8002620:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218
        fval -= 1024;
 8002624:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8002628:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 800262c:	f7fd fdce 	bl	80001cc <__aeabi_fsub>
 8002630:	4603      	mov	r3, r0
 8002632:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
#endif
        int val = (int)fval;
 8002636:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 800263a:	f7fe f897 	bl	800076c <__aeabi_f2iz>
 800263e:	4603      	mov	r3, r0
 8002640:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
        du[tjei_zig_zag[i]] = val;
 8002644:	4ac0      	ldr	r2, [pc, #768]	@ (8002948 <tjei_encode_and_write_MCU+0x3d8>)
 8002646:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 800264a:	4413      	add	r3, r2
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	4619      	mov	r1, r3
 8002650:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002654:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002658:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800265c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    for ( int i = 0; i < 64; ++i ) {
 8002660:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002664:	3301      	adds	r3, #1
 8002666:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800266a:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 800266e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002670:	ddaa      	ble.n	80025c8 <tjei_encode_and_write_MCU+0x58>
#endif

    uint16_t vli[2];

    // Encode DC coefficient.
    int diff = du[0] - *pred;
 8002672:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002676:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
    *pred = du[0];
 8002688:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800268c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8002696:	601a      	str	r2, [r3, #0]
    if ( diff != 0 ) {
 8002698:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 800269c:	2b00      	cmp	r3, #0
 800269e:	d043      	beq.n	8002728 <tjei_encode_and_write_MCU+0x1b8>
        tjei_calculate_variable_length_int(diff, vli);
 80026a0:	f107 0310 	add.w	r3, r7, #16
 80026a4:	4619      	mov	r1, r3
 80026a6:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 80026aa:	f7ff fc92 	bl	8001fd2 <tjei_calculate_variable_length_int>
        // Write number of bits with Huffman coding
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[vli[1]], huff_dc_code[vli[1]]);
 80026ae:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80026b2:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80026b6:	885b      	ldrh	r3, [r3, #2]
 80026b8:	461a      	mov	r2, r3
 80026ba:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80026be:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4413      	add	r3, r2
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80026ce:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80026d2:	885b      	ldrh	r3, [r3, #2]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80026da:	4413      	add	r3, r2
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80026e2:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	460b      	mov	r3, r1
 80026ea:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80026ee:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80026f2:	6800      	ldr	r0, [r0, #0]
 80026f4:	f7ff fca4 	bl	8002040 <tjei_write_bits>
        // Write the bits.
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 80026f8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80026fc:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002700:	885a      	ldrh	r2, [r3, #2]
 8002702:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002706:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 8002710:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	4613      	mov	r3, r2
 8002718:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800271c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002720:	6800      	ldr	r0, [r0, #0]
 8002722:	f7ff fc8d 	bl	8002040 <tjei_write_bits>
 8002726:	e016      	b.n	8002756 <tjei_encode_and_write_MCU+0x1e6>
    } else {
        tjei_write_bits(state, bitbuffer, location, huff_dc_len[0], huff_dc_code[0]);
 8002728:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800272c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	4619      	mov	r1, r3
 8002736:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002740:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	460b      	mov	r3, r1
 8002748:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800274c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002750:	6800      	ldr	r0, [r0, #0]
 8002752:	f7ff fc75 	bl	8002040 <tjei_write_bits>
    }

    // ==== Encode AC coefficients ====

    int last_non_zero_i = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
    // Find the last non-zero element.
    for ( int i = 63; i > 0; --i ) {
 800275c:	233f      	movs	r3, #63	@ 0x3f
 800275e:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 8002762:	e013      	b.n	800278c <tjei_encode_and_write_MCU+0x21c>
        if (du[i] != 0) {
 8002764:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002768:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800276c:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 8002770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <tjei_encode_and_write_MCU+0x212>
            last_non_zero_i = i;
 8002778:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 800277c:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
            break;
 8002780:	e008      	b.n	8002794 <tjei_encode_and_write_MCU+0x224>
    for ( int i = 63; i > 0; --i ) {
 8002782:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 8002786:	3b01      	subs	r3, #1
 8002788:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 800278c:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 8002790:	2b00      	cmp	r3, #0
 8002792:	dce7      	bgt.n	8002764 <tjei_encode_and_write_MCU+0x1f4>
        }
    }

    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 8002794:	2301      	movs	r3, #1
 8002796:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 800279a:	e0af      	b.n	80028fc <tjei_encode_and_write_MCU+0x38c>
        // If zero, increase count. If >=15, encode (FF,00)
        int zero_count = 0;
 800279c:	2300      	movs	r3, #0
 800279e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 80027a2:	e027      	b.n	80027f4 <tjei_encode_and_write_MCU+0x284>
            ++zero_count;
 80027a4:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80027a8:	3301      	adds	r3, #1
 80027aa:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
            ++i;
 80027ae:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80027b2:	3301      	adds	r3, #1
 80027b4:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
            if (zero_count == 16) {
 80027b8:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80027bc:	2b10      	cmp	r3, #16
 80027be:	d119      	bne.n	80027f4 <tjei_encode_and_write_MCU+0x284>
                // encode (ff,00) == 0xf0
                tjei_write_bits(state, bitbuffer, location, huff_ac_len[0xf0], huff_ac_code[0xf0]);
 80027c0:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 80027c4:	33f0      	adds	r3, #240	@ 0xf0
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	4619      	mov	r1, r3
 80027ca:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80027ce:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80027d8:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	460b      	mov	r3, r1
 80027e0:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80027e4:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80027e8:	6800      	ldr	r0, [r0, #0]
 80027ea:	f7ff fc29 	bl	8002040 <tjei_write_bits>
                zero_count = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
        while ( du[i] == 0 ) {
 80027f4:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80027f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80027fc:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0cd      	beq.n	80027a4 <tjei_encode_and_write_MCU+0x234>
            }
        }
        tjei_calculate_variable_length_int(du[i], vli);
 8002808:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800280c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002810:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002818:	f107 0210 	add.w	r2, r7, #16
 800281c:	4611      	mov	r1, r2
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff fbd7 	bl	8001fd2 <tjei_calculate_variable_length_int>

        assert(zero_count < 0x10);
 8002824:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002828:	2b0f      	cmp	r3, #15
 800282a:	dd06      	ble.n	800283a <tjei_encode_and_write_MCU+0x2ca>
 800282c:	4b47      	ldr	r3, [pc, #284]	@ (800294c <tjei_encode_and_write_MCU+0x3dc>)
 800282e:	4a48      	ldr	r2, [pc, #288]	@ (8002950 <tjei_encode_and_write_MCU+0x3e0>)
 8002830:	f240 315a 	movw	r1, #858	@ 0x35a
 8002834:	4847      	ldr	r0, [pc, #284]	@ (8002954 <tjei_encode_and_write_MCU+0x3e4>)
 8002836:	f005 fbd5 	bl	8007fe4 <__assert_func>
        assert(vli[1] <= 10);
 800283a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800283e:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002842:	885b      	ldrh	r3, [r3, #2]
 8002844:	2b0a      	cmp	r3, #10
 8002846:	d906      	bls.n	8002856 <tjei_encode_and_write_MCU+0x2e6>
 8002848:	4b43      	ldr	r3, [pc, #268]	@ (8002958 <tjei_encode_and_write_MCU+0x3e8>)
 800284a:	4a41      	ldr	r2, [pc, #260]	@ (8002950 <tjei_encode_and_write_MCU+0x3e0>)
 800284c:	f240 315b 	movw	r1, #859	@ 0x35b
 8002850:	4840      	ldr	r0, [pc, #256]	@ (8002954 <tjei_encode_and_write_MCU+0x3e4>)
 8002852:	f005 fbc7 	bl	8007fe4 <__assert_func>

        uint16_t sym1 = (uint16_t)((uint16_t)zero_count << 4) | vli[1];
 8002856:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 800285a:	b29b      	uxth	r3, r3
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	b29a      	uxth	r2, r3
 8002860:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8002864:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002868:	885b      	ldrh	r3, [r3, #2]
 800286a:	4313      	orrs	r3, r2
 800286c:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e

        assert(huff_ac_len[sym1] != 0);
 8002870:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002874:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002878:	4413      	add	r3, r2
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d106      	bne.n	800288e <tjei_encode_and_write_MCU+0x31e>
 8002880:	4b36      	ldr	r3, [pc, #216]	@ (800295c <tjei_encode_and_write_MCU+0x3ec>)
 8002882:	4a33      	ldr	r2, [pc, #204]	@ (8002950 <tjei_encode_and_write_MCU+0x3e0>)
 8002884:	f240 315f 	movw	r1, #863	@ 0x35f
 8002888:	4832      	ldr	r0, [pc, #200]	@ (8002954 <tjei_encode_and_write_MCU+0x3e4>)
 800288a:	f005 fbab 	bl	8007fe4 <__assert_func>

        // Write symbol 1  --- (RUNLENGTH, SIZE)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[sym1], huff_ac_code[sym1]);
 800288e:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002892:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002896:	4413      	add	r3, r2
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	4619      	mov	r1, r3
 800289c:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 80028a6:	4413      	add	r3, r2
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80028ae:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	460b      	mov	r3, r1
 80028b6:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80028ba:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80028be:	6800      	ldr	r0, [r0, #0]
 80028c0:	f7ff fbbe 	bl	8002040 <tjei_write_bits>
        // Write symbol 2  --- (AMPLITUDE)
        tjei_write_bits(state, bitbuffer, location, vli[1], vli[0]);
 80028c4:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80028c8:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80028cc:	885a      	ldrh	r2, [r3, #2]
 80028ce:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80028d2:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	f507 710e 	add.w	r1, r7, #568	@ 0x238
 80028dc:	f5a1 700b 	sub.w	r0, r1, #556	@ 0x22c
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	4613      	mov	r3, r2
 80028e4:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 80028e8:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 80028ec:	6800      	ldr	r0, [r0, #0]
 80028ee:	f7ff fba7 	bl	8002040 <tjei_write_bits>
    for ( int i = 1; i <= last_non_zero_i; ++i ) {
 80028f2:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80028f6:	3301      	adds	r3, #1
 80028f8:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 80028fc:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002900:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002904:	429a      	cmp	r2, r3
 8002906:	f77f af49 	ble.w	800279c <tjei_encode_and_write_MCU+0x22c>
    }

    if (last_non_zero_i != 63) {
 800290a:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 800290e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002910:	d014      	beq.n	800293c <tjei_encode_and_write_MCU+0x3cc>
        // write EOB HUFF(00,00)
        tjei_write_bits(state, bitbuffer, location, huff_ac_len[0], huff_ac_code[0]);
 8002912:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	4619      	mov	r1, r3
 800291a:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8002924:	f5a2 700b 	sub.w	r0, r2, #556	@ 0x22c
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	460b      	mov	r3, r1
 800292c:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8002930:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8002934:	6800      	ldr	r0, [r0, #0]
 8002936:	f7ff fb83 	bl	8002040 <tjei_write_bits>
    }
    return;
 800293a:	bf00      	nop
 800293c:	bf00      	nop
}
 800293e:	f507 770f 	add.w	r7, r7, #572	@ 0x23c
 8002942:	46bd      	mov	sp, r7
 8002944:	bd90      	pop	{r4, r7, pc}
 8002946:	bf00      	nop
 8002948:	08009d58 	.word	0x08009d58
 800294c:	0800995c 	.word	0x0800995c
 8002950:	08009e00 	.word	0x08009e00
 8002954:	0800991c 	.word	0x0800991c
 8002958:	08009970 	.word	0x08009970
 800295c:	08009980 	.word	0x08009980

08002960 <tjei_huff_expand>:
};
#endif

// Set up huffman tables in state.
static void tjei_huff_expand(TJEState* state)
{
 8002960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002964:	f6ad 4d4c 	subw	sp, sp, #3148	@ 0xc4c
 8002968:	af04      	add	r7, sp, #16
 800296a:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 800296e:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002972:	6018      	str	r0, [r3, #0]
    assert(state);
 8002974:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002978:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d106      	bne.n	8002990 <tjei_huff_expand+0x30>
 8002982:	4b9e      	ldr	r3, [pc, #632]	@ (8002bfc <tjei_huff_expand+0x29c>)
 8002984:	4a9e      	ldr	r2, [pc, #632]	@ (8002c00 <tjei_huff_expand+0x2a0>)
 8002986:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800298a:	489e      	ldr	r0, [pc, #632]	@ (8002c04 <tjei_huff_expand+0x2a4>)
 800298c:	f005 fb2a 	bl	8007fe4 <__assert_func>

    state->ht_bits[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc_len;
 8002990:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002994:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a9b      	ldr	r2, [pc, #620]	@ (8002c08 <tjei_huff_expand+0x2a8>)
 800299c:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04
    state->ht_bits[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac_len;
 80029a0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029a4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a98      	ldr	r2, [pc, #608]	@ (8002c0c <tjei_huff_expand+0x2ac>)
 80029ac:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
    state->ht_bits[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc_len;
 80029b0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029b4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a95      	ldr	r2, [pc, #596]	@ (8002c10 <tjei_huff_expand+0x2b0>)
 80029bc:	f8c3 2c0c 	str.w	r2, [r3, #3084]	@ 0xc0c
    state->ht_bits[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac_len;
 80029c0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029c4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a92      	ldr	r2, [pc, #584]	@ (8002c14 <tjei_huff_expand+0x2b4>)
 80029cc:	f8c3 2c10 	str.w	r2, [r3, #3088]	@ 0xc10

    state->ht_vals[TJEI_LUMA_DC]   = tjei_default_ht_luma_dc;
 80029d0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029d4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a8f      	ldr	r2, [pc, #572]	@ (8002c18 <tjei_huff_expand+0x2b8>)
 80029dc:	f8c3 2c14 	str.w	r2, [r3, #3092]	@ 0xc14
    state->ht_vals[TJEI_LUMA_AC]   = tjei_default_ht_luma_ac;
 80029e0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029e4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a8c      	ldr	r2, [pc, #560]	@ (8002c1c <tjei_huff_expand+0x2bc>)
 80029ec:	f8c3 2c18 	str.w	r2, [r3, #3096]	@ 0xc18
    state->ht_vals[TJEI_CHROMA_DC] = tjei_default_ht_chroma_dc;
 80029f0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 80029f4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a89      	ldr	r2, [pc, #548]	@ (8002c20 <tjei_huff_expand+0x2c0>)
 80029fc:	f8c3 2c1c 	str.w	r2, [r3, #3100]	@ 0xc1c
    state->ht_vals[TJEI_CHROMA_AC] = tjei_default_ht_chroma_ac;
 8002a00:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002a04:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a86      	ldr	r2, [pc, #536]	@ (8002c24 <tjei_huff_expand+0x2c4>)
 8002a0c:	f8c3 2c20 	str.w	r2, [r3, #3104]	@ 0xc20

    // How many codes in total for each of LUMA_(DC|AC) and CHROMA_(DC|AC)
    int32_t spec_tables_len[4] = { 0 };
 8002a10:	f507 6341 	add.w	r3, r7, #3088	@ 0xc10
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	60da      	str	r2, [r3, #12]

    for ( int i = 0; i < 4; ++i ) {
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 8002a24:	e032      	b.n	8002a8c <tjei_huff_expand+0x12c>
        for ( int k = 0; k < 16; ++k ) {
 8002a26:	2300      	movs	r3, #0
 8002a28:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 8002a2c:	e025      	b.n	8002a7a <tjei_huff_expand+0x11a>
            spec_tables_len[i] += state->ht_bits[i][k];
 8002a2e:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002a38:	443b      	add	r3, r7
 8002a3a:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8002a3e:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002a42:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002a46:	6819      	ldr	r1, [r3, #0]
 8002a48:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002a4c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	6859      	ldr	r1, [r3, #4]
 8002a56:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002a5a:	440b      	add	r3, r1
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	441a      	add	r2, r3
 8002a60:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002a6a:	443b      	add	r3, r7
 8002a6c:	f843 2c28 	str.w	r2, [r3, #-40]
        for ( int k = 0; k < 16; ++k ) {
 8002a70:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002a74:	3301      	adds	r3, #1
 8002a76:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30
 8002a7a:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8002a7e:	2b0f      	cmp	r3, #15
 8002a80:	ddd5      	ble.n	8002a2e <tjei_huff_expand+0xce>
    for ( int i = 0; i < 4; ++i ) {
 8002a82:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002a86:	3301      	adds	r3, #1
 8002a88:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
 8002a8c:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 8002a90:	2b03      	cmp	r3, #3
 8002a92:	ddc8      	ble.n	8002a26 <tjei_huff_expand+0xc6>
    }

    // Fill out the extended tables..
    uint8_t huffsize[4][257];
    uint16_t huffcode[4][256];
    for ( int i = 0; i < 4; ++i ) {
 8002a94:	2300      	movs	r3, #0
 8002a96:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 8002a9a:	e04a      	b.n	8002b32 <tjei_huff_expand+0x1d2>
        assert (256 >= spec_tables_len[i]);
 8002a9c:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002aa6:	443b      	add	r3, r7
 8002aa8:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab0:	dd06      	ble.n	8002ac0 <tjei_huff_expand+0x160>
 8002ab2:	4b5d      	ldr	r3, [pc, #372]	@ (8002c28 <tjei_huff_expand+0x2c8>)
 8002ab4:	4a52      	ldr	r2, [pc, #328]	@ (8002c00 <tjei_huff_expand+0x2a0>)
 8002ab6:	f240 3199 	movw	r1, #921	@ 0x399
 8002aba:	4852      	ldr	r0, [pc, #328]	@ (8002c04 <tjei_huff_expand+0x2a4>)
 8002abc:	f005 fa92 	bl	8007fe4 <__assert_func>
        tjei_huff_get_code_lengths(huffsize[i], state->ht_bits[i]);
 8002ac0:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002ac4:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 8002ac8:	4613      	mov	r3, r2
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	4413      	add	r3, r2
 8002ace:	18c8      	adds	r0, r1, r3
 8002ad0:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002ad4:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002ade:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	f7ff f9bb 	bl	8001e64 <tjei_huff_get_code_lengths>
        tjei_huff_get_codes(huffcode[i], huffsize[i], spec_tables_len[i]);
 8002aee:	f107 020c 	add.w	r2, r7, #12
 8002af2:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002af6:	025b      	lsls	r3, r3, #9
 8002af8:	18d0      	adds	r0, r2, r3
 8002afa:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002afe:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	@ 0xc2c
 8002b02:	4613      	mov	r3, r2
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	4413      	add	r3, r2
 8002b08:	4419      	add	r1, r3
 8002b0a:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002b14:	443b      	add	r3, r7
 8002b16:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002b1a:	17da      	asrs	r2, r3, #31
 8002b1c:	4698      	mov	r8, r3
 8002b1e:	4691      	mov	r9, r2
 8002b20:	4642      	mov	r2, r8
 8002b22:	464b      	mov	r3, r9
 8002b24:	f7ff f9d2 	bl	8001ecc <tjei_huff_get_codes>
    for ( int i = 0; i < 4; ++i ) {
 8002b28:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
 8002b32:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	ddb0      	ble.n	8002a9c <tjei_huff_expand+0x13c>
    }
    for ( int i = 0; i < 4; ++i ) {
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 8002b40:	e051      	b.n	8002be6 <tjei_huff_expand+0x286>
        int64_t count = spec_tables_len[i];
 8002b42:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8002b4c:	443b      	add	r3, r7
 8002b4e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002b52:	17da      	asrs	r2, r3, #31
 8002b54:	461c      	mov	r4, r3
 8002b56:	4615      	mov	r5, r2
 8002b58:	f507 6342 	add.w	r3, r7, #3104	@ 0xc20
 8002b5c:	e9c3 4500 	strd	r4, r5, [r3]
        tjei_huff_get_extended(state->ehuffsize[i],
 8002b60:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b64:	f6a3 4134 	subw	r1, r3, #3124	@ 0xc34
 8002b68:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	4413      	add	r3, r2
 8002b72:	680a      	ldr	r2, [r1, #0]
 8002b74:	18d0      	adds	r0, r2, r3
                               state->ehuffcode[i],
 8002b76:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b7a:	f6a3 4234 	subw	r2, r3, #3124	@ 0xc34
 8002b7e:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002b82:	3302      	adds	r3, #2
 8002b84:	025b      	lsls	r3, r3, #9
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	4413      	add	r3, r2
 8002b8a:	1d1e      	adds	r6, r3, #4
        tjei_huff_get_extended(state->ehuffsize[i],
 8002b8c:	f607 4338 	addw	r3, r7, #3128	@ 0xc38
 8002b90:	f6a3 4334 	subw	r3, r3, #3124	@ 0xc34
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002b9a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	f607 010c 	addw	r1, r7, #2060	@ 0x80c
 8002baa:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	@ 0xc28
 8002bae:	4613      	mov	r3, r2
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	4413      	add	r3, r2
 8002bb4:	eb01 0c03 	add.w	ip, r1, r3
 8002bb8:	f107 020c 	add.w	r2, r7, #12
 8002bbc:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002bc0:	025b      	lsls	r3, r3, #9
 8002bc2:	18d1      	adds	r1, r2, r3
 8002bc4:	f507 6e42 	add.w	lr, r7, #3104	@ 0xc20
 8002bc8:	e9de 2300 	ldrd	r2, r3, [lr]
 8002bcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002bd0:	9100      	str	r1, [sp, #0]
 8002bd2:	4663      	mov	r3, ip
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	4631      	mov	r1, r6
 8002bd8:	f7ff f9c8 	bl	8001f6c <tjei_huff_get_extended>
    for ( int i = 0; i < 4; ++i ) {
 8002bdc:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002be0:	3301      	adds	r3, #1
 8002be2:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28
 8002be6:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	dda9      	ble.n	8002b42 <tjei_huff_expand+0x1e2>
                               state->ht_vals[i],
                               &huffsize[i][0],
                               &huffcode[i][0], count);
    }
}
 8002bee:	bf00      	nop
 8002bf0:	bf00      	nop
 8002bf2:	f607 473c 	addw	r7, r7, #3132	@ 0xc3c
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002bfc:	08009998 	.word	0x08009998
 8002c00:	08009e1c 	.word	0x08009e1c
 8002c04:	0800991c 	.word	0x0800991c
 8002c08:	08009bb8 	.word	0x08009bb8
 8002c0c:	08009bf0 	.word	0x08009bf0
 8002c10:	08009bd4 	.word	0x08009bd4
 8002c14:	08009ca4 	.word	0x08009ca4
 8002c18:	08009bc8 	.word	0x08009bc8
 8002c1c:	08009c00 	.word	0x08009c00
 8002c20:	08009be4 	.word	0x08009be4
 8002c24:	08009cb4 	.word	0x08009cb4
 8002c28:	080099a0 	.word	0x080099a0

08002c2c <tjei_encode_main>:
static int tjei_encode_main(TJEState* state,
                            const unsigned char* src_data,
                            const int width,
                            const int height,
                            const int src_num_components)
{
 8002c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2e:	f2ad 5dfc 	subw	sp, sp, #1532	@ 0x5fc
 8002c32:	af06      	add	r7, sp, #24
 8002c34:	f507 64bc 	add.w	r4, r7, #1504	@ 0x5e0
 8002c38:	f2a4 54cc 	subw	r4, r4, #1484	@ 0x5cc
 8002c3c:	6020      	str	r0, [r4, #0]
 8002c3e:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8002c42:	f5a0 60ba 	sub.w	r0, r0, #1488	@ 0x5d0
 8002c46:	6001      	str	r1, [r0, #0]
 8002c48:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 8002c4c:	f2a1 51d4 	subw	r1, r1, #1492	@ 0x5d4
 8002c50:	600a      	str	r2, [r1, #0]
 8002c52:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8002c56:	f5a2 62bb 	sub.w	r2, r2, #1496	@ 0x5d8
 8002c5a:	6013      	str	r3, [r2, #0]
    if (src_num_components != 3 && src_num_components != 4) {
 8002c5c:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d006      	beq.n	8002c72 <tjei_encode_main+0x46>
 8002c64:	f8d7 35f8 	ldr.w	r3, [r7, #1528]	@ 0x5f8
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d002      	beq.n	8002c72 <tjei_encode_main+0x46>
        return 0;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f000 bd61 	b.w	8003734 <tjei_encode_main+0xb08>
    }

    if (width > 0xffff || height > 0xffff) {
 8002c72:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c76:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c80:	da07      	bge.n	8002c92 <tjei_encode_main+0x66>
 8002c82:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002c86:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c90:	db02      	blt.n	8002c98 <tjei_encode_main+0x6c>
        return 0;
 8002c92:	2300      	movs	r3, #0
 8002c94:	f000 bd4e 	b.w	8003734 <tjei_encode_main+0xb08>
        1.0f, 1.387039845f, 1.306562965f, 1.175875602f,
        1.0f, 0.785694958f, 0.541196100f, 0.275899379f
    };

    // build (de)quantization tables
    for(int y=0; y<8; y++) {
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002c9e:	e09c      	b.n	8002dda <tjei_encode_main+0x1ae>
        for(int x=0; x<8; x++) {
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002ca6:	e08e      	b.n	8002dc6 <tjei_encode_main+0x19a>
            int i = y*8 + x;
 8002ca8:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8002cb2:	4413      	add	r3, r2
 8002cb4:	f8c7 359c 	str.w	r3, [r7, #1436]	@ 0x59c
            pqt.luma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_luma[tjei_zig_zag[i]]);
 8002cb8:	4ac5      	ldr	r2, [pc, #788]	@ (8002fd0 <tjei_encode_main+0x3a4>)
 8002cba:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fd fb8a 	bl	80003e0 <__aeabi_fmul>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4abf      	ldr	r2, [pc, #764]	@ (8002fd0 <tjei_encode_main+0x3a4>)
 8002cd2:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	f7fd fb80 	bl	80003e0 <__aeabi_fmul>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	461c      	mov	r4, r3
 8002ce4:	4abb      	ldr	r2, [pc, #748]	@ (8002fd4 <tjei_encode_main+0x3a8>)
 8002ce6:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002cea:	4413      	add	r3, r2
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002cf4:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f893 3c24 	ldrb.w	r3, [r3, #3108]	@ 0xc24
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7fd fb19 	bl	8000338 <__aeabi_i2f>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	f7fd fb68 	bl	80003e0 <__aeabi_fmul>
 8002d10:	4603      	mov	r3, r0
 8002d12:	4619      	mov	r1, r3
 8002d14:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002d18:	00da      	lsls	r2, r3, #3
 8002d1a:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002d1e:	18d4      	adds	r4, r2, r3
 8002d20:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002d24:	f7fd fc10 	bl	8000548 <__aeabi_fdiv>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d30:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002d34:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 8002d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            pqt.chroma[y*8+x] = 1.0f / (8 * aan_scales[x] * aan_scales[y] * state->qt_chroma[tjei_zig_zag[i]]);
 8002d3c:	4aa4      	ldr	r2, [pc, #656]	@ (8002fd0 <tjei_encode_main+0x3a4>)
 8002d3e:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d46:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fd fb48 	bl	80003e0 <__aeabi_fmul>
 8002d50:	4603      	mov	r3, r0
 8002d52:	4618      	mov	r0, r3
 8002d54:	4a9e      	ldr	r2, [pc, #632]	@ (8002fd0 <tjei_encode_main+0x3a4>)
 8002d56:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f7fd fb3e 	bl	80003e0 <__aeabi_fmul>
 8002d64:	4603      	mov	r3, r0
 8002d66:	461c      	mov	r4, r3
 8002d68:	4a9a      	ldr	r2, [pc, #616]	@ (8002fd4 <tjei_encode_main+0x3a8>)
 8002d6a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002d6e:	4413      	add	r3, r2
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002d78:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4413      	add	r3, r2
 8002d80:	f893 3c64 	ldrb.w	r3, [r3, #3172]	@ 0xc64
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fd fad7 	bl	8000338 <__aeabi_i2f>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f7fd fb26 	bl	80003e0 <__aeabi_fmul>
 8002d94:	4603      	mov	r3, r0
 8002d96:	4619      	mov	r1, r3
 8002d98:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002d9c:	00da      	lsls	r2, r3, #3
 8002d9e:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002da2:	18d4      	adds	r4, r2, r3
 8002da4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002da8:	f7fd fbce 	bl	8000548 <__aeabi_fdiv>
 8002dac:	4603      	mov	r3, r0
 8002dae:	461a      	mov	r2, r3
 8002db0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002db4:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002db8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        for(int x=0; x<8; x++) {
 8002dbc:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8002dc6:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8002dca:	2b07      	cmp	r3, #7
 8002dcc:	f77f af6c 	ble.w	8002ca8 <tjei_encode_main+0x7c>
    for(int y=0; y<8; y++) {
 8002dd0:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002dda:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002dde:	2b07      	cmp	r3, #7
 8002de0:	f77f af5e 	ble.w	8002ca0 <tjei_encode_main+0x74>
#endif

    { // Write header
        TJEJPEGHeader header;
        // JFIF header.
        header.SOI = tjei_be_word(0xffd8);  // Sequential DCT
 8002de4:	f64f 70d8 	movw	r0, #65496	@ 0xffd8
 8002de8:	f7fe ff05 	bl	8001bf6 <tjei_be_word>
 8002dec:	4603      	mov	r3, r0
 8002dee:	461a      	mov	r2, r3
 8002df0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002df4:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002df8:	801a      	strh	r2, [r3, #0]
        header.APP0 = tjei_be_word(0xffe0);
 8002dfa:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002dfe:	f7fe fefa 	bl	8001bf6 <tjei_be_word>
 8002e02:	4603      	mov	r3, r0
 8002e04:	461a      	mov	r2, r3
 8002e06:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e0a:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e0e:	805a      	strh	r2, [r3, #2]

        uint16_t jfif_len = sizeof(TJEJPEGHeader) - 4 /*SOI & APP0 markers*/;
 8002e10:	2310      	movs	r3, #16
 8002e12:	f8a7 35b2 	strh.w	r3, [r7, #1458]	@ 0x5b2
        header.jfif_len = tjei_be_word(jfif_len);
 8002e16:	f8b7 35b2 	ldrh.w	r3, [r7, #1458]	@ 0x5b2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fe feeb 	bl	8001bf6 <tjei_be_word>
 8002e20:	4603      	mov	r3, r0
 8002e22:	461a      	mov	r2, r3
 8002e24:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e28:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e2c:	809a      	strh	r2, [r3, #4]
        memcpy(header.jfif_id, (void*)tjeik_jfif_id, 5);
 8002e2e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e32:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e36:	4a68      	ldr	r2, [pc, #416]	@ (8002fd8 <tjei_encode_main+0x3ac>)
 8002e38:	3306      	adds	r3, #6
 8002e3a:	6810      	ldr	r0, [r2, #0]
 8002e3c:	6018      	str	r0, [r3, #0]
 8002e3e:	7912      	ldrb	r2, [r2, #4]
 8002e40:	711a      	strb	r2, [r3, #4]
        header.version = tjei_be_word(0x0102);
 8002e42:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8002e46:	f7fe fed6 	bl	8001bf6 <tjei_be_word>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e52:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e56:	f8a3 200b 	strh.w	r2, [r3, #11]
        header.units = 0x01;  // Dots-per-inch
 8002e5a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e5e:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e62:	2201      	movs	r2, #1
 8002e64:	735a      	strb	r2, [r3, #13]
        header.x_density = tjei_be_word(0x0060);  // 96 DPI
 8002e66:	2060      	movs	r0, #96	@ 0x60
 8002e68:	f7fe fec5 	bl	8001bf6 <tjei_be_word>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e74:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e78:	81da      	strh	r2, [r3, #14]
        header.y_density = tjei_be_word(0x0060);  // 96 DPI
 8002e7a:	2060      	movs	r0, #96	@ 0x60
 8002e7c:	f7fe febb 	bl	8001bf6 <tjei_be_word>
 8002e80:	4603      	mov	r3, r0
 8002e82:	461a      	mov	r2, r3
 8002e84:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e88:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e8c:	821a      	strh	r2, [r3, #16]
        header.x_thumb = 0;
 8002e8e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e92:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002e96:	2200      	movs	r2, #0
 8002e98:	749a      	strb	r2, [r3, #18]
        header.y_thumb = 0;
 8002e9a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002e9e:	f5a3 63ae 	sub.w	r3, r3, #1392	@ 0x570
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	74da      	strb	r2, [r3, #19]
        tjei_write(state, &header, sizeof(TJEJPEGHeader), 1);
 8002ea6:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8002eaa:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002eae:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	2214      	movs	r2, #20
 8002eb6:	6800      	ldr	r0, [r0, #0]
 8002eb8:	f7fe feb2 	bl	8001c20 <tjei_write>
    }
    {  // Write comment
        TJEJPEGComment com;
        uint16_t com_len = 2 + sizeof(tjeik_com_str) - 1;
 8002ebc:	231e      	movs	r3, #30
 8002ebe:	f8a7 35b0 	strh.w	r3, [r7, #1456]	@ 0x5b0
        // Comment
        com.com = tjei_be_word(0xfffe);
 8002ec2:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8002ec6:	f7fe fe96 	bl	8001bf6 <tjei_be_word>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	461a      	mov	r2, r3
 8002ece:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ed2:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002ed6:	801a      	strh	r2, [r3, #0]
        com.com_len = tjei_be_word(com_len);
 8002ed8:	f8b7 35b0 	ldrh.w	r3, [r7, #1456]	@ 0x5b0
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fe fe8a 	bl	8001bf6 <tjei_be_word>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002eea:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002eee:	805a      	strh	r2, [r3, #2]
        memcpy(com.com_str, (void*)tjeik_com_str, sizeof(tjeik_com_str)-1);
 8002ef0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ef4:	f2a3 53c4 	subw	r3, r3, #1476	@ 0x5c4
 8002ef8:	4a38      	ldr	r2, [pc, #224]	@ (8002fdc <tjei_encode_main+0x3b0>)
 8002efa:	1d1c      	adds	r4, r3, #4
 8002efc:	4615      	mov	r5, r2
 8002efe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002f06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tjei_write(state, &com, sizeof(TJEJPEGComment), 1);
 8002f0a:	f107 011c 	add.w	r1, r7, #28
 8002f0e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f12:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 8002f16:	2301      	movs	r3, #1
 8002f18:	2220      	movs	r2, #32
 8002f1a:	6800      	ldr	r0, [r0, #0]
 8002f1c:	f7fe fe80 	bl	8001c20 <tjei_write>
    }

    // Write quantization tables.
    tjei_write_DQT(state, state->qt_luma, 0x00);
 8002f20:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f24:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f603 4124 	addw	r1, r3, #3108	@ 0xc24
 8002f2e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f32:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002f36:	2200      	movs	r2, #0
 8002f38:	6818      	ldr	r0, [r3, #0]
 8002f3a:	f7fe fed9 	bl	8001cf0 <tjei_write_DQT>
    tjei_write_DQT(state, state->qt_chroma, 0x01);
 8002f3e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f42:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f603 4164 	addw	r1, r3, #3172	@ 0xc64
 8002f4c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f50:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8002f54:	2201      	movs	r2, #1
 8002f56:	6818      	ldr	r0, [r3, #0]
 8002f58:	f7fe feca 	bl	8001cf0 <tjei_write_DQT>

    {  // Write the frame marker.
        TJEFrameHeader header;
        header.SOF = tjei_be_word(0xffc0);
 8002f5c:	f64f 70c0 	movw	r0, #65472	@ 0xffc0
 8002f60:	f7fe fe49 	bl	8001bf6 <tjei_be_word>
 8002f64:	4603      	mov	r3, r0
 8002f66:	461a      	mov	r2, r3
 8002f68:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f6c:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002f70:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word(8 + 3 * 3);
 8002f72:	2011      	movs	r0, #17
 8002f74:	f7fe fe3f 	bl	8001bf6 <tjei_be_word>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f80:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002f84:	805a      	strh	r2, [r3, #2]
        header.precision = 8;
 8002f86:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f8a:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8002f8e:	2208      	movs	r2, #8
 8002f90:	711a      	strb	r2, [r3, #4]
        assert(width <= 0xffff);
 8002f92:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002f96:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa0:	db06      	blt.n	8002fb0 <tjei_encode_main+0x384>
 8002fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe0 <tjei_encode_main+0x3b4>)
 8002fa4:	4a0f      	ldr	r2, [pc, #60]	@ (8002fe4 <tjei_encode_main+0x3b8>)
 8002fa6:	f44f 717d 	mov.w	r1, #1012	@ 0x3f4
 8002faa:	480f      	ldr	r0, [pc, #60]	@ (8002fe8 <tjei_encode_main+0x3bc>)
 8002fac:	f005 f81a 	bl	8007fe4 <__assert_func>
        assert(height <= 0xffff);
 8002fb0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002fb4:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fbe:	db17      	blt.n	8002ff0 <tjei_encode_main+0x3c4>
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <tjei_encode_main+0x3c0>)
 8002fc2:	4a08      	ldr	r2, [pc, #32]	@ (8002fe4 <tjei_encode_main+0x3b8>)
 8002fc4:	f240 31f5 	movw	r1, #1013	@ 0x3f5
 8002fc8:	4807      	ldr	r0, [pc, #28]	@ (8002fe8 <tjei_encode_main+0x3bc>)
 8002fca:	f005 f80b 	bl	8007fe4 <__assert_func>
 8002fce:	bf00      	nop
 8002fd0:	08009e30 	.word	0x08009e30
 8002fd4:	08009d58 	.word	0x08009d58
 8002fd8:	08009d98 	.word	0x08009d98
 8002fdc:	08009da0 	.word	0x08009da0
 8002fe0:	080099bc 	.word	0x080099bc
 8002fe4:	08009e50 	.word	0x08009e50
 8002fe8:	0800991c 	.word	0x0800991c
 8002fec:	080099cc 	.word	0x080099cc
        header.width = tjei_be_word((uint16_t)width);
 8002ff0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8002ff4:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe fdfa 	bl	8001bf6 <tjei_be_word>
 8003002:	4603      	mov	r3, r0
 8003004:	461a      	mov	r2, r3
 8003006:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800300a:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 800300e:	f8a3 2007 	strh.w	r2, [r3, #7]
        header.height = tjei_be_word((uint16_t)height);
 8003012:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003016:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	b29b      	uxth	r3, r3
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fde9 	bl	8001bf6 <tjei_be_word>
 8003024:	4603      	mov	r3, r0
 8003026:	461a      	mov	r2, r3
 8003028:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800302c:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 8003030:	f8a3 2005 	strh.w	r2, [r3, #5]
        header.num_components = 3;
 8003034:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003038:	f2a3 5384 	subw	r3, r3, #1412	@ 0x584
 800303c:	2203      	movs	r2, #3
 800303e:	725a      	strb	r2, [r3, #9]
        uint8_t tables[3] = {
 8003040:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003044:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 8003048:	4aa9      	ldr	r2, [pc, #676]	@ (80032f0 <tjei_encode_main+0x6c4>)
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	4611      	mov	r1, r2
 800304e:	8019      	strh	r1, [r3, #0]
 8003050:	3302      	adds	r3, #2
 8003052:	0c12      	lsrs	r2, r2, #16
 8003054:	701a      	strb	r2, [r3, #0]
            0,  // Luma component gets luma table (see tjei_write_DQT call above.)
            1,  // Chroma component gets chroma table
            1,  // Chroma component gets chroma table
        };
        for (int i = 0; i < 3; ++i) {
 8003056:	2300      	movs	r3, #0
 8003058:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 800305c:	e035      	b.n	80030ca <tjei_encode_main+0x49e>
            TJEComponentSpec spec;
            spec.component_id = (uint8_t)(i + 1);  // No particular reason. Just 1, 2, 3.
 800305e:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003062:	b2db      	uxtb	r3, r3
 8003064:	3301      	adds	r3, #1
 8003066:	b2da      	uxtb	r2, r3
 8003068:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800306c:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8003070:	701a      	strb	r2, [r3, #0]
            spec.sampling_factors = (uint8_t)0x11;
 8003072:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003076:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800307a:	2211      	movs	r2, #17
 800307c:	705a      	strb	r2, [r3, #1]
            spec.qt = tables[i];
 800307e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003082:	f5a3 62b1 	sub.w	r2, r3, #1416	@ 0x588
 8003086:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 800308a:	4413      	add	r3, r2
 800308c:	781a      	ldrb	r2, [r3, #0]
 800308e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003092:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 8003096:	709a      	strb	r2, [r3, #2]

            header.component_spec[i] = spec;
 8003098:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800309c:	f2a3 5184 	subw	r1, r3, #1412	@ 0x584
 80030a0:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 80030a4:	4613      	mov	r3, r2
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4413      	add	r3, r2
 80030aa:	440b      	add	r3, r1
 80030ac:	3308      	adds	r3, #8
 80030ae:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80030b2:	f2a2 528c 	subw	r2, r2, #1420	@ 0x58c
 80030b6:	3302      	adds	r3, #2
 80030b8:	8811      	ldrh	r1, [r2, #0]
 80030ba:	7892      	ldrb	r2, [r2, #2]
 80030bc:	8019      	strh	r1, [r3, #0]
 80030be:	709a      	strb	r2, [r3, #2]
        for (int i = 0; i < 3; ++i) {
 80030c0:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 80030c4:	3301      	adds	r3, #1
 80030c6:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 80030ca:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	ddc5      	ble.n	800305e <tjei_encode_main+0x432>
        }
        // Write to file.
        tjei_write(state, &header, sizeof(TJEFrameHeader), 1);
 80030d2:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80030d6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030da:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 80030de:	2301      	movs	r3, #1
 80030e0:	2213      	movs	r2, #19
 80030e2:	6800      	ldr	r0, [r0, #0]
 80030e4:	f7fe fd9c 	bl	8001c20 <tjei_write>
    }

    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_DC],   state->ht_vals[TJEI_LUMA_DC], TJEI_DC, 0);
 80030e8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030ec:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f8d3 1c04 	ldr.w	r1, [r3, #3076]	@ 0xc04
 80030f6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80030fa:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	@ 0xc14
 8003104:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003108:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800310c:	2300      	movs	r3, #0
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2300      	movs	r3, #0
 8003112:	6800      	ldr	r0, [r0, #0]
 8003114:	f7fe fe30 	bl	8001d78 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_LUMA_AC],   state->ht_vals[TJEI_LUMA_AC], TJEI_AC, 0);
 8003118:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800311c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 8003126:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800312a:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	@ 0xc18
 8003134:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003138:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800313c:	2300      	movs	r3, #0
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2301      	movs	r3, #1
 8003142:	6800      	ldr	r0, [r0, #0]
 8003144:	f7fe fe18 	bl	8001d78 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_DC], state->ht_vals[TJEI_CHROMA_DC], TJEI_DC, 1);
 8003148:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800314c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	@ 0xc0c
 8003156:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800315a:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	@ 0xc1c
 8003164:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003168:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800316c:	2301      	movs	r3, #1
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	2300      	movs	r3, #0
 8003172:	6800      	ldr	r0, [r0, #0]
 8003174:	f7fe fe00 	bl	8001d78 <tjei_write_DHT>
    tjei_write_DHT(state, state->ht_bits[TJEI_CHROMA_AC], state->ht_vals[TJEI_CHROMA_AC], TJEI_AC, 1);
 8003178:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800317c:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	@ 0xc10
 8003186:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800318a:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f8d3 2c20 	ldr.w	r2, [r3, #3104]	@ 0xc20
 8003194:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003198:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800319c:	2301      	movs	r3, #1
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2301      	movs	r3, #1
 80031a2:	6800      	ldr	r0, [r0, #0]
 80031a4:	f7fe fde8 	bl	8001d78 <tjei_write_DHT>

    // Write start of scan
    {
        TJEScanHeader header;
        header.SOS = tjei_be_word(0xffda);
 80031a8:	f64f 70da 	movw	r0, #65498	@ 0xffda
 80031ac:	f7fe fd23 	bl	8001bf6 <tjei_be_word>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031b8:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 80031bc:	801a      	strh	r2, [r3, #0]
        header.len = tjei_be_word((uint16_t)(6 + (sizeof(TJEFrameComponentSpec) * 3)));
 80031be:	200c      	movs	r0, #12
 80031c0:	f7fe fd19 	bl	8001bf6 <tjei_be_word>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461a      	mov	r2, r3
 80031c8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031cc:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 80031d0:	805a      	strh	r2, [r3, #2]
        header.num_components = 3;
 80031d2:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031d6:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 80031da:	2203      	movs	r2, #3
 80031dc:	711a      	strb	r2, [r3, #4]

        uint8_t tables[3] = {
 80031de:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80031e2:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 80031e6:	4a43      	ldr	r2, [pc, #268]	@ (80032f4 <tjei_encode_main+0x6c8>)
 80031e8:	6812      	ldr	r2, [r2, #0]
 80031ea:	4611      	mov	r1, r2
 80031ec:	8019      	strh	r1, [r3, #0]
 80031ee:	3302      	adds	r3, #2
 80031f0:	0c12      	lsrs	r2, r2, #16
 80031f2:	701a      	strb	r2, [r3, #0]
            0x00,
            0x11,
            0x11,
        };
        for (int i = 0; i < 3; ++i) {
 80031f4:	2300      	movs	r3, #0
 80031f6:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 80031fa:	e02a      	b.n	8003252 <tjei_encode_main+0x626>
            TJEFrameComponentSpec cs;
            // Must be equal to component_id from frame header above.
            cs.component_id = (uint8_t)(i + 1);
 80031fc:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	3301      	adds	r3, #1
 8003204:	b2da      	uxtb	r2, r3
 8003206:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800320a:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 800320e:	701a      	strb	r2, [r3, #0]
            cs.dc_ac = (uint8_t)tables[i];
 8003210:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003214:	f5a3 62b4 	sub.w	r2, r3, #1440	@ 0x5a0
 8003218:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 800321c:	4413      	add	r3, r2
 800321e:	781a      	ldrb	r2, [r3, #0]
 8003220:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003224:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8003228:	705a      	strb	r2, [r3, #1]

            header.component_spec[i] = cs;
 800322a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800322e:	f2a3 529c 	subw	r2, r3, #1436	@ 0x59c
 8003232:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4413      	add	r3, r2
 800323a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800323e:	f2a2 52a4 	subw	r2, r2, #1444	@ 0x5a4
 8003242:	3305      	adds	r3, #5
 8003244:	8812      	ldrh	r2, [r2, #0]
 8003246:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < 3; ++i) {
 8003248:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 800324c:	3301      	adds	r3, #1
 800324e:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8003252:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 8003256:	2b02      	cmp	r3, #2
 8003258:	ddd0      	ble.n	80031fc <tjei_encode_main+0x5d0>
        }
        header.first = 0;
 800325a:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800325e:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8003262:	2200      	movs	r2, #0
 8003264:	72da      	strb	r2, [r3, #11]
        header.last  = 63;
 8003266:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800326a:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 800326e:	223f      	movs	r2, #63	@ 0x3f
 8003270:	731a      	strb	r2, [r3, #12]
        header.ah_al = 0;
 8003272:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003276:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 800327a:	2200      	movs	r2, #0
 800327c:	735a      	strb	r2, [r3, #13]
        tjei_write(state, &header, sizeof(TJEScanHeader), 1);
 800327e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003282:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003286:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 800328a:	2301      	movs	r3, #1
 800328c:	220e      	movs	r2, #14
 800328e:	6800      	ldr	r0, [r0, #0]
 8003290:	f7fe fcc6 	bl	8001c20 <tjei_write>
    float du_y[64];
    float du_b[64];
    float du_r[64];

    // Set diff to 0.
    int pred_y = 0;
 8003294:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003298:	f5a3 63a9 	sub.w	r3, r3, #1352	@ 0x548
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
    int pred_b = 0;
 80032a0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032a4:	f2a3 534c 	subw	r3, r3, #1356	@ 0x54c
 80032a8:	2200      	movs	r2, #0
 80032aa:	601a      	str	r2, [r3, #0]
    int pred_r = 0;
 80032ac:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032b0:	f5a3 63aa 	sub.w	r3, r3, #1360	@ 0x550
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]

    // Bit stack
    uint32_t bitbuffer = 0;
 80032b8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032bc:	f2a3 5354 	subw	r3, r3, #1364	@ 0x554
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
    uint32_t location = 0;
 80032c4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80032c8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]


    for ( int y = 0; y < height; y += 8 ) {
 80032d0:	2300      	movs	r3, #0
 80032d2:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 80032d6:	e1ba      	b.n	800364e <tjei_encode_main+0xa22>
        for ( int x = 0; x < width; x += 8 ) {
 80032d8:	2300      	movs	r3, #0
 80032da:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 80032de:	e1a7      	b.n	8003630 <tjei_encode_main+0xa04>
            // Fill MCU from YUV422 data
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 80032e0:	2300      	movs	r3, #0
 80032e2:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 80032e6:	e0f6      	b.n	80034d6 <tjei_encode_main+0x8aa>
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 80032e8:	2300      	movs	r3, #0
 80032ea:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 80032ee:	e0e8      	b.n	80034c2 <tjei_encode_main+0x896>
 80032f0:	080099e0 	.word	0x080099e0
 80032f4:	080099e4 	.word	0x080099e4
                    int block_index = (off_y * 8 + off_x);
 80032f8:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80032fc:	00db      	lsls	r3, r3, #3
 80032fe:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	@ 0x5c0
 8003302:	4413      	add	r3, r2
 8003304:	f8c7 35ac 	str.w	r3, [r7, #1452]	@ 0x5ac
                    int col = x + off_x;
 8003308:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 800330c:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 8003310:	4413      	add	r3, r2
 8003312:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    int row = y + off_y;
 8003316:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 800331a:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 800331e:	4413      	add	r3, r2
 8003320:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8

                    // Handle boundaries
                    if(row >= height) {
 8003324:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003328:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 800332c:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	@ 0x5b8
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	429a      	cmp	r2, r3
 8003334:	db07      	blt.n	8003346 <tjei_encode_main+0x71a>
                        row = height - 1;
 8003336:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800333a:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3b01      	subs	r3, #1
 8003342:	f8c7 35b8 	str.w	r3, [r7, #1464]	@ 0x5b8
                    }
                    if(col >= width) {
 8003346:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800334a:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 800334e:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	@ 0x5bc
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	db07      	blt.n	8003368 <tjei_encode_main+0x73c>
                        col = width - 1;
 8003358:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800335c:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	3b01      	subs	r3, #1
 8003364:	f8c7 35bc 	str.w	r3, [r7, #1468]	@ 0x5bc
                    }

                    // YUV422 format: [Y0, Cb, Y1, Cr] for every 2 pixels
                    // Each row: width * 2 bytes
                    int yuv_row_offset = row * width * 2;
 8003368:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 800336c:	f2a3 52d4 	subw	r2, r3, #1492	@ 0x5d4
 8003370:	f8d7 35b8 	ldr.w	r3, [r7, #1464]	@ 0x5b8
 8003374:	6812      	ldr	r2, [r2, #0]
 8003376:	fb02 f303 	mul.w	r3, r2, r3
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	f8c7 35a8 	str.w	r3, [r7, #1448]	@ 0x5a8
                    int yuv_col_pair = (col / 2) * 4;  // Each pair takes 4 bytes
 8003380:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 8003384:	0fda      	lsrs	r2, r3, #31
 8003386:	4413      	add	r3, r2
 8003388:	105b      	asrs	r3, r3, #1
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
                    int yuv_index = yuv_row_offset + yuv_col_pair;
 8003390:	f8d7 25a8 	ldr.w	r2, [r7, #1448]	@ 0x5a8
 8003394:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8003398:	4413      	add	r3, r2
 800339a:	f8c7 35a0 	str.w	r3, [r7, #1440]	@ 0x5a0

                    uint8_t Y, Cb, Cr;
                    
                    if (col % 2 == 0) {
 800339e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	@ 0x5bc
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d123      	bne.n	80033f2 <tjei_encode_main+0x7c6>
                        // Even column: Y0, Cb, Cr
                        Y  = src_data[yuv_index + 0];
 80033aa:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80033ae:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80033b2:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	4413      	add	r3, r2
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 80033c0:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80033c4:	3301      	adds	r3, #1
 80033c6:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80033ca:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	4413      	add	r3, r2
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 80033d8:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80033dc:	3303      	adds	r3, #3
 80033de:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80033e2:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 80033e6:	6812      	ldr	r2, [r2, #0]
 80033e8:	4413      	add	r3, r2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
 80033f0:	e023      	b.n	800343a <tjei_encode_main+0x80e>
                    } else {
                        // Odd column: Y1, Cb, Cr (shared chroma)
                        Y  = src_data[yuv_index + 2];
 80033f2:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 80033f6:	3302      	adds	r3, #2
 80033f8:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80033fc:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	4413      	add	r3, r2
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	f887 35b7 	strb.w	r3, [r7, #1463]	@ 0x5b7
                        Cb = src_data[yuv_index + 1];
 800340a:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 800340e:	3301      	adds	r3, #1
 8003410:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003414:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8003418:	6812      	ldr	r2, [r2, #0]
 800341a:	4413      	add	r3, r2
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	f887 35b6 	strb.w	r3, [r7, #1462]	@ 0x5b6
                        Cr = src_data[yuv_index + 3];
 8003422:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	@ 0x5a0
 8003426:	3303      	adds	r3, #3
 8003428:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800342c:	f5a2 62ba 	sub.w	r2, r2, #1488	@ 0x5d0
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	4413      	add	r3, r2
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	f887 35b5 	strb.w	r3, [r7, #1461]	@ 0x5b5
                    }

                    // JPEG expects Y in [-128, 127], Cb/Cr in [-128, 127]
                    du_y[block_index] = (float)Y - 128.0f;
 800343a:	f897 35b7 	ldrb.w	r3, [r7, #1463]	@ 0x5b7
 800343e:	4618      	mov	r0, r3
 8003440:	f7fc ff76 	bl	8000330 <__aeabi_ui2f>
 8003444:	4603      	mov	r3, r0
 8003446:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 800344a:	4618      	mov	r0, r3
 800344c:	f7fc febe 	bl	80001cc <__aeabi_fsub>
 8003450:	4603      	mov	r3, r0
 8003452:	4619      	mov	r1, r3
 8003454:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003458:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 800345c:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 8003460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_b[block_index] = (float)Cb - 128.0f;
 8003464:	f897 35b6 	ldrb.w	r3, [r7, #1462]	@ 0x5b6
 8003468:	4618      	mov	r0, r3
 800346a:	f7fc ff61 	bl	8000330 <__aeabi_ui2f>
 800346e:	4603      	mov	r3, r0
 8003470:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8003474:	4618      	mov	r0, r3
 8003476:	f7fc fea9 	bl	80001cc <__aeabi_fsub>
 800347a:	4603      	mov	r3, r0
 800347c:	4619      	mov	r1, r3
 800347e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003482:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8003486:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 800348a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    du_r[block_index] = (float)Cr - 128.0f;
 800348e:	f897 35b5 	ldrb.w	r3, [r7, #1461]	@ 0x5b5
 8003492:	4618      	mov	r0, r3
 8003494:	f7fc ff4c 	bl	8000330 <__aeabi_ui2f>
 8003498:	4603      	mov	r3, r0
 800349a:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fc fe94 	bl	80001cc <__aeabi_fsub>
 80034a4:	4603      	mov	r3, r0
 80034a6:	4619      	mov	r1, r3
 80034a8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034ac:	f2a3 5344 	subw	r3, r3, #1348	@ 0x544
 80034b0:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	@ 0x5ac
 80034b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for ( int off_x = 0; off_x < 8; ++off_x ) {
 80034b8:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 80034bc:	3301      	adds	r3, #1
 80034be:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 80034c2:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 80034c6:	2b07      	cmp	r3, #7
 80034c8:	f77f af16 	ble.w	80032f8 <tjei_encode_main+0x6cc>
            for ( int off_y = 0; off_y < 8; ++off_y ) {
 80034cc:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80034d0:	3301      	adds	r3, #1
 80034d2:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
 80034d6:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80034da:	2b07      	cmp	r3, #7
 80034dc:	f77f af04 	ble.w	80032e8 <tjei_encode_main+0x6bc>
#if TJE_USE_FAST_DCT
                                     pqt.luma,
#else
                                     state->qt_luma,
#endif
                                     state->ehuffsize[TJEI_LUMA_DC], state->ehuffcode[TJEI_LUMA_DC],
 80034e0:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034e4:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	607b      	str	r3, [r7, #4]
 80034ec:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80034f0:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
                                     state->ehuffsize[TJEI_LUMA_AC], state->ehuffcode[TJEI_LUMA_AC],
 80034fa:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80034fe:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	f202 1201 	addw	r2, r2, #257	@ 0x101
 8003508:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 800350c:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003510:	6809      	ldr	r1, [r1, #0]
 8003512:	f201 6104 	addw	r1, r1, #1540	@ 0x604
            tjei_encode_and_write_MCU(state, du_y,
 8003516:	f507 7067 	add.w	r0, r7, #924	@ 0x39c
 800351a:	f500 7680 	add.w	r6, r0, #256	@ 0x100
 800351e:	f507 7527 	add.w	r5, r7, #668	@ 0x29c
 8003522:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003526:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 800352a:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 800352e:	9405      	str	r4, [sp, #20]
 8003530:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8003534:	9404      	str	r4, [sp, #16]
 8003536:	f107 0498 	add.w	r4, r7, #152	@ 0x98
 800353a:	9403      	str	r4, [sp, #12]
 800353c:	9102      	str	r1, [sp, #8]
 800353e:	9201      	str	r2, [sp, #4]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4632      	mov	r2, r6
 8003546:	4629      	mov	r1, r5
 8003548:	6800      	ldr	r0, [r0, #0]
 800354a:	f7ff f811 	bl	8002570 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 800354e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003552:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 800355c:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003560:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 800356a:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 800356e:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	f202 3203 	addw	r2, r2, #771	@ 0x303
 8003578:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 800357c:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 8003580:	6809      	ldr	r1, [r1, #0]
 8003582:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_b,
 8003586:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 800358a:	f507 75ce 	add.w	r5, r7, #412	@ 0x19c
 800358e:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 8003592:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 8003596:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 800359a:	9405      	str	r4, [sp, #20]
 800359c:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80035a0:	9404      	str	r4, [sp, #16]
 80035a2:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 80035a6:	9403      	str	r4, [sp, #12]
 80035a8:	9102      	str	r1, [sp, #8]
 80035aa:	9201      	str	r2, [sp, #4]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	4663      	mov	r3, ip
 80035b0:	4632      	mov	r2, r6
 80035b2:	4629      	mov	r1, r5
 80035b4:	6800      	ldr	r0, [r0, #0]
 80035b6:	f7fe ffdb 	bl	8002570 <tjei_encode_and_write_MCU>
#if TJE_USE_FAST_DCT
                                     pqt.chroma,
#else
                                     state->qt_chroma,
#endif
                                     state->ehuffsize[TJEI_CHROMA_DC], state->ehuffcode[TJEI_CHROMA_DC],
 80035ba:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80035be:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f203 2c02 	addw	ip, r3, #514	@ 0x202
 80035c8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80035cc:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f603 0304 	addw	r3, r3, #2052	@ 0x804
                                     state->ehuffsize[TJEI_CHROMA_AC], state->ehuffcode[TJEI_CHROMA_AC],
 80035d6:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80035da:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	f202 3203 	addw	r2, r2, #771	@ 0x303
 80035e4:	f507 61bc 	add.w	r1, r7, #1504	@ 0x5e0
 80035e8:	f2a1 51cc 	subw	r1, r1, #1484	@ 0x5cc
 80035ec:	6809      	ldr	r1, [r1, #0]
 80035ee:	f601 2104 	addw	r1, r1, #2564	@ 0xa04
            tjei_encode_and_write_MCU(state, du_r,
 80035f2:	f507 7667 	add.w	r6, r7, #924	@ 0x39c
 80035f6:	f107 059c 	add.w	r5, r7, #156	@ 0x9c
 80035fa:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 80035fe:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 8003602:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 8003606:	9405      	str	r4, [sp, #20]
 8003608:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800360c:	9404      	str	r4, [sp, #16]
 800360e:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8003612:	9403      	str	r4, [sp, #12]
 8003614:	9102      	str	r1, [sp, #8]
 8003616:	9201      	str	r2, [sp, #4]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	4663      	mov	r3, ip
 800361c:	4632      	mov	r2, r6
 800361e:	4629      	mov	r1, r5
 8003620:	6800      	ldr	r0, [r0, #0]
 8003622:	f7fe ffa5 	bl	8002570 <tjei_encode_and_write_MCU>
        for ( int x = 0; x < width; x += 8 ) {
 8003626:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 800362a:	3308      	adds	r3, #8
 800362c:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 8003630:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003634:	f2a3 53d4 	subw	r3, r3, #1492	@ 0x5d4
 8003638:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	f6ff ae4e 	blt.w	80032e0 <tjei_encode_main+0x6b4>
    for ( int y = 0; y < height; y += 8 ) {
 8003644:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 8003648:	3308      	adds	r3, #8
 800364a:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800364e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003652:	f5a3 63bb 	sub.w	r3, r3, #1496	@ 0x5d8
 8003656:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	f6ff ae3b 	blt.w	80032d8 <tjei_encode_main+0x6ac>
        }
    }

    // Finish the image.
    { // Flush
        if (location > 0 && location < 8) {
 8003662:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003666:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d01c      	beq.n	80036aa <tjei_encode_main+0xa7e>
 8003670:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003674:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2b07      	cmp	r3, #7
 800367c:	d815      	bhi.n	80036aa <tjei_encode_main+0xa7e>
            tjei_write_bits(state, &bitbuffer, &location, (uint16_t)(8 - location), 0);
 800367e:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003682:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	b29b      	uxth	r3, r3
 800368a:	f1c3 0308 	rsb	r3, r3, #8
 800368e:	b29b      	uxth	r3, r3
 8003690:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8003694:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8003698:	f507 60bc 	add.w	r0, r7, #1504	@ 0x5e0
 800369c:	f2a0 50cc 	subw	r0, r0, #1484	@ 0x5cc
 80036a0:	2400      	movs	r4, #0
 80036a2:	9400      	str	r4, [sp, #0]
 80036a4:	6800      	ldr	r0, [r0, #0]
 80036a6:	f7fe fccb 	bl	8002040 <tjei_write_bits>
        }
    }
    uint16_t EOI = tjei_be_word(0xffd9);
 80036aa:	f64f 70d9 	movw	r0, #65497	@ 0xffd9
 80036ae:	f7fe faa2 	bl	8001bf6 <tjei_be_word>
 80036b2:	4603      	mov	r3, r0
 80036b4:	461a      	mov	r2, r3
 80036b6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80036ba:	f2a3 535a 	subw	r3, r3, #1370	@ 0x55a
 80036be:	801a      	strh	r2, [r3, #0]
    tjei_write(state, &EOI, sizeof(uint16_t), 1);
 80036c0:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 80036c4:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80036c8:	f2a3 50cc 	subw	r0, r3, #1484	@ 0x5cc
 80036cc:	2301      	movs	r3, #1
 80036ce:	2202      	movs	r2, #2
 80036d0:	6800      	ldr	r0, [r0, #0]
 80036d2:	f7fe faa5 	bl	8001c20 <tjei_write>

    if (state->output_buffer_count) {
 80036d6:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80036da:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f8d3 3cac 	ldr.w	r3, [r3, #3244]	@ 0xcac
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d024      	beq.n	8003732 <tjei_encode_main+0xb06>
        state->write_context.func(state->write_context.context, state->output_buffer, (int)state->output_buffer_count);
 80036e8:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 80036ec:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f8d3 3ca8 	ldr.w	r3, [r3, #3240]	@ 0xca8
 80036f6:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 80036fa:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 80036fe:	6812      	ldr	r2, [r2, #0]
 8003700:	f8d2 0ca4 	ldr.w	r0, [r2, #3236]	@ 0xca4
 8003704:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003708:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 800370c:	6812      	ldr	r2, [r2, #0]
 800370e:	f502 614b 	add.w	r1, r2, #3248	@ 0xcb0
 8003712:	f507 62bc 	add.w	r2, r7, #1504	@ 0x5e0
 8003716:	f2a2 52cc 	subw	r2, r2, #1484	@ 0x5cc
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	f8d2 2cac 	ldr.w	r2, [r2, #3244]	@ 0xcac
 8003720:	4798      	blx	r3
        state->output_buffer_count = 0;
 8003722:	f507 63bc 	add.w	r3, r7, #1504	@ 0x5e0
 8003726:	f2a3 53cc 	subw	r3, r3, #1484	@ 0x5cc
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2200      	movs	r2, #0
 800372e:	f8c3 2cac 	str.w	r2, [r3, #3244]	@ 0xcac
    }

    return 1;
 8003732:	2301      	movs	r3, #1
}
 8003734:	4618      	mov	r0, r3
 8003736:	f207 57e4 	addw	r7, r7, #1508	@ 0x5e4
 800373a:	46bd      	mov	sp, r7
 800373c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800373e:	bf00      	nop

08003740 <tjei_memory_func>:

// Funcin de escritura a memoria para STM32
static void tjei_memory_func(void* context, void* data, int size)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
    TJEMemoryContext* mem_ctx = (TJEMemoryContext*)context;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	617b      	str	r3, [r7, #20]
    
    // Verificar que no excedamos el buffer
    if (mem_ctx->bytes_written + size <= mem_ctx->memory_size) {
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	68da      	ldr	r2, [r3, #12]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	441a      	add	r2, r3
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	429a      	cmp	r2, r3
 800375e:	d812      	bhi.n	8003786 <tjei_memory_func+0x46>
        memcpy(mem_ctx->memory_ptr, data, size);
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	68b9      	ldr	r1, [r7, #8]
 8003768:	4618      	mov	r0, r3
 800376a:	f004 fe44 	bl	80083f6 <memcpy>
        mem_ctx->memory_ptr += size;
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	441a      	add	r2, r3
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	601a      	str	r2, [r3, #0]
        mem_ctx->bytes_written += size;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	441a      	add	r2, r3
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	60da      	str	r2, [r3, #12]
    }
}
 8003786:	bf00      	nop
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <tje_encode_to_memory>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08e      	sub	sp, #56	@ 0x38
 8003794:	af04      	add	r7, sp, #16
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]
    if (!memory_buffer || !bytes_written) {
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <tje_encode_to_memory+0x1a>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <tje_encode_to_memory+0x1e>
        return 0;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e019      	b.n	80037e2 <tje_encode_to_memory+0x52>
    }
    
    TJEMemoryContext mem_ctx;
    mem_ctx.memory_ptr = memory_buffer;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	617b      	str	r3, [r7, #20]
    mem_ctx.memory_start = memory_buffer;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	61bb      	str	r3, [r7, #24]
    mem_ctx.memory_size = buffer_size;
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	61fb      	str	r3, [r7, #28]
    mem_ctx.bytes_written = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	623b      	str	r3, [r7, #32]
    
    int result = tje_encode_with_func(tjei_memory_func, &mem_ctx,
 80037be:	f107 0114 	add.w	r1, r7, #20
 80037c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037c4:	9302      	str	r3, [sp, #8]
 80037c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	4806      	ldr	r0, [pc, #24]	@ (80037ec <tje_encode_to_memory+0x5c>)
 80037d4:	f000 f80c 	bl	80037f0 <tje_encode_with_func>
 80037d8:	6278      	str	r0, [r7, #36]	@ 0x24
                                      quality, width, height, num_components, src_data);
    
    *bytes_written = mem_ctx.bytes_written;
 80037da:	6a3a      	ldr	r2, [r7, #32]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	601a      	str	r2, [r3, #0]
    
    return result;
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3728      	adds	r7, #40	@ 0x28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	08003741 	.word	0x08003741

080037f0 <tje_encode_with_func>:
                         const int quality,
                         const int width,
                         const int height,
                         const int num_components,
                         const unsigned char* src_data)
{
 80037f0:	b590      	push	{r4, r7, lr}
 80037f2:	f5ad 5d87 	sub.w	sp, sp, #4320	@ 0x10e0
 80037f6:	b081      	sub	sp, #4
 80037f8:	af02      	add	r7, sp, #8
 80037fa:	f107 04d8 	add.w	r4, r7, #216	@ 0xd8
 80037fe:	f844 0ccc 	str.w	r0, [r4, #-204]
 8003802:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 8003806:	f840 1cd0 	str.w	r1, [r0, #-208]
 800380a:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 800380e:	f841 2cd4 	str.w	r2, [r1, #-212]
 8003812:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8003816:	f842 3cd8 	str.w	r3, [r2, #-216]
    if (quality < 1 || quality > 3) {
 800381a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800381e:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003822:	2b00      	cmp	r3, #0
 8003824:	dd05      	ble.n	8003832 <tje_encode_with_func+0x42>
 8003826:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800382a:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 800382e:	2b03      	cmp	r3, #3
 8003830:	dd01      	ble.n	8003836 <tje_encode_with_func+0x46>
        tje_log("[ERROR] -- Valid 'quality' values are 1 (lowest), 2, or 3 (highest)\n");
        return 0;
 8003832:	2300      	movs	r3, #0
 8003834:	e13d      	b.n	8003ab2 <tje_encode_with_func+0x2c2>
    }

    TJEState state = { 0 };
 8003836:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800383a:	3bc0      	subs	r3, #192	@ 0xc0
 800383c:	f241 02b0 	movw	r2, #4272	@ 0x10b0
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f004 fd5b 	bl	80082fe <memset>

    uint8_t qt_factor = 1;
 8003848:	2301      	movs	r3, #1
 800384a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800384e:	f102 0217 	add.w	r2, r2, #23
 8003852:	7013      	strb	r3, [r2, #0]
    switch(quality) {
 8003854:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003858:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 800385c:	2b03      	cmp	r3, #3
 800385e:	d013      	beq.n	8003888 <tje_encode_with_func+0x98>
 8003860:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003864:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003868:	2b03      	cmp	r3, #3
 800386a:	f300 80d0 	bgt.w	8003a0e <tje_encode_with_func+0x21e>
 800386e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003872:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d040      	beq.n	80038fc <tje_encode_with_func+0x10c>
 800387a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800387e:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d034      	beq.n	80038f0 <tje_encode_with_func+0x100>
 8003886:	e0c2      	b.n	8003a0e <tje_encode_with_func+0x21e>
    case 3:
        for ( int i = 0; i < 64; ++i ) {
 8003888:	2300      	movs	r3, #0
 800388a:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 800388e:	f102 0210 	add.w	r2, r2, #16
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	e024      	b.n	80038e0 <tje_encode_with_func+0xf0>
            state.qt_luma[i]   = 1;
 8003896:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800389a:	461a      	mov	r2, r3
 800389c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80038a0:	f103 0310 	add.w	r3, r3, #16
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4413      	add	r3, r2
 80038a8:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 80038ac:	2201      	movs	r2, #1
 80038ae:	701a      	strb	r2, [r3, #0]
            state.qt_chroma[i] = 1;
 80038b0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80038b4:	461a      	mov	r2, r3
 80038b6:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80038ba:	f103 0310 	add.w	r3, r3, #16
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4413      	add	r3, r2
 80038c2:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 80038c6:	2201      	movs	r2, #1
 80038c8:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 80038ca:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80038ce:	f103 0310 	add.w	r3, r3, #16
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	3301      	adds	r3, #1
 80038d6:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80038da:	f102 0210 	add.w	r2, r2, #16
 80038de:	6013      	str	r3, [r2, #0]
 80038e0:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80038e4:	f103 0310 	add.w	r3, r3, #16
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80038ec:	ddd3      	ble.n	8003896 <tje_encode_with_func+0xa6>
        }
        break;
 80038ee:	e095      	b.n	8003a1c <tje_encode_with_func+0x22c>
    case 2:
        qt_factor = 10;
 80038f0:	230a      	movs	r3, #10
 80038f2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80038f6:	f102 0217 	add.w	r2, r2, #23
 80038fa:	7013      	strb	r3, [r2, #0]
        // don't break. fall through.
    case 1:
        for ( int i = 0; i < 64; ++i ) {
 80038fc:	2300      	movs	r3, #0
 80038fe:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 8003902:	f102 020c 	add.w	r2, r2, #12
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	e078      	b.n	80039fc <tje_encode_with_func+0x20c>
            state.qt_luma[i]   = tjei_default_qt_luma_from_spec[i] / qt_factor;
 800390a:	4a6d      	ldr	r2, [pc, #436]	@ (8003ac0 <tje_encode_with_func+0x2d0>)
 800390c:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003910:	f103 030c 	add.w	r3, r3, #12
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4413      	add	r3, r2
 8003918:	781a      	ldrb	r2, [r3, #0]
 800391a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800391e:	f103 0317 	add.w	r3, r3, #23
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	fbb2 f3f3 	udiv	r3, r2, r3
 8003928:	b2da      	uxtb	r2, r3
 800392a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800392e:	4619      	mov	r1, r3
 8003930:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003934:	f103 030c 	add.w	r3, r3, #12
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	440b      	add	r3, r1
 800393c:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003940:	701a      	strb	r2, [r3, #0]
            if (state.qt_luma[i] == 0) {
 8003942:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003946:	461a      	mov	r2, r3
 8003948:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800394c:	f103 030c 	add.w	r3, r3, #12
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4413      	add	r3, r2
 8003954:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10c      	bne.n	8003978 <tje_encode_with_func+0x188>
                state.qt_luma[i] = 1;
 800395e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003962:	461a      	mov	r2, r3
 8003964:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003968:	f103 030c 	add.w	r3, r3, #12
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4413      	add	r3, r2
 8003970:	f603 3364 	addw	r3, r3, #2916	@ 0xb64
 8003974:	2201      	movs	r2, #1
 8003976:	701a      	strb	r2, [r3, #0]
            }
            state.qt_chroma[i] = tjei_default_qt_chroma_from_paper[i] / qt_factor;
 8003978:	4a52      	ldr	r2, [pc, #328]	@ (8003ac4 <tje_encode_with_func+0x2d4>)
 800397a:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800397e:	f103 030c 	add.w	r3, r3, #12
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4413      	add	r3, r2
 8003986:	781a      	ldrb	r2, [r3, #0]
 8003988:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 800398c:	f103 0317 	add.w	r3, r3, #23
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	fbb2 f3f3 	udiv	r3, r2, r3
 8003996:	b2da      	uxtb	r2, r3
 8003998:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800399c:	4619      	mov	r1, r3
 800399e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80039a2:	f103 030c 	add.w	r3, r3, #12
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	440b      	add	r3, r1
 80039aa:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 80039ae:	701a      	strb	r2, [r3, #0]
            if (state.qt_chroma[i] == 0) {
 80039b0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039b4:	461a      	mov	r2, r3
 80039b6:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80039ba:	f103 030c 	add.w	r3, r3, #12
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4413      	add	r3, r2
 80039c2:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10c      	bne.n	80039e6 <tje_encode_with_func+0x1f6>
                state.qt_chroma[i] = 1;
 80039cc:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80039d0:	461a      	mov	r2, r3
 80039d2:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80039d6:	f103 030c 	add.w	r3, r3, #12
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4413      	add	r3, r2
 80039de:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 80039e2:	2201      	movs	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]
        for ( int i = 0; i < 64; ++i ) {
 80039e6:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 80039ea:	f103 030c 	add.w	r3, r3, #12
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	f507 5286 	add.w	r2, r7, #4288	@ 0x10c0
 80039f6:	f102 020c 	add.w	r2, r2, #12
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003a00:	f103 030c 	add.w	r3, r3, #12
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a08:	f77f af7f 	ble.w	800390a <tje_encode_with_func+0x11a>
            }
        }
        break;
 8003a0c:	e006      	b.n	8003a1c <tje_encode_with_func+0x22c>
    default:
        assert(!"invalid code path");
 8003a0e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ac8 <tje_encode_with_func+0x2d8>)
 8003a10:	4a2e      	ldr	r2, [pc, #184]	@ (8003acc <tje_encode_with_func+0x2dc>)
 8003a12:	f240 41e9 	movw	r1, #1257	@ 0x4e9
 8003a16:	482e      	ldr	r0, [pc, #184]	@ (8003ad0 <tje_encode_with_func+0x2e0>)
 8003a18:	f004 fae4 	bl	8007fe4 <__assert_func>
        break;
    }

    TJEWriteContext wc = { 0 };
 8003a1c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a20:	3bc8      	subs	r3, #200	@ 0xc8
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	605a      	str	r2, [r3, #4]

    wc.context = context;
 8003a28:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a32:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 8003a36:	f842 3cc8 	str.w	r3, [r2, #-200]
    wc.func = func;
 8003a3a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a44:	f853 3ccc 	ldr.w	r3, [r3, #-204]
 8003a48:	f842 3cc4 	str.w	r3, [r2, #-196]

    state.write_context = wc;
 8003a4c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a50:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8003a54:	f603 33e4 	addw	r3, r3, #3044	@ 0xbe4
 8003a58:	3ac8      	subs	r2, #200	@ 0xc8
 8003a5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a5e:	e883 0003 	stmia.w	r3, {r0, r1}


    tjei_huff_expand(&state);
 8003a62:	f107 0318 	add.w	r3, r7, #24
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe ff7a 	bl	8002960 <tjei_huff_expand>

    int result = tjei_encode_main(&state, src_data, width, height, num_components);
 8003a6c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8003a70:	461a      	mov	r2, r3
 8003a72:	f107 0018 	add.w	r0, r7, #24
 8003a76:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003a7a:	f103 030c 	add.w	r3, r3, #12
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	f507 5387 	add.w	r3, r7, #4320	@ 0x10e0
 8003a86:	f103 0308 	add.w	r3, r3, #8
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f852 2cd8 	ldr.w	r2, [r2, #-216]
 8003a90:	f507 5187 	add.w	r1, r7, #4320	@ 0x10e0
 8003a94:	f101 0110 	add.w	r1, r1, #16
 8003a98:	6809      	ldr	r1, [r1, #0]
 8003a9a:	f7ff f8c7 	bl	8002c2c <tjei_encode_main>
 8003a9e:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003aa2:	f103 0308 	add.w	r3, r3, #8
 8003aa6:	6018      	str	r0, [r3, #0]

    return result;
 8003aa8:	f507 5386 	add.w	r3, r7, #4288	@ 0x10c0
 8003aac:	f103 0308 	add.w	r3, r3, #8
 8003ab0:	681b      	ldr	r3, [r3, #0]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f507 5786 	add.w	r7, r7, #4288	@ 0x10c0
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd90      	pop	{r4, r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	08009b38 	.word	0x08009b38
 8003ac4:	08009b78 	.word	0x08009b78
 8003ac8:	080099e8 	.word	0x080099e8
 8003acc:	08009e64 	.word	0x08009e64
 8003ad0:	0800991c 	.word	0x0800991c

08003ad4 <DCMICapture>:
	HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);		// Stops EXT_CLK for sensor
	frame_done = 1;   								// signal to main loop
}

HAL_StatusTypeDef DCMICapture(uint8_t camera_number, uint8_t buffer_number, uint8_t *opcode)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	603a      	str	r2, [r7, #0]
 8003ade:	71fb      	strb	r3, [r7, #7]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	71bb      	strb	r3, [r7, #6]
	frame_done = 0;
 8003ae4:	4b38      	ldr	r3, [pc, #224]	@ (8003bc8 <DCMICapture+0xf4>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	701a      	strb	r2, [r3, #0]

	p = raw_buffers[buffer_number];
 8003aea:	79bb      	ldrb	r3, [r7, #6]
 8003aec:	4a37      	ldr	r2, [pc, #220]	@ (8003bcc <DCMICapture+0xf8>)
 8003aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003af2:	4a37      	ldr	r2, [pc, #220]	@ (8003bd0 <DCMICapture+0xfc>)
 8003af4:	6013      	str	r3, [r2, #0]

	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);		// Starts EXT_CLK for sensor
 8003af6:	2100      	movs	r1, #0
 8003af8:	4836      	ldr	r0, [pc, #216]	@ (8003bd4 <DCMICapture+0x100>)
 8003afa:	f003 fbdb 	bl	80072b4 <HAL_TIM_PWM_Start>

	// Flush previous flags
	__HAL_DCMI_DISABLE_IT(&hdcmi, DCMI_IT_FRAME);
 8003afe:	4b36      	ldr	r3, [pc, #216]	@ (8003bd8 <DCMICapture+0x104>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	4b34      	ldr	r3, [pc, #208]	@ (8003bd8 <DCMICapture+0x104>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	60da      	str	r2, [r3, #12]
	__HAL_DCMI_CLEAR_FLAG(&hdcmi, DCMI_FLAG_FRAMERI);
 8003b0e:	4b32      	ldr	r3, [pc, #200]	@ (8003bd8 <DCMICapture+0x104>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2201      	movs	r2, #1
 8003b14:	615a      	str	r2, [r3, #20]

	// Enable frame interrupt
	__HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);
 8003b16:	4b30      	ldr	r3, [pc, #192]	@ (8003bd8 <DCMICapture+0x104>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8003bd8 <DCMICapture+0x104>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f042 0201 	orr.w	r2, r2, #1
 8003b24:	60da      	str	r2, [r3, #12]

	// Start DMA transfer in CONTINUOUS mode
	// DMA copies from DCMI_DR -> frame buffer
	if (HAL_DCMI_Start_DMA(&hdcmi,
						   DCMI_MODE_SNAPSHOT,					// We don't want video, just photo
						   (uint32_t)&(p->data),				// address of destination
 8003b26:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd0 <DCMICapture+0xfc>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	330c      	adds	r3, #12
	if (HAL_DCMI_Start_DMA(&hdcmi,
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 8003b32:	2102      	movs	r1, #2
 8003b34:	4828      	ldr	r0, [pc, #160]	@ (8003bd8 <DCMICapture+0x104>)
 8003b36:	f000 ff23 	bl	8004980 <HAL_DCMI_Start_DMA>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d004      	beq.n	8003b4a <DCMICapture+0x76>
						   (H * L) / 2) != HAL_OK) 				// Transfers two pixels at a time (transfer total: 32b)
	{
		tx_buffer[0] = DCMI_CAPTURE_ERR;						// Execution failed due to DCMI capture problem
 8003b40:	4b26      	ldr	r3, [pc, #152]	@ (8003bdc <DCMICapture+0x108>)
 8003b42:	2250      	movs	r2, #80	@ 0x50
 8003b44:	701a      	strb	r2, [r3, #0]
		return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e039      	b.n	8003bbe <DCMICapture+0xea>
	}


	while(!frame_done) {
 8003b4a:	bf00      	nop
 8003b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc8 <DCMICapture+0xf4>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0fa      	beq.n	8003b4c <DCMICapture+0x78>
		// wait for capture to end - TODO: Timeout?
	}

	// saves metadata after saving photo
	p->designator = raw_photo_number_global;
 8003b56:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd0 <DCMICapture+0xfc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a21      	ldr	r2, [pc, #132]	@ (8003be0 <DCMICapture+0x10c>)
 8003b5c:	8812      	ldrh	r2, [r2, #0]
 8003b5e:	b292      	uxth	r2, r2
 8003b60:	801a      	strh	r2, [r3, #0]
	raw_photo_number_global++;					// increments the counter by one. TODO - Save this change in FRAM
 8003b62:	4b1f      	ldr	r3, [pc, #124]	@ (8003be0 <DCMICapture+0x10c>)
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003be0 <DCMICapture+0x10c>)
 8003b6e:	801a      	strh	r2, [r3, #0]

	uint16_t opcode0 = (opcode[1] << 8) | opcode[0];
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	3301      	adds	r3, #1
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	b21b      	sxth	r3, r3
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	b21a      	sxth	r2, r3
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	b21b      	sxth	r3, r3
 8003b82:	4313      	orrs	r3, r2
 8003b84:	b21b      	sxth	r3, r3
 8003b86:	81fb      	strh	r3, [r7, #14]
	uint16_t opcode1 = (opcode[3] << 8) | opcode[2];
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	3303      	adds	r3, #3
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	b21b      	sxth	r3, r3
 8003b90:	021b      	lsls	r3, r3, #8
 8003b92:	b21a      	sxth	r2, r3
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	3302      	adds	r3, #2
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	b21b      	sxth	r3, r3
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	b21b      	sxth	r3, r3
 8003ba0:	81bb      	strh	r3, [r7, #12]
	p->timestamp = timestamp;
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <DCMICapture+0xfc>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8003be4 <DCMICapture+0x110>)
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	609a      	str	r2, [r3, #8]
	p->opcode[0] = opcode0;	// LSB
 8003bac:	4b08      	ldr	r3, [pc, #32]	@ (8003bd0 <DCMICapture+0xfc>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	89fa      	ldrh	r2, [r7, #14]
 8003bb2:	805a      	strh	r2, [r3, #2]
	p->opcode[1] = opcode1;	// MSB
 8003bb4:	4b06      	ldr	r3, [pc, #24]	@ (8003bd0 <DCMICapture+0xfc>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	89ba      	ldrh	r2, [r7, #12]
 8003bba:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000400 	.word	0x20000400
 8003bcc:	20000250 	.word	0x20000250
 8003bd0:	200003f8 	.word	0x200003f8
 8003bd4:	20000460 	.word	0x20000460
 8003bd8:	20000084 	.word	0x20000084
 8003bdc:	200001b8 	.word	0x200001b8
 8003be0:	200003f6 	.word	0x200003f6
 8003be4:	20000238 	.word	0x20000238

08003be8 <ComputeBlackPercentage>:

void ComputeBlackPercentage(float *result, uint8_t buffer)
{
 8003be8:	b590      	push	{r4, r7, lr}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	70fb      	strb	r3, [r7, #3]
    uint32_t total_pixels = (uint32_t)(L * H);
 8003bf4:	f44f 2396 	mov.w	r3, #307200	@ 0x4b000
 8003bf8:	60fb      	str	r3, [r7, #12]
    uint32_t black_pixels = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]

    // Pointer to image in external SRAM
    p = raw_buffers[buffer];
 8003bfe:	78fb      	ldrb	r3, [r7, #3]
 8003c00:	4a1e      	ldr	r2, [pc, #120]	@ (8003c7c <ComputeBlackPercentage+0x94>)
 8003c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c06:	4a1e      	ldr	r2, [pc, #120]	@ (8003c80 <ComputeBlackPercentage+0x98>)
 8003c08:	6013      	str	r3, [r2, #0]

    // In YCbCr 4:2:2, 4 bytes = 2 pixels:  Y0 Cb  Y1 Cr
    // So for each pixel:
    //   Y = (p & 0xFF00) >> 8	- TODO: check that Y is MSB and format of camera output

    for (uint32_t i = 0; i < total_pixels; i++) {			// increments by 2 because each pixel is saved in 2B memory addresses
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	e01d      	b.n	8003c4c <ComputeBlackPercentage+0x64>
        uint16_t y = (p->data[i] & 0xFF00) >> 8;		    // address mask (MSB)
 8003c10:	4b1b      	ldr	r3, [pc, #108]	@ (8003c80 <ComputeBlackPercentage+0x98>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	3304      	adds	r3, #4
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	4413      	add	r3, r2
 8003c1c:	889b      	ldrh	r3, [r3, #4]
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	121b      	asrs	r3, r3, #8
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	817b      	strh	r3, [r7, #10]

        if (y < DEFAULT_BLACK_THRESHOLD) black_pixels++;
 8003c28:	897b      	ldrh	r3, [r7, #10]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fc fb84 	bl	8000338 <__aeabi_i2f>
 8003c30:	4603      	mov	r3, r0
 8003c32:	4914      	ldr	r1, [pc, #80]	@ (8003c84 <ComputeBlackPercentage+0x9c>)
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fc fd71 	bl	800071c <__aeabi_fcmplt>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <ComputeBlackPercentage+0x5e>
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	3301      	adds	r3, #1
 8003c44:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < total_pixels; i++) {			// increments by 2 because each pixel is saved in 2B memory addresses
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	3301      	adds	r3, #1
 8003c4a:	613b      	str	r3, [r7, #16]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d3dd      	bcc.n	8003c10 <ComputeBlackPercentage+0x28>
        // TODO - could improve speed if break after it already reaches max allowed black pixels

    }

    *result = (float)black_pixels / (float)total_pixels;
 8003c54:	6978      	ldr	r0, [r7, #20]
 8003c56:	f7fc fb6b 	bl	8000330 <__aeabi_ui2f>
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f7fc fb67 	bl	8000330 <__aeabi_ui2f>
 8003c62:	4603      	mov	r3, r0
 8003c64:	4619      	mov	r1, r3
 8003c66:	4620      	mov	r0, r4
 8003c68:	f7fc fc6e 	bl	8000548 <__aeabi_fdiv>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	461a      	mov	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	601a      	str	r2, [r3, #0]
}
 8003c74:	bf00      	nop
 8003c76:	371c      	adds	r7, #28
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd90      	pop	{r4, r7, pc}
 8003c7c:	20000250 	.word	0x20000250
 8003c80:	200003f8 	.word	0x200003f8
 8003c84:	3e4ccccd 	.word	0x3e4ccccd

08003c88 <CompressToJPEG>:

HAL_StatusTypeDef CompressToJPEG(uint8_t buffer_number, uint8_t quality, uint32_t *compressed_size, uint8_t *opcode)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08c      	sub	sp, #48	@ 0x30
 8003c8c:	af04      	add	r7, sp, #16
 8003c8e:	60ba      	str	r2, [r7, #8]
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	4603      	mov	r3, r0
 8003c94:	73fb      	strb	r3, [r7, #15]
 8003c96:	460b      	mov	r3, r1
 8003c98:	73bb      	strb	r3, [r7, #14]
	// Validate input parameters
	if (buffer_number >= NUM_BUFFERS || quality < 1 || quality > 3) {
 8003c9a:	7bfb      	ldrb	r3, [r7, #15]
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d805      	bhi.n	8003cac <CompressToJPEG+0x24>
 8003ca0:	7bbb      	ldrb	r3, [r7, #14]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d002      	beq.n	8003cac <CompressToJPEG+0x24>
 8003ca6:	7bbb      	ldrb	r3, [r7, #14]
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d901      	bls.n	8003cb0 <CompressToJPEG+0x28>
		return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e083      	b.n	8003db8 <CompressToJPEG+0x130>
	}

	// Pointer to raw image in external SRAM (YCbCr 4:2:2 format)
	p = raw_buffers[buffer_number];
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
 8003cb2:	4a43      	ldr	r2, [pc, #268]	@ (8003dc0 <CompressToJPEG+0x138>)
 8003cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb8:	4a42      	ldr	r2, [pc, #264]	@ (8003dc4 <CompressToJPEG+0x13c>)
 8003cba:	6013      	str	r3, [r2, #0]

	// Calculate available buffer size for compression
	// (Total SRAM from compressed photos - space already used)
	uint32_t available_buffer_size = 2 * (END_OF_MEMORY - (uint32_t)&current_compressed_address); 	// this is in bytes
 8003cbc:	4a42      	ldr	r2, [pc, #264]	@ (8003dc8 <CompressToJPEG+0x140>)
 8003cbe:	4b43      	ldr	r3, [pc, #268]	@ (8003dcc <CompressToJPEG+0x144>)
 8003cc0:	1a9b      	subs	r3, r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	61fb      	str	r3, [r7, #28]

	// TODO - If available_buffer_size is less than compressed size, we need to handle this. We need to return to start of space (FIFO)

	// Call JPEG encoder
	// Note: raw_data is in YCbCr 4:2:2 format, which tje_encode_to_memory expects
	int result = tje_encode_to_memory(
 8003cc6:	4b40      	ldr	r3, [pc, #256]	@ (8003dc8 <CompressToJPEG+0x140>)
 8003cc8:	6818      	ldr	r0, [r3, #0]
 8003cca:	7bba      	ldrb	r2, [r7, #14]
		compressed_size,
		quality,
		H,  // width = 640
		L,  // height = 480
		3,  // num_components = 3 for YCbCr
		(const unsigned char *)p->data			// TODO: Check this casting
 8003ccc:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc4 <CompressToJPEG+0x13c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	330c      	adds	r3, #12
	int result = tje_encode_to_memory(
 8003cd2:	9303      	str	r3, [sp, #12]
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	9302      	str	r3, [sp, #8]
 8003cd8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003cdc:	9301      	str	r3, [sp, #4]
 8003cde:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	69f9      	ldr	r1, [r7, #28]
 8003cea:	f7ff fd51 	bl	8003790 <tje_encode_to_memory>
 8003cee:	61b8      	str	r0, [r7, #24]
	);

	if (result == 0) {
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d104      	bne.n	8003d00 <CompressToJPEG+0x78>
		// Compression failed
		*compressed_size = 0;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]
		return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e05b      	b.n	8003db8 <CompressToJPEG+0x130>
	}

	uint16_t opcode0 = (opcode[1] << 8) | opcode[0];
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3301      	adds	r3, #1
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	b21b      	sxth	r3, r3
 8003d08:	021b      	lsls	r3, r3, #8
 8003d0a:	b21a      	sxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	b21b      	sxth	r3, r3
 8003d12:	4313      	orrs	r3, r2
 8003d14:	b21b      	sxth	r3, r3
 8003d16:	82fb      	strh	r3, [r7, #22]
	uint16_t opcode1 = (opcode[3] << 8) | opcode[2];
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3303      	adds	r3, #3
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b21b      	sxth	r3, r3
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	b21a      	sxth	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3302      	adds	r3, #2
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	b21b      	sxth	r3, r3
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b21b      	sxth	r3, r3
 8003d30:	82bb      	strh	r3, [r7, #20]

	// saves metadata before saving raw image
	compressed_metadata[current_compressed_index]->index     = current_compressed_index;
 8003d32:	4b27      	ldr	r3, [pc, #156]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	461a      	mov	r2, r3
 8003d38:	4b26      	ldr	r3, [pc, #152]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d3e:	4a24      	ldr	r2, [pc, #144]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d40:	7812      	ldrb	r2, [r2, #0]
 8003d42:	701a      	strb	r2, [r3, #0]
	compressed_metadata[current_compressed_index]->address   = current_compressed_address;
 8003d44:	4b22      	ldr	r3, [pc, #136]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	4b22      	ldr	r3, [pc, #136]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d50:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc8 <CompressToJPEG+0x140>)
 8003d52:	6812      	ldr	r2, [r2, #0]
 8003d54:	605a      	str	r2, [r3, #4]
	compressed_metadata[current_compressed_index]->size      = *compressed_size;
 8003d56:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	6812      	ldr	r2, [r2, #0]
 8003d66:	609a      	str	r2, [r3, #8]
	compressed_metadata[current_compressed_index]->timestamp = timestamp;
 8003d68:	4b19      	ldr	r3, [pc, #100]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	4b19      	ldr	r3, [pc, #100]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d74:	4a18      	ldr	r2, [pc, #96]	@ (8003dd8 <CompressToJPEG+0x150>)
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	60da      	str	r2, [r3, #12]
	compressed_metadata[current_compressed_index]->opcode[0] = opcode0;	// LSB
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	4b14      	ldr	r3, [pc, #80]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d86:	8afa      	ldrh	r2, [r7, #22]
 8003d88:	821a      	strh	r2, [r3, #16]
	compressed_metadata[current_compressed_index]->opcode[1] = opcode1;	// MSB
 8003d8a:	4b11      	ldr	r3, [pc, #68]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <CompressToJPEG+0x14c>)
 8003d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d96:	8aba      	ldrh	r2, [r7, #20]
 8003d98:	825a      	strh	r2, [r3, #18]

	// Update compressed photo buffer address for next compression
	current_compressed_address += *compressed_size; 		// Saves compressed photo in current write address
 8003d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc8 <CompressToJPEG+0x140>)
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	4413      	add	r3, r2
 8003da6:	4a08      	ldr	r2, [pc, #32]	@ (8003dc8 <CompressToJPEG+0x140>)
 8003da8:	6013      	str	r3, [r2, #0]
	current_compressed_index += 1;							// increments the memory pointer by one
 8003daa:	4b09      	ldr	r3, [pc, #36]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	3301      	adds	r3, #1
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	4b07      	ldr	r3, [pc, #28]	@ (8003dd0 <CompressToJPEG+0x148>)
 8003db4:	701a      	strb	r2, [r3, #0]

	return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3720      	adds	r7, #32
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	20000250 	.word	0x20000250
 8003dc4:	200003f8 	.word	0x200003f8
 8003dc8:	200003f0 	.word	0x200003f0
 8003dcc:	da2e27da 	.word	0xda2e27da
 8003dd0:	200003f4 	.word	0x200003f4
 8003dd4:	2000025c 	.word	0x2000025c
 8003dd8:	20000238 	.word	0x20000238

08003ddc <init_camera_buffers>:

void init_camera_buffers(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
	// Raw photo buffers
    raw_buffer_1 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS);
 8003de2:	4b25      	ldr	r3, [pc, #148]	@ (8003e78 <init_camera_buffers+0x9c>)
 8003de4:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8003de8:	601a      	str	r2, [r3, #0]
    raw_buffer_2 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS + RAW_PHOTO_SIZE);
 8003dea:	4b24      	ldr	r3, [pc, #144]	@ (8003e7c <init_camera_buffers+0xa0>)
 8003dec:	4a24      	ldr	r2, [pc, #144]	@ (8003e80 <init_camera_buffers+0xa4>)
 8003dee:	601a      	str	r2, [r3, #0]
    raw_buffer_3 = (raw_photo_t*)(RAW_PHOTO_BASE_ADDRESS + 2*RAW_PHOTO_SIZE);
 8003df0:	4b24      	ldr	r3, [pc, #144]	@ (8003e84 <init_camera_buffers+0xa8>)
 8003df2:	4a25      	ldr	r2, [pc, #148]	@ (8003e88 <init_camera_buffers+0xac>)
 8003df4:	601a      	str	r2, [r3, #0]

    raw_buffers[0] = raw_buffer_1;
 8003df6:	4b20      	ldr	r3, [pc, #128]	@ (8003e78 <init_camera_buffers+0x9c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a24      	ldr	r2, [pc, #144]	@ (8003e8c <init_camera_buffers+0xb0>)
 8003dfc:	6013      	str	r3, [r2, #0]
    raw_buffers[1] = raw_buffer_2;
 8003dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8003e7c <init_camera_buffers+0xa0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a22      	ldr	r2, [pc, #136]	@ (8003e8c <init_camera_buffers+0xb0>)
 8003e04:	6053      	str	r3, [r2, #4]
    raw_buffers[2] = raw_buffer_3;
 8003e06:	4b1f      	ldr	r3, [pc, #124]	@ (8003e84 <init_camera_buffers+0xa8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a20      	ldr	r2, [pc, #128]	@ (8003e8c <init_camera_buffers+0xb0>)
 8003e0c:	6093      	str	r3, [r2, #8]

    // compressed metadata buffer - SRAM
    for (int i = 0; i < MAX_COMPRESSED_PICS; i++) {
 8003e0e:	2300      	movs	r3, #0
 8003e10:	607b      	str	r3, [r7, #4]
 8003e12:	e00f      	b.n	8003e34 <init_camera_buffers+0x58>
		compressed_metadata[i] = (compressed_metadata_t*)(COMPRESSED_METADATA_BASE_ADDR + i * sizeof(compressed_metadata_t));
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	461a      	mov	r2, r3
 8003e20:	4b1b      	ldr	r3, [pc, #108]	@ (8003e90 <init_camera_buffers+0xb4>)
 8003e22:	4413      	add	r3, r2
 8003e24:	4619      	mov	r1, r3
 8003e26:	4a1b      	ldr	r2, [pc, #108]	@ (8003e94 <init_camera_buffers+0xb8>)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_COMPRESSED_PICS; i++) {
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3301      	adds	r3, #1
 8003e32:	607b      	str	r3, [r7, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b63      	cmp	r3, #99	@ 0x63
 8003e38:	d9ec      	bls.n	8003e14 <init_camera_buffers+0x38>
	}

    compressed_photo_space = (uint16_t*)( COMPRESSED_METADATA_BASE_ADDR + MAX_COMPRESSED_PICS * sizeof(compressed_metadata_t) );
 8003e3a:	4b17      	ldr	r3, [pc, #92]	@ (8003e98 <init_camera_buffers+0xbc>)
 8003e3c:	4a17      	ldr	r2, [pc, #92]	@ (8003e9c <init_camera_buffers+0xc0>)
 8003e3e:	601a      	str	r2, [r3, #0]
    current_compressed_address = &compressed_photo_space[0];
 8003e40:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <init_camera_buffers+0xbc>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a16      	ldr	r2, [pc, #88]	@ (8003ea0 <init_camera_buffers+0xc4>)
 8003e46:	6013      	str	r3, [r2, #0]
    current_compressed_index = 0;
 8003e48:	4b16      	ldr	r3, [pc, #88]	@ (8003ea4 <init_camera_buffers+0xc8>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	701a      	strb	r2, [r3, #0]

    // TX buffer for Payload response to LS-02
    for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8003e4e:	2300      	movs	r3, #0
 8003e50:	603b      	str	r3, [r7, #0]
 8003e52:	e007      	b.n	8003e64 <init_camera_buffers+0x88>
    	tx_buffer[i] = 0;
 8003e54:	4a14      	ldr	r2, [pc, #80]	@ (8003ea8 <init_camera_buffers+0xcc>)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	4413      	add	r3, r2
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
    for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b76      	cmp	r3, #118	@ 0x76
 8003e68:	d9f4      	bls.n	8003e54 <init_camera_buffers+0x78>

    // TODO - See if FRAM needs to be initialized or just treated as an SPI interface

}
 8003e6a:	bf00      	nop
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20000244 	.word	0x20000244
 8003e7c:	20000248 	.word	0x20000248
 8003e80:	6009600a 	.word	0x6009600a
 8003e84:	2000024c 	.word	0x2000024c
 8003e88:	6012c00a 	.word	0x6012c00a
 8003e8c:	20000250 	.word	0x20000250
 8003e90:	601c200a 	.word	0x601c200a
 8003e94:	2000025c 	.word	0x2000025c
 8003e98:	200003ec 	.word	0x200003ec
 8003e9c:	601c27da 	.word	0x601c27da
 8003ea0:	200003f0 	.word	0x200003f0
 8003ea4:	200003f4 	.word	0x200003f4
 8003ea8:	200001b8 	.word	0x200001b8

08003eac <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003eb0:	4b13      	ldr	r3, [pc, #76]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003eb2:	4a14      	ldr	r2, [pc, #80]	@ (8003f04 <MX_SPI2_Init+0x58>)
 8003eb4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003eb6:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003eb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ebc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003ebe:	4b10      	ldr	r3, [pc, #64]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003eca:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ecc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003ed0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	61da      	str	r2, [r3, #28]
  hspi2.Init.TIMode = SPI_TIMODE_ENABLE;
 8003ed8:	4b09      	ldr	r3, [pc, #36]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003eda:	2210      	movs	r2, #16
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ede:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003ee6:	220a      	movs	r2, #10
 8003ee8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003eea:	4805      	ldr	r0, [pc, #20]	@ (8003f00 <MX_SPI2_Init+0x54>)
 8003eec:	f003 f864 	bl	8006fb8 <HAL_SPI_Init>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
 8003ef6:	f7fd fe4d 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003efa:	bf00      	nop
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	20000404 	.word	0x20000404
 8003f04:	40003800 	.word	0x40003800

08003f08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	@ 0x28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	f107 0314 	add.w	r3, r7, #20
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	60da      	str	r2, [r3, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <HAL_SPI_MspInit+0x84>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d12c      	bne.n	8003f84 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	4b18      	ldr	r3, [pc, #96]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	4a17      	ldr	r2, [pc, #92]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f3a:	4b15      	ldr	r3, [pc, #84]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	4b11      	ldr	r3, [pc, #68]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4e:	4a10      	ldr	r2, [pc, #64]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f50:	f043 0302 	orr.w	r3, r3, #2
 8003f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f56:	4b0e      	ldr	r3, [pc, #56]	@ (8003f90 <HAL_SPI_MspInit+0x88>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	60fb      	str	r3, [r7, #12]
 8003f60:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = CS_N_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 8003f62:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f68:	2302      	movs	r3, #2
 8003f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f70:	2303      	movs	r3, #3
 8003f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f74:	2305      	movs	r3, #5
 8003f76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f78:	f107 0314 	add.w	r3, r7, #20
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4805      	ldr	r0, [pc, #20]	@ (8003f94 <HAL_SPI_MspInit+0x8c>)
 8003f80:	f002 f886 	bl	8006090 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003f84:	bf00      	nop
 8003f86:	3728      	adds	r7, #40	@ 0x28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40003800 	.word	0x40003800
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40020400 	.word	0x40020400

08003f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	607b      	str	r3, [r7, #4]
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fae:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fb6:	607b      	str	r3, [r7, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	4a07      	ldr	r2, [pc, #28]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_MspInit+0x48>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr
 8003fe0:	40023800 	.word	0x40023800

08003fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fe8:	bf00      	nop
 8003fea:	e7fd      	b.n	8003fe8 <NMI_Handler+0x4>

08003fec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ff0:	bf00      	nop
 8003ff2:	e7fd      	b.n	8003ff0 <HardFault_Handler+0x4>

08003ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ff8:	bf00      	nop
 8003ffa:	e7fd      	b.n	8003ff8 <MemManage_Handler+0x4>

08003ffc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004000:	bf00      	nop
 8004002:	e7fd      	b.n	8004000 <BusFault_Handler+0x4>

08004004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004008:	bf00      	nop
 800400a:	e7fd      	b.n	8004008 <UsageFault_Handler+0x4>

0800400c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	bc80      	pop	{r7}
 8004016:	4770      	bx	lr

08004018 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800401c:	bf00      	nop
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004028:	bf00      	nop
 800402a:	46bd      	mov	sp, r7
 800402c:	bc80      	pop	{r7}
 800402e:	4770      	bx	lr

08004030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004034:	f000 fb3e 	bl	80046b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004038:	bf00      	nop
 800403a:	bd80      	pop	{r7, pc}

0800403c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  return 1;
 8004040:	2301      	movs	r3, #1
}
 8004042:	4618      	mov	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	bc80      	pop	{r7}
 8004048:	4770      	bx	lr

0800404a <_kill>:

int _kill(int pid, int sig)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004054:	f004 f9a2 	bl	800839c <__errno>
 8004058:	4603      	mov	r3, r0
 800405a:	2216      	movs	r2, #22
 800405c:	601a      	str	r2, [r3, #0]
  return -1;
 800405e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <_exit>:

void _exit (int status)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004072:	f04f 31ff 	mov.w	r1, #4294967295
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7ff ffe7 	bl	800404a <_kill>
  while (1) {}    /* Make sure we hang here */
 800407c:	bf00      	nop
 800407e:	e7fd      	b.n	800407c <_exit+0x12>

08004080 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	e00a      	b.n	80040a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004092:	f3af 8000 	nop.w
 8004096:	4601      	mov	r1, r0
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	60ba      	str	r2, [r7, #8]
 800409e:	b2ca      	uxtb	r2, r1
 80040a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	3301      	adds	r3, #1
 80040a6:	617b      	str	r3, [r7, #20]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	dbf0      	blt.n	8004092 <_read+0x12>
  }

  return len;
 80040b0:	687b      	ldr	r3, [r7, #4]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b086      	sub	sp, #24
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
 80040ca:	e009      	b.n	80040e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	60ba      	str	r2, [r7, #8]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	3301      	adds	r3, #1
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	dbf1      	blt.n	80040cc <_write+0x12>
  }
  return len;
 80040e8:	687b      	ldr	r3, [r7, #4]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <_close>:

int _close(int file)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b083      	sub	sp, #12
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040fe:	4618      	mov	r0, r3
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004118:	605a      	str	r2, [r3, #4]
  return 0;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	bc80      	pop	{r7}
 8004124:	4770      	bx	lr

08004126 <_isatty>:

int _isatty(int file)
{
 8004126:	b480      	push	{r7}
 8004128:	b083      	sub	sp, #12
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800412e:	2301      	movs	r3, #1
}
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	bc80      	pop	{r7}
 8004138:	4770      	bx	lr

0800413a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800413a:	b480      	push	{r7}
 800413c:	b085      	sub	sp, #20
 800413e:	af00      	add	r7, sp, #0
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	bc80      	pop	{r7}
 8004150:	4770      	bx	lr
	...

08004154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800415c:	4a14      	ldr	r2, [pc, #80]	@ (80041b0 <_sbrk+0x5c>)
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <_sbrk+0x60>)
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004168:	4b13      	ldr	r3, [pc, #76]	@ (80041b8 <_sbrk+0x64>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d102      	bne.n	8004176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004170:	4b11      	ldr	r3, [pc, #68]	@ (80041b8 <_sbrk+0x64>)
 8004172:	4a12      	ldr	r2, [pc, #72]	@ (80041bc <_sbrk+0x68>)
 8004174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <_sbrk+0x64>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4413      	add	r3, r2
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	429a      	cmp	r2, r3
 8004182:	d207      	bcs.n	8004194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004184:	f004 f90a 	bl	800839c <__errno>
 8004188:	4603      	mov	r3, r0
 800418a:	220c      	movs	r2, #12
 800418c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800418e:	f04f 33ff 	mov.w	r3, #4294967295
 8004192:	e009      	b.n	80041a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004194:	4b08      	ldr	r3, [pc, #32]	@ (80041b8 <_sbrk+0x64>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800419a:	4b07      	ldr	r3, [pc, #28]	@ (80041b8 <_sbrk+0x64>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4413      	add	r3, r2
 80041a2:	4a05      	ldr	r2, [pc, #20]	@ (80041b8 <_sbrk+0x64>)
 80041a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041a6:	68fb      	ldr	r3, [r7, #12]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20020000 	.word	0x20020000
 80041b4:	00000400 	.word	0x00000400
 80041b8:	2000045c 	.word	0x2000045c
 80041bc:	200006d0 	.word	0x200006d0

080041c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041c4:	bf00      	nop
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr

080041cc <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80041d2:	1d3b      	adds	r3, r7, #4
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	611a      	str	r2, [r3, #16]
 80041e0:	615a      	str	r2, [r3, #20]
 80041e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80041e4:	4b1d      	ldr	r3, [pc, #116]	@ (800425c <MX_TIM11_Init+0x90>)
 80041e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004260 <MX_TIM11_Init+0x94>)
 80041e8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 2;
 80041ea:	4b1c      	ldr	r3, [pc, #112]	@ (800425c <MX_TIM11_Init+0x90>)
 80041ec:	2202      	movs	r2, #2
 80041ee:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041f0:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <MX_TIM11_Init+0x90>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1;
 80041f6:	4b19      	ldr	r3, [pc, #100]	@ (800425c <MX_TIM11_Init+0x90>)
 80041f8:	2201      	movs	r2, #1
 80041fa:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041fc:	4b17      	ldr	r3, [pc, #92]	@ (800425c <MX_TIM11_Init+0x90>)
 80041fe:	2200      	movs	r2, #0
 8004200:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004202:	4b16      	ldr	r3, [pc, #88]	@ (800425c <MX_TIM11_Init+0x90>)
 8004204:	2200      	movs	r2, #0
 8004206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8004208:	4814      	ldr	r0, [pc, #80]	@ (800425c <MX_TIM11_Init+0x90>)
 800420a:	f002 ffab 	bl	8007164 <HAL_TIM_Base_Init>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 8004214:	f7fd fcbe 	bl	8001b94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8004218:	4810      	ldr	r0, [pc, #64]	@ (800425c <MX_TIM11_Init+0x90>)
 800421a:	f002 fff2 	bl	8007202 <HAL_TIM_PWM_Init>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 8004224:	f7fd fcb6 	bl	8001b94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004228:	2360      	movs	r3, #96	@ 0x60
 800422a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004238:	1d3b      	adds	r3, r7, #4
 800423a:	2200      	movs	r2, #0
 800423c:	4619      	mov	r1, r3
 800423e:	4807      	ldr	r0, [pc, #28]	@ (800425c <MX_TIM11_Init+0x90>)
 8004240:	f003 f900 	bl	8007444 <HAL_TIM_PWM_ConfigChannel>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 800424a:	f7fd fca3 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800424e:	4803      	ldr	r0, [pc, #12]	@ (800425c <MX_TIM11_Init+0x90>)
 8004250:	f000 f828 	bl	80042a4 <HAL_TIM_MspPostInit>

}
 8004254:	bf00      	nop
 8004256:	3720      	adds	r7, #32
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	20000460 	.word	0x20000460
 8004260:	40014800 	.word	0x40014800

08004264 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a0a      	ldr	r2, [pc, #40]	@ (800429c <HAL_TIM_Base_MspInit+0x38>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d10d      	bne.n	8004292 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <HAL_TIM_Base_MspInit+0x3c>)
 800427c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427e:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <HAL_TIM_Base_MspInit+0x3c>)
 8004280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004284:	6453      	str	r3, [r2, #68]	@ 0x44
 8004286:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <HAL_TIM_Base_MspInit+0x3c>)
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8004292:	bf00      	nop
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr
 800429c:	40014800 	.word	0x40014800
 80042a0:	40023800 	.word	0x40023800

080042a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ac:	f107 030c 	add.w	r3, r7, #12
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	605a      	str	r2, [r3, #4]
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	60da      	str	r2, [r3, #12]
 80042ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a12      	ldr	r2, [pc, #72]	@ (800430c <HAL_TIM_MspPostInit+0x68>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d11d      	bne.n	8004302 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	4b11      	ldr	r3, [pc, #68]	@ (8004310 <HAL_TIM_MspPostInit+0x6c>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	4a10      	ldr	r2, [pc, #64]	@ (8004310 <HAL_TIM_MspPostInit+0x6c>)
 80042d0:	f043 0320 	orr.w	r3, r3, #32
 80042d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004310 <HAL_TIM_MspPostInit+0x6c>)
 80042d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	60bb      	str	r3, [r7, #8]
 80042e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PF7     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80042e2:	2380      	movs	r3, #128	@ 0x80
 80042e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e6:	2302      	movs	r3, #2
 80042e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80042f2:	2303      	movs	r3, #3
 80042f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042f6:	f107 030c 	add.w	r3, r7, #12
 80042fa:	4619      	mov	r1, r3
 80042fc:	4805      	ldr	r0, [pc, #20]	@ (8004314 <HAL_TIM_MspPostInit+0x70>)
 80042fe:	f001 fec7 	bl	8006090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8004302:	bf00      	nop
 8004304:	3720      	adds	r7, #32
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40014800 	.word	0x40014800
 8004310:	40023800 	.word	0x40023800
 8004314:	40021400 	.word	0x40021400

08004318 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800431c:	4b11      	ldr	r3, [pc, #68]	@ (8004364 <MX_UART4_Init+0x4c>)
 800431e:	4a12      	ldr	r2, [pc, #72]	@ (8004368 <MX_UART4_Init+0x50>)
 8004320:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004322:	4b10      	ldr	r3, [pc, #64]	@ (8004364 <MX_UART4_Init+0x4c>)
 8004324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004328:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800432a:	4b0e      	ldr	r3, [pc, #56]	@ (8004364 <MX_UART4_Init+0x4c>)
 800432c:	2200      	movs	r2, #0
 800432e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004330:	4b0c      	ldr	r3, [pc, #48]	@ (8004364 <MX_UART4_Init+0x4c>)
 8004332:	2200      	movs	r2, #0
 8004334:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004336:	4b0b      	ldr	r3, [pc, #44]	@ (8004364 <MX_UART4_Init+0x4c>)
 8004338:	2200      	movs	r2, #0
 800433a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800433c:	4b09      	ldr	r3, [pc, #36]	@ (8004364 <MX_UART4_Init+0x4c>)
 800433e:	220c      	movs	r2, #12
 8004340:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004342:	4b08      	ldr	r3, [pc, #32]	@ (8004364 <MX_UART4_Init+0x4c>)
 8004344:	2200      	movs	r2, #0
 8004346:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004348:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <MX_UART4_Init+0x4c>)
 800434a:	2200      	movs	r2, #0
 800434c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800434e:	4805      	ldr	r0, [pc, #20]	@ (8004364 <MX_UART4_Init+0x4c>)
 8004350:	f003 fbb4 	bl	8007abc <HAL_UART_Init>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800435a:	f7fd fc1b 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800435e:	bf00      	nop
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	200004a8 	.word	0x200004a8
 8004368:	40004c00 	.word	0x40004c00

0800436c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004370:	4b11      	ldr	r3, [pc, #68]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004372:	4a12      	ldr	r2, [pc, #72]	@ (80043bc <MX_UART5_Init+0x50>)
 8004374:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8004376:	4b10      	ldr	r3, [pc, #64]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004378:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800437c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800437e:	4b0e      	ldr	r3, [pc, #56]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004380:	2200      	movs	r2, #0
 8004382:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004384:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004386:	2200      	movs	r2, #0
 8004388:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800438a:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <MX_UART5_Init+0x4c>)
 800438c:	2200      	movs	r2, #0
 800438e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004390:	4b09      	ldr	r3, [pc, #36]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004392:	220c      	movs	r2, #12
 8004394:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004396:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <MX_UART5_Init+0x4c>)
 8004398:	2200      	movs	r2, #0
 800439a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800439c:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <MX_UART5_Init+0x4c>)
 800439e:	2200      	movs	r2, #0
 80043a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80043a2:	4805      	ldr	r0, [pc, #20]	@ (80043b8 <MX_UART5_Init+0x4c>)
 80043a4:	f003 fb8a 	bl	8007abc <HAL_UART_Init>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80043ae:	f7fd fbf1 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	200004f0 	.word	0x200004f0
 80043bc:	40005000 	.word	0x40005000

080043c0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80043c4:	4b11      	ldr	r3, [pc, #68]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043c6:	4a12      	ldr	r2, [pc, #72]	@ (8004410 <MX_USART1_UART_Init+0x50>)
 80043c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80043ca:	4b10      	ldr	r3, [pc, #64]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043d2:	4b0e      	ldr	r3, [pc, #56]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80043d8:	4b0c      	ldr	r3, [pc, #48]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043da:	2200      	movs	r2, #0
 80043dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043de:	4b0b      	ldr	r3, [pc, #44]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043e4:	4b09      	ldr	r3, [pc, #36]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043e6:	220c      	movs	r2, #12
 80043e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ea:	4b08      	ldr	r3, [pc, #32]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043f0:	4b06      	ldr	r3, [pc, #24]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043f6:	4805      	ldr	r0, [pc, #20]	@ (800440c <MX_USART1_UART_Init+0x4c>)
 80043f8:	f003 fb60 	bl	8007abc <HAL_UART_Init>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004402:	f7fd fbc7 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004406:	bf00      	nop
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	20000538 	.word	0x20000538
 8004410:	40011000 	.word	0x40011000

08004414 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b08e      	sub	sp, #56	@ 0x38
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800441c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	605a      	str	r2, [r3, #4]
 8004426:	609a      	str	r2, [r3, #8]
 8004428:	60da      	str	r2, [r3, #12]
 800442a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a5b      	ldr	r2, [pc, #364]	@ (80045a0 <HAL_UART_MspInit+0x18c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d12c      	bne.n	8004490 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004436:	2300      	movs	r3, #0
 8004438:	623b      	str	r3, [r7, #32]
 800443a:	4b5a      	ldr	r3, [pc, #360]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	4a59      	ldr	r2, [pc, #356]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004440:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004444:	6413      	str	r3, [r2, #64]	@ 0x40
 8004446:	4b57      	ldr	r3, [pc, #348]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800444e:	623b      	str	r3, [r7, #32]
 8004450:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004452:	2300      	movs	r3, #0
 8004454:	61fb      	str	r3, [r7, #28]
 8004456:	4b53      	ldr	r3, [pc, #332]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	4a52      	ldr	r2, [pc, #328]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	6313      	str	r3, [r2, #48]	@ 0x30
 8004462:	4b50      	ldr	r3, [pc, #320]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	61fb      	str	r3, [r7, #28]
 800446c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = DEB_UART_TX_Pin|DEB_UART_RX_Pin;
 800446e:	2303      	movs	r3, #3
 8004470:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004472:	2302      	movs	r3, #2
 8004474:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004476:	2301      	movs	r3, #1
 8004478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800447a:	2303      	movs	r3, #3
 800447c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800447e:	2308      	movs	r3, #8
 8004480:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004482:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004486:	4619      	mov	r1, r3
 8004488:	4847      	ldr	r0, [pc, #284]	@ (80045a8 <HAL_UART_MspInit+0x194>)
 800448a:	f001 fe01 	bl	8006090 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800448e:	e082      	b.n	8004596 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==UART5)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a45      	ldr	r2, [pc, #276]	@ (80045ac <HAL_UART_MspInit+0x198>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d14b      	bne.n	8004532 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_UART5_CLK_ENABLE();
 800449a:	2300      	movs	r3, #0
 800449c:	61bb      	str	r3, [r7, #24]
 800449e:	4b41      	ldr	r3, [pc, #260]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	4a40      	ldr	r2, [pc, #256]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80044aa:	4b3e      	ldr	r3, [pc, #248]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b2:	61bb      	str	r3, [r7, #24]
 80044b4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044b6:	2300      	movs	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]
 80044ba:	4b3a      	ldr	r3, [pc, #232]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044be:	4a39      	ldr	r2, [pc, #228]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044c0:	f043 0304 	orr.w	r3, r3, #4
 80044c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80044c6:	4b37      	ldr	r3, [pc, #220]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	4b33      	ldr	r3, [pc, #204]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044da:	4a32      	ldr	r2, [pc, #200]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044dc:	f043 0308 	orr.w	r3, r3, #8
 80044e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044e2:	4b30      	ldr	r3, [pc, #192]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = UART_TX_Pin;
 80044ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f4:	2302      	movs	r3, #2
 80044f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044f8:	2301      	movs	r3, #1
 80044fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044fc:	2303      	movs	r3, #3
 80044fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004500:	2308      	movs	r3, #8
 8004502:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 8004504:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004508:	4619      	mov	r1, r3
 800450a:	4829      	ldr	r0, [pc, #164]	@ (80045b0 <HAL_UART_MspInit+0x19c>)
 800450c:	f001 fdc0 	bl	8006090 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART_RX_Pin;
 8004510:	2304      	movs	r3, #4
 8004512:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004514:	2302      	movs	r3, #2
 8004516:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004518:	2301      	movs	r3, #1
 800451a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800451c:	2303      	movs	r3, #3
 800451e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004520:	2308      	movs	r3, #8
 8004522:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8004524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004528:	4619      	mov	r1, r3
 800452a:	4822      	ldr	r0, [pc, #136]	@ (80045b4 <HAL_UART_MspInit+0x1a0>)
 800452c:	f001 fdb0 	bl	8006090 <HAL_GPIO_Init>
}
 8004530:	e031      	b.n	8004596 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART1)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a20      	ldr	r2, [pc, #128]	@ (80045b8 <HAL_UART_MspInit+0x1a4>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d12c      	bne.n	8004596 <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART1_CLK_ENABLE();
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	4b18      	ldr	r3, [pc, #96]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004544:	4a17      	ldr	r2, [pc, #92]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004546:	f043 0310 	orr.w	r3, r3, #16
 800454a:	6453      	str	r3, [r2, #68]	@ 0x44
 800454c:	4b15      	ldr	r3, [pc, #84]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 800454e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004550:	f003 0310 	and.w	r3, r3, #16
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004558:	2300      	movs	r3, #0
 800455a:	60bb      	str	r3, [r7, #8]
 800455c:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 800455e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004560:	4a10      	ldr	r2, [pc, #64]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 8004562:	f043 0301 	orr.w	r3, r3, #1
 8004566:	6313      	str	r3, [r2, #48]	@ 0x30
 8004568:	4b0e      	ldr	r3, [pc, #56]	@ (80045a4 <HAL_UART_MspInit+0x190>)
 800456a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8004574:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004578:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457a:	2302      	movs	r3, #2
 800457c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	2300      	movs	r3, #0
 8004580:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004582:	2303      	movs	r3, #3
 8004584:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004586:	2307      	movs	r3, #7
 8004588:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800458a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800458e:	4619      	mov	r1, r3
 8004590:	4805      	ldr	r0, [pc, #20]	@ (80045a8 <HAL_UART_MspInit+0x194>)
 8004592:	f001 fd7d 	bl	8006090 <HAL_GPIO_Init>
}
 8004596:	bf00      	nop
 8004598:	3738      	adds	r7, #56	@ 0x38
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40004c00 	.word	0x40004c00
 80045a4:	40023800 	.word	0x40023800
 80045a8:	40020000 	.word	0x40020000
 80045ac:	40005000 	.word	0x40005000
 80045b0:	40020800 	.word	0x40020800
 80045b4:	40020c00 	.word	0x40020c00
 80045b8:	40011000 	.word	0x40011000

080045bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80045bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80045f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80045c0:	f7ff fdfe 	bl	80041c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045c4:	480c      	ldr	r0, [pc, #48]	@ (80045f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80045c6:	490d      	ldr	r1, [pc, #52]	@ (80045fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80045c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004600 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80045ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045cc:	e002      	b.n	80045d4 <LoopCopyDataInit>

080045ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045d2:	3304      	adds	r3, #4

080045d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045d8:	d3f9      	bcc.n	80045ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045da:	4a0a      	ldr	r2, [pc, #40]	@ (8004604 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80045dc:	4c0a      	ldr	r4, [pc, #40]	@ (8004608 <LoopFillZerobss+0x22>)
  movs r3, #0
 80045de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045e0:	e001      	b.n	80045e6 <LoopFillZerobss>

080045e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045e4:	3204      	adds	r2, #4

080045e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045e8:	d3fb      	bcc.n	80045e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80045ea:	f003 fedd 	bl	80083a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045ee:	f7fd fa0b 	bl	8001a08 <main>
  bx  lr    
 80045f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80045f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80045f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045fc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8004600:	08009f14 	.word	0x08009f14
  ldr r2, =_sbss
 8004604:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004608:	200006d0 	.word	0x200006d0

0800460c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800460c:	e7fe      	b.n	800460c <ADC_IRQHandler>
	...

08004610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004614:	4b0e      	ldr	r3, [pc, #56]	@ (8004650 <HAL_Init+0x40>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0d      	ldr	r2, [pc, #52]	@ (8004650 <HAL_Init+0x40>)
 800461a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800461e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8004620:	4b0b      	ldr	r3, [pc, #44]	@ (8004650 <HAL_Init+0x40>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a0a      	ldr	r2, [pc, #40]	@ (8004650 <HAL_Init+0x40>)
 8004626:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800462a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800462c:	4b08      	ldr	r3, [pc, #32]	@ (8004650 <HAL_Init+0x40>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a07      	ldr	r2, [pc, #28]	@ (8004650 <HAL_Init+0x40>)
 8004632:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004638:	2003      	movs	r0, #3
 800463a:	f000 f907 	bl	800484c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800463e:	200f      	movs	r0, #15
 8004640:	f000 f808 	bl	8004654 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004644:	f7ff fca8 	bl	8003f98 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40023c00 	.word	0x40023c00

08004654 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800465c:	4b12      	ldr	r3, [pc, #72]	@ (80046a8 <HAL_InitTick+0x54>)
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	4b12      	ldr	r3, [pc, #72]	@ (80046ac <HAL_InitTick+0x58>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	4619      	mov	r1, r3
 8004666:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800466a:	fbb3 f3f1 	udiv	r3, r3, r1
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	4618      	mov	r0, r3
 8004674:	f000 f911 	bl	800489a <HAL_SYSTICK_Config>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e00e      	b.n	80046a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b0f      	cmp	r3, #15
 8004686:	d80a      	bhi.n	800469e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004688:	2200      	movs	r2, #0
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	f04f 30ff 	mov.w	r0, #4294967295
 8004690:	f000 f8e7 	bl	8004862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004694:	4a06      	ldr	r2, [pc, #24]	@ (80046b0 <HAL_InitTick+0x5c>)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	e000      	b.n	80046a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	20000000 	.word	0x20000000
 80046ac:	20000008 	.word	0x20000008
 80046b0:	20000004 	.word	0x20000004

080046b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046b8:	4b05      	ldr	r3, [pc, #20]	@ (80046d0 <HAL_IncTick+0x1c>)
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	461a      	mov	r2, r3
 80046be:	4b05      	ldr	r3, [pc, #20]	@ (80046d4 <HAL_IncTick+0x20>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4413      	add	r3, r2
 80046c4:	4a03      	ldr	r2, [pc, #12]	@ (80046d4 <HAL_IncTick+0x20>)
 80046c6:	6013      	str	r3, [r2, #0]
}
 80046c8:	bf00      	nop
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bc80      	pop	{r7}
 80046ce:	4770      	bx	lr
 80046d0:	20000008 	.word	0x20000008
 80046d4:	20000580 	.word	0x20000580

080046d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  return uwTick;
 80046dc:	4b02      	ldr	r3, [pc, #8]	@ (80046e8 <HAL_GetTick+0x10>)
 80046de:	681b      	ldr	r3, [r3, #0]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr
 80046e8:	20000580 	.word	0x20000580

080046ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004730 <__NVIC_SetPriorityGrouping+0x44>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004708:	4013      	ands	r3, r2
 800470a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004714:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800471c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800471e:	4a04      	ldr	r2, [pc, #16]	@ (8004730 <__NVIC_SetPriorityGrouping+0x44>)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	60d3      	str	r3, [r2, #12]
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	e000ed00 	.word	0xe000ed00

08004734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004738:	4b04      	ldr	r3, [pc, #16]	@ (800474c <__NVIC_GetPriorityGrouping+0x18>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	0a1b      	lsrs	r3, r3, #8
 800473e:	f003 0307 	and.w	r3, r3, #7
}
 8004742:	4618      	mov	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	bc80      	pop	{r7}
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	e000ed00 	.word	0xe000ed00

08004750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	6039      	str	r1, [r7, #0]
 800475a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800475c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004760:	2b00      	cmp	r3, #0
 8004762:	db0a      	blt.n	800477a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	b2da      	uxtb	r2, r3
 8004768:	490c      	ldr	r1, [pc, #48]	@ (800479c <__NVIC_SetPriority+0x4c>)
 800476a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476e:	0112      	lsls	r2, r2, #4
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	440b      	add	r3, r1
 8004774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004778:	e00a      	b.n	8004790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4908      	ldr	r1, [pc, #32]	@ (80047a0 <__NVIC_SetPriority+0x50>)
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	f003 030f 	and.w	r3, r3, #15
 8004786:	3b04      	subs	r3, #4
 8004788:	0112      	lsls	r2, r2, #4
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	440b      	add	r3, r1
 800478e:	761a      	strb	r2, [r3, #24]
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	bc80      	pop	{r7}
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	e000e100 	.word	0xe000e100
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b089      	sub	sp, #36	@ 0x24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	f1c3 0307 	rsb	r3, r3, #7
 80047be:	2b04      	cmp	r3, #4
 80047c0:	bf28      	it	cs
 80047c2:	2304      	movcs	r3, #4
 80047c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3304      	adds	r3, #4
 80047ca:	2b06      	cmp	r3, #6
 80047cc:	d902      	bls.n	80047d4 <NVIC_EncodePriority+0x30>
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	3b03      	subs	r3, #3
 80047d2:	e000      	b.n	80047d6 <NVIC_EncodePriority+0x32>
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d8:	f04f 32ff 	mov.w	r2, #4294967295
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43da      	mvns	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	401a      	ands	r2, r3
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047ec:	f04f 31ff 	mov.w	r1, #4294967295
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	43d9      	mvns	r1, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047fc:	4313      	orrs	r3, r2
         );
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3724      	adds	r7, #36	@ 0x24
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr

08004808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	3b01      	subs	r3, #1
 8004814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004818:	d301      	bcc.n	800481e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800481a:	2301      	movs	r3, #1
 800481c:	e00f      	b.n	800483e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800481e:	4a0a      	ldr	r2, [pc, #40]	@ (8004848 <SysTick_Config+0x40>)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3b01      	subs	r3, #1
 8004824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004826:	210f      	movs	r1, #15
 8004828:	f04f 30ff 	mov.w	r0, #4294967295
 800482c:	f7ff ff90 	bl	8004750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004830:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <SysTick_Config+0x40>)
 8004832:	2200      	movs	r2, #0
 8004834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004836:	4b04      	ldr	r3, [pc, #16]	@ (8004848 <SysTick_Config+0x40>)
 8004838:	2207      	movs	r2, #7
 800483a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	e000e010 	.word	0xe000e010

0800484c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff ff49 	bl	80046ec <__NVIC_SetPriorityGrouping>
}
 800485a:	bf00      	nop
 800485c:	3708      	adds	r7, #8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004862:	b580      	push	{r7, lr}
 8004864:	b086      	sub	sp, #24
 8004866:	af00      	add	r7, sp, #0
 8004868:	4603      	mov	r3, r0
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	607a      	str	r2, [r7, #4]
 800486e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004870:	2300      	movs	r3, #0
 8004872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004874:	f7ff ff5e 	bl	8004734 <__NVIC_GetPriorityGrouping>
 8004878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	68b9      	ldr	r1, [r7, #8]
 800487e:	6978      	ldr	r0, [r7, #20]
 8004880:	f7ff ff90 	bl	80047a4 <NVIC_EncodePriority>
 8004884:	4602      	mov	r2, r0
 8004886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800488a:	4611      	mov	r1, r2
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff ff5f 	bl	8004750 <__NVIC_SetPriority>
}
 8004892:	bf00      	nop
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b082      	sub	sp, #8
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7ff ffb0 	bl	8004808 <SysTick_Config>
 80048a8:	4603      	mov	r3, r0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e058      	b.n	8004976 <HAL_DCMI_Init+0xc4>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d102      	bne.n	80048d6 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f7fc fcd3 	bl	800127c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2202      	movs	r2, #2
 80048da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6812      	ldr	r2, [r2, #0]
 80048e8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80048ec:	f023 0308 	bic.w	r3, r3, #8
 80048f0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6819      	ldr	r1, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004906:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8004912:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800491e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b10      	cmp	r3, #16
 800492e:	d112      	bne.n	8004956 <HAL_DCMI_Init+0xa4>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	7f1b      	ldrb	r3, [r3, #28]
 8004934:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	7f5b      	ldrb	r3, [r3, #29]
 800493a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800493c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	7f9b      	ldrb	r3, [r3, #30]
 8004942:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004944:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	7fdb      	ldrb	r3, [r3, #31]
 800494c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8004952:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004954:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 021e 	orr.w	r2, r2, #30
 8004964:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b088      	sub	sp, #32
 8004984:	af02      	add	r7, sp, #8
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
 800498c:	603b      	str	r3, [r7, #0]
  uint32_t tmp_length = Length;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_DCMI_Start_DMA+0x20>
 800499c:	2302      	movs	r3, #2
 800499e:	e0ab      	b.n	8004af8 <HAL_DCMI_Start_DMA+0x178>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049be:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0202 	bic.w	r2, r2, #2
 80049ce:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6819      	ldr	r1, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	430a      	orrs	r2, r1
 80049de:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	4a46      	ldr	r2, [pc, #280]	@ (8004b00 <HAL_DCMI_Start_DMA+0x180>)
 80049e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ec:	4a45      	ldr	r2, [pc, #276]	@ (8004b04 <HAL_DCMI_Start_DMA+0x184>)
 80049ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	2200      	movs	r2, #0
 80049f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi->XferTransferNumber = 0;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	631a      	str	r2, [r3, #48]	@ 0x30
  hdcmi->XferSize = 0;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi->pBuffPtr = 0;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (tmp_length <= 0xFFFFU)
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a16:	d219      	bcs.n	8004a4c <HAL_DCMI_Start_DMA+0xcc>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, tmp_length) != HAL_OK)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3328      	adds	r3, #40	@ 0x28
 8004a22:	4619      	mov	r1, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	f000 f927 	bl	8004c7a <HAL_DMA_Start_IT>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d055      	beq.n	8004ade <HAL_DCMI_Start_DMA+0x15e>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2240      	movs	r2, #64	@ 0x40
 8004a36:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      /* Return function status */
      return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e055      	b.n	8004af8 <HAL_DCMI_Start_DMA+0x178>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	4a2b      	ldr	r2, [pc, #172]	@ (8004b00 <HAL_DCMI_Start_DMA+0x180>)
 8004a52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2201      	movs	r2, #1
 8004a58:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferSize = tmp_length;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdcmi->pBuffPtr = pData;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8004a66:	e009      	b.n	8004a7c <HAL_DCMI_Start_DMA+0xfc>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6c:	085a      	lsrs	r2, r3, #1
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	62da      	str	r2, [r3, #44]	@ 0x2c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a76:	005a      	lsls	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	629a      	str	r2, [r3, #40]	@ 0x28
    while (hdcmi->XferSize > 0xFFFFU)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a84:	d2f0      	bcs.n	8004a68 <HAL_DCMI_Start_DMA+0xe8>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8a:	1e9a      	subs	r2, r3, #2
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	3328      	adds	r3, #40	@ 0x28
 8004aae:	4619      	mov	r1, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	f000 f963 	bl	8004d84 <HAL_DMAEx_MultiBufferStart_IT>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00c      	beq.n	8004ade <HAL_DCMI_Start_DMA+0x15e>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2240      	movs	r2, #64	@ 0x40
 8004ac8:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      /* Return function status */
      return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e00c      	b.n	8004af8 <HAL_DCMI_Start_DMA+0x178>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f042 0201 	orr.w	r2, r2, #1
 8004aec:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Return function status */
  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	08004b1b 	.word	0x08004b1b
 8004b04:	08004c41 	.word	0x08004c41

08004b08 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr

08004b1a <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b084      	sub	sp, #16
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b26:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d043      	beq.n	8004bb8 <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b3c:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d118      	bne.n	8004b7c <DCMI_DMAXferCplt+0x62>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d015      	beq.n	8004b7c <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b62:	00da      	lsls	r2, r3, #3
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	4413      	add	r3, r2
 8004b68:	2200      	movs	r2, #0
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f001 fa52 	bl	8006014 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b74:	1e5a      	subs	r2, r3, #1
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b7a:	e044      	b.n	8004c06 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d13c      	bne.n	8004c06 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9e:	00da      	lsls	r2, r3, #3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	f001 fa34 	bl	8006014 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb0:	1e5a      	subs	r2, r3, #1
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004bb6:	e026      	b.n	8004c06 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d006      	beq.n	8004bd6 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bd2:	60da      	str	r2, [r3, #12]
 8004bd4:	e017      	b.n	8004c06 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10f      	bne.n	8004c06 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bea:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf0:	0099      	lsls	r1, r3, #2
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	440a      	add	r2, r1
 8004bfc:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	629a      	str	r2, [r3, #40]	@ 0x28
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d112      	bne.n	8004c38 <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68da      	ldr	r2, [r3, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
 8004c20:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d103      	bne.n	8004c38 <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }
}
 8004c38:	bf00      	nop
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4c:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d009      	beq.n	8004c6c <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c64:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff ff4b 	bl	8004b08 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b086      	sub	sp, #24
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	60f8      	str	r0, [r7, #12]
 8004c82:	60b9      	str	r1, [r7, #8]
 8004c84:	607a      	str	r2, [r7, #4]
 8004c86:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c90:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_DMA_Start_IT+0x26>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	e040      	b.n	8004d22 <HAL_DMA_Start_IT+0xa8>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d12f      	bne.n	8004d14 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f82e 	bl	8004d2a <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cd2:	223f      	movs	r2, #63	@ 0x3f
 8004cd4:	409a      	lsls	r2, r3
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f042 0216 	orr.w	r2, r2, #22
 8004ce8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f042 0208 	orr.w	r2, r2, #8
 8004d00:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f042 0201 	orr.w	r2, r2, #1
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	e005      	b.n	8004d20 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b085      	sub	sp, #20
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
 8004d36:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004d46:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b40      	cmp	r3, #64	@ 0x40
 8004d56:	d108      	bne.n	8004d6a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d68:	e007      	b.n	8004d7a <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	60da      	str	r2, [r3, #12]
}
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bc80      	pop	{r7}
 8004d82:	4770      	bx	lr

08004d84 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
 8004d90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	2b80      	cmp	r3, #128	@ 0x80
 8004d9c:	d106      	bne.n	8004dac <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004da4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	f001 b911 	b.w	8005fce <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d007      	beq.n	8004dc4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d105      	bne.n	8004dd0 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2240      	movs	r2, #64	@ 0x40
 8004dc8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	f001 b8ff 	b.w	8005fce <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d102      	bne.n	8004de0 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	f001 b8f7 	b.w	8005fce <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	f041 80e5 	bne.w	8005fc0 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2202      	movs	r2, #2
 8004dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004e12:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f001 f90f 	bl	8006046 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8005064 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d960      	bls.n	8004ef6 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a8b      	ldr	r2, [pc, #556]	@ (8005068 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d057      	beq.n	8004eee <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a8a      	ldr	r2, [pc, #552]	@ (800506c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d050      	beq.n	8004eea <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a88      	ldr	r2, [pc, #544]	@ (8005070 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d049      	beq.n	8004ee6 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a87      	ldr	r2, [pc, #540]	@ (8005074 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d042      	beq.n	8004ee2 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a85      	ldr	r2, [pc, #532]	@ (8005078 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d03a      	beq.n	8004edc <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a84      	ldr	r2, [pc, #528]	@ (800507c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d032      	beq.n	8004ed6 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a82      	ldr	r2, [pc, #520]	@ (8005080 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d02a      	beq.n	8004ed0 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a81      	ldr	r2, [pc, #516]	@ (8005084 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d022      	beq.n	8004eca <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a7f      	ldr	r2, [pc, #508]	@ (8005088 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01a      	beq.n	8004ec4 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a7e      	ldr	r2, [pc, #504]	@ (800508c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d012      	beq.n	8004ebe <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a7c      	ldr	r2, [pc, #496]	@ (8005090 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00a      	beq.n	8004eb8 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a7b      	ldr	r2, [pc, #492]	@ (8005094 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d102      	bne.n	8004eb2 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8004eac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004eb0:	e01e      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004eb2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004eb6:	e01b      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004eb8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ebc:	e018      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ebe:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ec2:	e015      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ec4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ec8:	e012      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004eca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ece:	e00f      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ed0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ed4:	e00c      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ed6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004eda:	e009      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004edc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ee0:	e006      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ee2:	2320      	movs	r3, #32
 8004ee4:	e004      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004ee6:	2320      	movs	r3, #32
 8004ee8:	e002      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004eea:	2320      	movs	r3, #32
 8004eec:	e000      	b.n	8004ef0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8004eee:	2320      	movs	r3, #32
 8004ef0:	4a69      	ldr	r2, [pc, #420]	@ (8005098 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004ef2:	60d3      	str	r3, [r2, #12]
 8004ef4:	e14f      	b.n	8005196 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b67      	ldr	r3, [pc, #412]	@ (800509c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d960      	bls.n	8004fc4 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a58      	ldr	r2, [pc, #352]	@ (8005068 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d057      	beq.n	8004fbc <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a56      	ldr	r2, [pc, #344]	@ (800506c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d050      	beq.n	8004fb8 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a55      	ldr	r2, [pc, #340]	@ (8005070 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d049      	beq.n	8004fb4 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a53      	ldr	r2, [pc, #332]	@ (8005074 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d042      	beq.n	8004fb0 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a52      	ldr	r2, [pc, #328]	@ (8005078 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d03a      	beq.n	8004faa <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a50      	ldr	r2, [pc, #320]	@ (800507c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d032      	beq.n	8004fa4 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a4f      	ldr	r2, [pc, #316]	@ (8005080 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d02a      	beq.n	8004f9e <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a4d      	ldr	r2, [pc, #308]	@ (8005084 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d022      	beq.n	8004f98 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a4c      	ldr	r2, [pc, #304]	@ (8005088 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d01a      	beq.n	8004f92 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a4a      	ldr	r2, [pc, #296]	@ (800508c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d012      	beq.n	8004f8c <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a49      	ldr	r2, [pc, #292]	@ (8005090 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00a      	beq.n	8004f86 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a47      	ldr	r2, [pc, #284]	@ (8005094 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d102      	bne.n	8004f80 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8004f7a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004f7e:	e01e      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004f84:	e01b      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f86:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004f8a:	e018      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004f90:	e015      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f92:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004f96:	e012      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f9c:	e00f      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004f9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004fa2:	e00c      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004fa4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004fa8:	e009      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004faa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004fae:	e006      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004fb0:	2320      	movs	r3, #32
 8004fb2:	e004      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004fb4:	2320      	movs	r3, #32
 8004fb6:	e002      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004fb8:	2320      	movs	r3, #32
 8004fba:	e000      	b.n	8004fbe <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8004fbc:	2320      	movs	r3, #32
 8004fbe:	4a36      	ldr	r2, [pc, #216]	@ (8005098 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8004fc0:	6093      	str	r3, [r2, #8]
 8004fc2:	e0e8      	b.n	8005196 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	461a      	mov	r2, r3
 8004fca:	4b35      	ldr	r3, [pc, #212]	@ (80050a0 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	f240 8082 	bls.w	80050d6 <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a24      	ldr	r2, [pc, #144]	@ (8005068 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d078      	beq.n	80050ce <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a22      	ldr	r2, [pc, #136]	@ (800506c <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d071      	beq.n	80050ca <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a21      	ldr	r2, [pc, #132]	@ (8005070 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d06a      	beq.n	80050c6 <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8005074 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d063      	beq.n	80050c2 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8005078 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d05b      	beq.n	80050bc <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1c      	ldr	r2, [pc, #112]	@ (800507c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d053      	beq.n	80050b6 <HAL_DMAEx_MultiBufferStart_IT+0x332>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d04b      	beq.n	80050b0 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a19      	ldr	r2, [pc, #100]	@ (8005084 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d043      	beq.n	80050aa <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a18      	ldr	r2, [pc, #96]	@ (8005088 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d03b      	beq.n	80050a4 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a16      	ldr	r2, [pc, #88]	@ (800508c <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d012      	beq.n	800505c <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a15      	ldr	r2, [pc, #84]	@ (8005090 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d00a      	beq.n	8005056 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a13      	ldr	r2, [pc, #76]	@ (8005094 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d102      	bne.n	8005050 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800504a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800504e:	e03f      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005050:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005054:	e03c      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005056:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800505a:	e039      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800505c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005060:	e036      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8005062:	bf00      	nop
 8005064:	40026458 	.word	0x40026458
 8005068:	40026010 	.word	0x40026010
 800506c:	40026410 	.word	0x40026410
 8005070:	40026070 	.word	0x40026070
 8005074:	40026470 	.word	0x40026470
 8005078:	40026028 	.word	0x40026028
 800507c:	40026428 	.word	0x40026428
 8005080:	40026088 	.word	0x40026088
 8005084:	40026488 	.word	0x40026488
 8005088:	40026040 	.word	0x40026040
 800508c:	40026440 	.word	0x40026440
 8005090:	400260a0 	.word	0x400260a0
 8005094:	400264a0 	.word	0x400264a0
 8005098:	40026400 	.word	0x40026400
 800509c:	400260b8 	.word	0x400260b8
 80050a0:	40026058 	.word	0x40026058
 80050a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80050a8:	e012      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80050ae:	e00f      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80050b4:	e00c      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80050ba:	e009      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80050c0:	e006      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050c2:	2320      	movs	r3, #32
 80050c4:	e004      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050c6:	2320      	movs	r3, #32
 80050c8:	e002      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050ca:	2320      	movs	r3, #32
 80050cc:	e000      	b.n	80050d0 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80050ce:	2320      	movs	r3, #32
 80050d0:	4a8c      	ldr	r2, [pc, #560]	@ (8005304 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 80050d2:	60d3      	str	r3, [r2, #12]
 80050d4:	e05f      	b.n	8005196 <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a8b      	ldr	r2, [pc, #556]	@ (8005308 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d057      	beq.n	8005190 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a89      	ldr	r2, [pc, #548]	@ (800530c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d050      	beq.n	800518c <HAL_DMAEx_MultiBufferStart_IT+0x408>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a88      	ldr	r2, [pc, #544]	@ (8005310 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d049      	beq.n	8005188 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a86      	ldr	r2, [pc, #536]	@ (8005314 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d042      	beq.n	8005184 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a85      	ldr	r2, [pc, #532]	@ (8005318 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d03a      	beq.n	800517e <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a83      	ldr	r2, [pc, #524]	@ (800531c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d032      	beq.n	8005178 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a82      	ldr	r2, [pc, #520]	@ (8005320 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d02a      	beq.n	8005172 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a80      	ldr	r2, [pc, #512]	@ (8005324 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d022      	beq.n	800516c <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a7f      	ldr	r2, [pc, #508]	@ (8005328 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d01a      	beq.n	8005166 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a7d      	ldr	r2, [pc, #500]	@ (800532c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d012      	beq.n	8005160 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a7c      	ldr	r2, [pc, #496]	@ (8005330 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d00a      	beq.n	800515a <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a7a      	ldr	r2, [pc, #488]	@ (8005334 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d102      	bne.n	8005154 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 800514e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005152:	e01e      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005154:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005158:	e01b      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800515a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800515e:	e018      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005160:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005164:	e015      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005166:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800516a:	e012      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800516c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005170:	e00f      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005172:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005176:	e00c      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005178:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800517c:	e009      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800517e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005182:	e006      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005184:	2320      	movs	r3, #32
 8005186:	e004      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005188:	2320      	movs	r3, #32
 800518a:	e002      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800518c:	2320      	movs	r3, #32
 800518e:	e000      	b.n	8005192 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8005190:	2320      	movs	r3, #32
 8005192:	4a5c      	ldr	r2, [pc, #368]	@ (8005304 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8005194:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	4b66      	ldr	r3, [pc, #408]	@ (8005338 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800519e:	429a      	cmp	r2, r3
 80051a0:	d960      	bls.n	8005264 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a58      	ldr	r2, [pc, #352]	@ (8005308 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d057      	beq.n	800525c <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a56      	ldr	r2, [pc, #344]	@ (800530c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d050      	beq.n	8005258 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a55      	ldr	r2, [pc, #340]	@ (8005310 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d049      	beq.n	8005254 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a53      	ldr	r2, [pc, #332]	@ (8005314 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d042      	beq.n	8005250 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a52      	ldr	r2, [pc, #328]	@ (8005318 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d03a      	beq.n	800524a <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a50      	ldr	r2, [pc, #320]	@ (800531c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d032      	beq.n	8005244 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a4f      	ldr	r2, [pc, #316]	@ (8005320 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d02a      	beq.n	800523e <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a4d      	ldr	r2, [pc, #308]	@ (8005324 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d022      	beq.n	8005238 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a4c      	ldr	r2, [pc, #304]	@ (8005328 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d01a      	beq.n	8005232 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a4a      	ldr	r2, [pc, #296]	@ (800532c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d012      	beq.n	800522c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a49      	ldr	r2, [pc, #292]	@ (8005330 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00a      	beq.n	8005226 <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a47      	ldr	r2, [pc, #284]	@ (8005334 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d102      	bne.n	8005220 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 800521a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800521e:	e01e      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005220:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005224:	e01b      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005226:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800522a:	e018      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800522c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005230:	e015      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005232:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005236:	e012      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005238:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800523c:	e00f      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800523e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005242:	e00c      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005244:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005248:	e009      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800524a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800524e:	e006      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005250:	2310      	movs	r3, #16
 8005252:	e004      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005254:	2310      	movs	r3, #16
 8005256:	e002      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8005258:	2310      	movs	r3, #16
 800525a:	e000      	b.n	800525e <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800525c:	2310      	movs	r3, #16
 800525e:	4a37      	ldr	r2, [pc, #220]	@ (800533c <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8005260:	60d3      	str	r3, [r2, #12]
 8005262:	e14f      	b.n	8005504 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	4b35      	ldr	r3, [pc, #212]	@ (8005340 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800526c:	429a      	cmp	r2, r3
 800526e:	f240 8082 	bls.w	8005376 <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a24      	ldr	r2, [pc, #144]	@ (8005308 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d078      	beq.n	800536e <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a22      	ldr	r2, [pc, #136]	@ (800530c <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d071      	beq.n	800536a <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a21      	ldr	r2, [pc, #132]	@ (8005310 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d06a      	beq.n	8005366 <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1f      	ldr	r2, [pc, #124]	@ (8005314 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d063      	beq.n	8005362 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1e      	ldr	r2, [pc, #120]	@ (8005318 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d05b      	beq.n	800535c <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1c      	ldr	r2, [pc, #112]	@ (800531c <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d053      	beq.n	8005356 <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a1b      	ldr	r2, [pc, #108]	@ (8005320 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d04b      	beq.n	8005350 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a19      	ldr	r2, [pc, #100]	@ (8005324 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d043      	beq.n	800534a <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a18      	ldr	r2, [pc, #96]	@ (8005328 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d03b      	beq.n	8005344 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a16      	ldr	r2, [pc, #88]	@ (800532c <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d012      	beq.n	80052fc <HAL_DMAEx_MultiBufferStart_IT+0x578>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a15      	ldr	r2, [pc, #84]	@ (8005330 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d00a      	beq.n	80052f6 <HAL_DMAEx_MultiBufferStart_IT+0x572>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a13      	ldr	r2, [pc, #76]	@ (8005334 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d102      	bne.n	80052f0 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 80052ea:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80052ee:	e03f      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80052f0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80052f4:	e03c      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80052f6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80052fa:	e039      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80052fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005300:	e036      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005302:	bf00      	nop
 8005304:	40026000 	.word	0x40026000
 8005308:	40026010 	.word	0x40026010
 800530c:	40026410 	.word	0x40026410
 8005310:	40026070 	.word	0x40026070
 8005314:	40026470 	.word	0x40026470
 8005318:	40026028 	.word	0x40026028
 800531c:	40026428 	.word	0x40026428
 8005320:	40026088 	.word	0x40026088
 8005324:	40026488 	.word	0x40026488
 8005328:	40026040 	.word	0x40026040
 800532c:	40026440 	.word	0x40026440
 8005330:	400260a0 	.word	0x400260a0
 8005334:	400264a0 	.word	0x400264a0
 8005338:	40026458 	.word	0x40026458
 800533c:	40026400 	.word	0x40026400
 8005340:	400260b8 	.word	0x400260b8
 8005344:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005348:	e012      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800534a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800534e:	e00f      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005350:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005354:	e00c      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005356:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800535a:	e009      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800535c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005360:	e006      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005362:	2310      	movs	r3, #16
 8005364:	e004      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8005366:	2310      	movs	r3, #16
 8005368:	e002      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800536a:	2310      	movs	r3, #16
 800536c:	e000      	b.n	8005370 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800536e:	2310      	movs	r3, #16
 8005370:	4a8c      	ldr	r2, [pc, #560]	@ (80055a4 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 8005372:	6093      	str	r3, [r2, #8]
 8005374:	e0c6      	b.n	8005504 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	461a      	mov	r2, r3
 800537c:	4b8a      	ldr	r3, [pc, #552]	@ (80055a8 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 800537e:	429a      	cmp	r2, r3
 8005380:	d960      	bls.n	8005444 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a89      	ldr	r2, [pc, #548]	@ (80055ac <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d057      	beq.n	800543c <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a87      	ldr	r2, [pc, #540]	@ (80055b0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d050      	beq.n	8005438 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a86      	ldr	r2, [pc, #536]	@ (80055b4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d049      	beq.n	8005434 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a84      	ldr	r2, [pc, #528]	@ (80055b8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d042      	beq.n	8005430 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a83      	ldr	r2, [pc, #524]	@ (80055bc <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d03a      	beq.n	800542a <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a81      	ldr	r2, [pc, #516]	@ (80055c0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d032      	beq.n	8005424 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a80      	ldr	r2, [pc, #512]	@ (80055c4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d02a      	beq.n	800541e <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a7e      	ldr	r2, [pc, #504]	@ (80055c8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d022      	beq.n	8005418 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a7d      	ldr	r2, [pc, #500]	@ (80055cc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d01a      	beq.n	8005412 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a7b      	ldr	r2, [pc, #492]	@ (80055d0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d012      	beq.n	800540c <HAL_DMAEx_MultiBufferStart_IT+0x688>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a7a      	ldr	r2, [pc, #488]	@ (80055d4 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d00a      	beq.n	8005406 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a78      	ldr	r2, [pc, #480]	@ (80055d8 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d102      	bne.n	8005400 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 80053fa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80053fe:	e01e      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005400:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005404:	e01b      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005406:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800540a:	e018      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800540c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005410:	e015      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005412:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005416:	e012      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005418:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800541c:	e00f      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800541e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005422:	e00c      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005428:	e009      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800542a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800542e:	e006      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005430:	2310      	movs	r3, #16
 8005432:	e004      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005434:	2310      	movs	r3, #16
 8005436:	e002      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8005438:	2310      	movs	r3, #16
 800543a:	e000      	b.n	800543e <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800543c:	2310      	movs	r3, #16
 800543e:	4a67      	ldr	r2, [pc, #412]	@ (80055dc <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8005440:	60d3      	str	r3, [r2, #12]
 8005442:	e05f      	b.n	8005504 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a58      	ldr	r2, [pc, #352]	@ (80055ac <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d057      	beq.n	80054fe <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a57      	ldr	r2, [pc, #348]	@ (80055b0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d050      	beq.n	80054fa <HAL_DMAEx_MultiBufferStart_IT+0x776>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a55      	ldr	r2, [pc, #340]	@ (80055b4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d049      	beq.n	80054f6 <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a54      	ldr	r2, [pc, #336]	@ (80055b8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d042      	beq.n	80054f2 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a52      	ldr	r2, [pc, #328]	@ (80055bc <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d03a      	beq.n	80054ec <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a51      	ldr	r2, [pc, #324]	@ (80055c0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d032      	beq.n	80054e6 <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a4f      	ldr	r2, [pc, #316]	@ (80055c4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d02a      	beq.n	80054e0 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a4e      	ldr	r2, [pc, #312]	@ (80055c8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d022      	beq.n	80054da <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a4c      	ldr	r2, [pc, #304]	@ (80055cc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d01a      	beq.n	80054d4 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a4b      	ldr	r2, [pc, #300]	@ (80055d0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d012      	beq.n	80054ce <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a49      	ldr	r2, [pc, #292]	@ (80055d4 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00a      	beq.n	80054c8 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a48      	ldr	r2, [pc, #288]	@ (80055d8 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d102      	bne.n	80054c2 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 80054bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054c0:	e01e      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80054c6:	e01b      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054c8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054cc:	e018      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054ce:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054d2:	e015      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054d8:	e012      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054de:	e00f      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054e4:	e00c      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054ea:	e009      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054f0:	e006      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054f2:	2310      	movs	r3, #16
 80054f4:	e004      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054f6:	2310      	movs	r3, #16
 80054f8:	e002      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054fa:	2310      	movs	r3, #16
 80054fc:	e000      	b.n	8005500 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80054fe:	2310      	movs	r3, #16
 8005500:	4a36      	ldr	r2, [pc, #216]	@ (80055dc <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8005502:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	461a      	mov	r2, r3
 800550a:	4b35      	ldr	r3, [pc, #212]	@ (80055e0 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800550c:	429a      	cmp	r2, r3
 800550e:	f240 8082 	bls.w	8005616 <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a25      	ldr	r2, [pc, #148]	@ (80055ac <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d078      	beq.n	800560e <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a23      	ldr	r2, [pc, #140]	@ (80055b0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d071      	beq.n	800560a <HAL_DMAEx_MultiBufferStart_IT+0x886>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a22      	ldr	r2, [pc, #136]	@ (80055b4 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d06a      	beq.n	8005606 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a20      	ldr	r2, [pc, #128]	@ (80055b8 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d063      	beq.n	8005602 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a1f      	ldr	r2, [pc, #124]	@ (80055bc <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d05b      	beq.n	80055fc <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a1d      	ldr	r2, [pc, #116]	@ (80055c0 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d053      	beq.n	80055f6 <HAL_DMAEx_MultiBufferStart_IT+0x872>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a1c      	ldr	r2, [pc, #112]	@ (80055c4 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d04b      	beq.n	80055f0 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a1a      	ldr	r2, [pc, #104]	@ (80055c8 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d043      	beq.n	80055ea <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a19      	ldr	r2, [pc, #100]	@ (80055cc <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d03b      	beq.n	80055e4 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a17      	ldr	r2, [pc, #92]	@ (80055d0 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d012      	beq.n	800559c <HAL_DMAEx_MultiBufferStart_IT+0x818>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a16      	ldr	r2, [pc, #88]	@ (80055d4 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d00a      	beq.n	8005596 <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a14      	ldr	r2, [pc, #80]	@ (80055d8 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d102      	bne.n	8005590 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 800558a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800558e:	e03f      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005590:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005594:	e03c      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005596:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800559a:	e039      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800559c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80055a0:	e036      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80055a2:	bf00      	nop
 80055a4:	40026400 	.word	0x40026400
 80055a8:	40026058 	.word	0x40026058
 80055ac:	40026010 	.word	0x40026010
 80055b0:	40026410 	.word	0x40026410
 80055b4:	40026070 	.word	0x40026070
 80055b8:	40026470 	.word	0x40026470
 80055bc:	40026028 	.word	0x40026028
 80055c0:	40026428 	.word	0x40026428
 80055c4:	40026088 	.word	0x40026088
 80055c8:	40026488 	.word	0x40026488
 80055cc:	40026040 	.word	0x40026040
 80055d0:	40026440 	.word	0x40026440
 80055d4:	400260a0 	.word	0x400260a0
 80055d8:	400264a0 	.word	0x400264a0
 80055dc:	40026000 	.word	0x40026000
 80055e0:	40026458 	.word	0x40026458
 80055e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80055e8:	e012      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80055ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055ee:	e00f      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80055f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055f4:	e00c      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80055f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055fa:	e009      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80055fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005600:	e006      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005602:	2308      	movs	r3, #8
 8005604:	e004      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8005606:	2308      	movs	r3, #8
 8005608:	e002      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800560a:	2308      	movs	r3, #8
 800560c:	e000      	b.n	8005610 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800560e:	2308      	movs	r3, #8
 8005610:	4a8c      	ldr	r2, [pc, #560]	@ (8005844 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8005612:	60d3      	str	r3, [r2, #12]
 8005614:	e14e      	b.n	80058b4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	4b8a      	ldr	r3, [pc, #552]	@ (8005848 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 800561e:	429a      	cmp	r2, r3
 8005620:	d960      	bls.n	80056e4 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a89      	ldr	r2, [pc, #548]	@ (800584c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d057      	beq.n	80056dc <HAL_DMAEx_MultiBufferStart_IT+0x958>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a87      	ldr	r2, [pc, #540]	@ (8005850 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d050      	beq.n	80056d8 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a86      	ldr	r2, [pc, #536]	@ (8005854 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d049      	beq.n	80056d4 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a84      	ldr	r2, [pc, #528]	@ (8005858 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d042      	beq.n	80056d0 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a83      	ldr	r2, [pc, #524]	@ (800585c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d03a      	beq.n	80056ca <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a81      	ldr	r2, [pc, #516]	@ (8005860 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d032      	beq.n	80056c4 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a80      	ldr	r2, [pc, #512]	@ (8005864 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d02a      	beq.n	80056be <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a7e      	ldr	r2, [pc, #504]	@ (8005868 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d022      	beq.n	80056b8 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a7d      	ldr	r2, [pc, #500]	@ (800586c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d01a      	beq.n	80056b2 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a7b      	ldr	r2, [pc, #492]	@ (8005870 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d012      	beq.n	80056ac <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a7a      	ldr	r2, [pc, #488]	@ (8005874 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00a      	beq.n	80056a6 <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a78      	ldr	r2, [pc, #480]	@ (8005878 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d102      	bne.n	80056a0 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 800569a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800569e:	e01e      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056a4:	e01b      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056a6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056aa:	e018      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056b0:	e015      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056b2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80056b6:	e012      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056bc:	e00f      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056c2:	e00c      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056c8:	e009      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056ce:	e006      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056d0:	2308      	movs	r3, #8
 80056d2:	e004      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056d4:	2308      	movs	r3, #8
 80056d6:	e002      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056d8:	2308      	movs	r3, #8
 80056da:	e000      	b.n	80056de <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80056dc:	2308      	movs	r3, #8
 80056de:	4a59      	ldr	r2, [pc, #356]	@ (8005844 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 80056e0:	6093      	str	r3, [r2, #8]
 80056e2:	e0e7      	b.n	80058b4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	461a      	mov	r2, r3
 80056ea:	4b64      	ldr	r3, [pc, #400]	@ (800587c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d960      	bls.n	80057b2 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a55      	ldr	r2, [pc, #340]	@ (800584c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d057      	beq.n	80057aa <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a54      	ldr	r2, [pc, #336]	@ (8005850 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d050      	beq.n	80057a6 <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a52      	ldr	r2, [pc, #328]	@ (8005854 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d049      	beq.n	80057a2 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a51      	ldr	r2, [pc, #324]	@ (8005858 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d042      	beq.n	800579e <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a4f      	ldr	r2, [pc, #316]	@ (800585c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d03a      	beq.n	8005798 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a4e      	ldr	r2, [pc, #312]	@ (8005860 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d032      	beq.n	8005792 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a4c      	ldr	r2, [pc, #304]	@ (8005864 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d02a      	beq.n	800578c <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a4b      	ldr	r2, [pc, #300]	@ (8005868 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d022      	beq.n	8005786 <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a49      	ldr	r2, [pc, #292]	@ (800586c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d01a      	beq.n	8005780 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a48      	ldr	r2, [pc, #288]	@ (8005870 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d012      	beq.n	800577a <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a46      	ldr	r2, [pc, #280]	@ (8005874 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d00a      	beq.n	8005774 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a45      	ldr	r2, [pc, #276]	@ (8005878 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d102      	bne.n	800576e <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8005768:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800576c:	e01e      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800576e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005772:	e01b      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005774:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005778:	e018      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800577a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800577e:	e015      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005780:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005784:	e012      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005786:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800578a:	e00f      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800578c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005790:	e00c      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005792:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005796:	e009      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8005798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800579c:	e006      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 800579e:	2308      	movs	r3, #8
 80057a0:	e004      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80057a2:	2308      	movs	r3, #8
 80057a4:	e002      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80057a6:	2308      	movs	r3, #8
 80057a8:	e000      	b.n	80057ac <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80057aa:	2308      	movs	r3, #8
 80057ac:	4a34      	ldr	r2, [pc, #208]	@ (8005880 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80057ae:	60d3      	str	r3, [r2, #12]
 80057b0:	e080      	b.n	80058b4 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a25      	ldr	r2, [pc, #148]	@ (800584c <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d078      	beq.n	80058ae <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a23      	ldr	r2, [pc, #140]	@ (8005850 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d071      	beq.n	80058aa <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a22      	ldr	r2, [pc, #136]	@ (8005854 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d06a      	beq.n	80058a6 <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a20      	ldr	r2, [pc, #128]	@ (8005858 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d063      	beq.n	80058a2 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a1f      	ldr	r2, [pc, #124]	@ (800585c <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d05b      	beq.n	800589c <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005860 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d053      	beq.n	8005896 <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005864 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d04b      	beq.n	8005890 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a1a      	ldr	r2, [pc, #104]	@ (8005868 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d043      	beq.n	800588a <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a19      	ldr	r2, [pc, #100]	@ (800586c <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d03b      	beq.n	8005884 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a17      	ldr	r2, [pc, #92]	@ (8005870 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d012      	beq.n	800583c <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a16      	ldr	r2, [pc, #88]	@ (8005874 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00a      	beq.n	8005836 <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a14      	ldr	r2, [pc, #80]	@ (8005878 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d102      	bne.n	8005830 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 800582a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800582e:	e03f      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005830:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005834:	e03c      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005836:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800583a:	e039      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800583c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005840:	e036      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005842:	bf00      	nop
 8005844:	40026400 	.word	0x40026400
 8005848:	400260b8 	.word	0x400260b8
 800584c:	40026010 	.word	0x40026010
 8005850:	40026410 	.word	0x40026410
 8005854:	40026070 	.word	0x40026070
 8005858:	40026470 	.word	0x40026470
 800585c:	40026028 	.word	0x40026028
 8005860:	40026428 	.word	0x40026428
 8005864:	40026088 	.word	0x40026088
 8005868:	40026488 	.word	0x40026488
 800586c:	40026040 	.word	0x40026040
 8005870:	40026440 	.word	0x40026440
 8005874:	400260a0 	.word	0x400260a0
 8005878:	400264a0 	.word	0x400264a0
 800587c:	40026058 	.word	0x40026058
 8005880:	40026000 	.word	0x40026000
 8005884:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005888:	e012      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800588a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800588e:	e00f      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005894:	e00c      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8005896:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800589a:	e009      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800589c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058a0:	e006      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80058a2:	2308      	movs	r3, #8
 80058a4:	e004      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80058a6:	2308      	movs	r3, #8
 80058a8:	e002      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80058aa:	2308      	movs	r3, #8
 80058ac:	e000      	b.n	80058b0 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80058ae:	2308      	movs	r3, #8
 80058b0:	4a8a      	ldr	r2, [pc, #552]	@ (8005adc <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 80058b2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	461a      	mov	r2, r3
 80058ba:	4b89      	ldr	r3, [pc, #548]	@ (8005ae0 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 80058bc:	429a      	cmp	r2, r3
 80058be:	d960      	bls.n	8005982 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a87      	ldr	r2, [pc, #540]	@ (8005ae4 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d057      	beq.n	800597a <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a86      	ldr	r2, [pc, #536]	@ (8005ae8 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d050      	beq.n	8005976 <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a84      	ldr	r2, [pc, #528]	@ (8005aec <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d049      	beq.n	8005972 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a83      	ldr	r2, [pc, #524]	@ (8005af0 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d042      	beq.n	800596e <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a81      	ldr	r2, [pc, #516]	@ (8005af4 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03a      	beq.n	8005968 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a80      	ldr	r2, [pc, #512]	@ (8005af8 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d032      	beq.n	8005962 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a7e      	ldr	r2, [pc, #504]	@ (8005afc <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d02a      	beq.n	800595c <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b00 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d022      	beq.n	8005956 <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a7b      	ldr	r2, [pc, #492]	@ (8005b04 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d01a      	beq.n	8005950 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a7a      	ldr	r2, [pc, #488]	@ (8005b08 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d012      	beq.n	800594a <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a78      	ldr	r2, [pc, #480]	@ (8005b0c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d00a      	beq.n	8005944 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a77      	ldr	r2, [pc, #476]	@ (8005b10 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d102      	bne.n	800593e <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8005938:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800593c:	e01e      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800593e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005942:	e01b      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005944:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005948:	e018      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800594a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800594e:	e015      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005950:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005954:	e012      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005956:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800595a:	e00f      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800595c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005960:	e00c      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005962:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005966:	e009      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005968:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800596c:	e006      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800596e:	2304      	movs	r3, #4
 8005970:	e004      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005972:	2304      	movs	r3, #4
 8005974:	e002      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8005976:	2304      	movs	r3, #4
 8005978:	e000      	b.n	800597c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800597a:	2304      	movs	r3, #4
 800597c:	4a65      	ldr	r2, [pc, #404]	@ (8005b14 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 800597e:	60d3      	str	r3, [r2, #12]
 8005980:	e150      	b.n	8005c24 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	461a      	mov	r2, r3
 8005988:	4b63      	ldr	r3, [pc, #396]	@ (8005b18 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 800598a:	429a      	cmp	r2, r3
 800598c:	d960      	bls.n	8005a50 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a54      	ldr	r2, [pc, #336]	@ (8005ae4 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d057      	beq.n	8005a48 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a52      	ldr	r2, [pc, #328]	@ (8005ae8 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d050      	beq.n	8005a44 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a51      	ldr	r2, [pc, #324]	@ (8005aec <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d049      	beq.n	8005a40 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a4f      	ldr	r2, [pc, #316]	@ (8005af0 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d042      	beq.n	8005a3c <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a4e      	ldr	r2, [pc, #312]	@ (8005af4 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d03a      	beq.n	8005a36 <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a4c      	ldr	r2, [pc, #304]	@ (8005af8 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d032      	beq.n	8005a30 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a4b      	ldr	r2, [pc, #300]	@ (8005afc <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d02a      	beq.n	8005a2a <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a49      	ldr	r2, [pc, #292]	@ (8005b00 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d022      	beq.n	8005a24 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a48      	ldr	r2, [pc, #288]	@ (8005b04 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d01a      	beq.n	8005a1e <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a46      	ldr	r2, [pc, #280]	@ (8005b08 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d012      	beq.n	8005a18 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a45      	ldr	r2, [pc, #276]	@ (8005b0c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00a      	beq.n	8005a12 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a43      	ldr	r2, [pc, #268]	@ (8005b10 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d102      	bne.n	8005a0c <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8005a06:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a0a:	e01e      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a10:	e01b      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a12:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a16:	e018      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a18:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a1c:	e015      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a1e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005a22:	e012      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a28:	e00f      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a2e:	e00c      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a34:	e009      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a3a:	e006      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a3c:	2304      	movs	r3, #4
 8005a3e:	e004      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a40:	2304      	movs	r3, #4
 8005a42:	e002      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a44:	2304      	movs	r3, #4
 8005a46:	e000      	b.n	8005a4a <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8005a48:	2304      	movs	r3, #4
 8005a4a:	4a32      	ldr	r2, [pc, #200]	@ (8005b14 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8005a4c:	6093      	str	r3, [r2, #8]
 8005a4e:	e0e9      	b.n	8005c24 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	4b31      	ldr	r3, [pc, #196]	@ (8005b1c <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	f240 8083 	bls.w	8005b64 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a20      	ldr	r2, [pc, #128]	@ (8005ae4 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d079      	beq.n	8005b5c <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ae8 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d072      	beq.n	8005b58 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a1d      	ldr	r2, [pc, #116]	@ (8005aec <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d06b      	beq.n	8005b54 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1b      	ldr	r2, [pc, #108]	@ (8005af0 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d064      	beq.n	8005b50 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005af4 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d05c      	beq.n	8005b4a <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a18      	ldr	r2, [pc, #96]	@ (8005af8 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d054      	beq.n	8005b44 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a17      	ldr	r2, [pc, #92]	@ (8005afc <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d04c      	beq.n	8005b3e <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a15      	ldr	r2, [pc, #84]	@ (8005b00 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d044      	beq.n	8005b38 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a14      	ldr	r2, [pc, #80]	@ (8005b04 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d03c      	beq.n	8005b32 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a12      	ldr	r2, [pc, #72]	@ (8005b08 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d034      	beq.n	8005b2c <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a11      	ldr	r2, [pc, #68]	@ (8005b0c <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d02c      	beq.n	8005b26 <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a0f      	ldr	r2, [pc, #60]	@ (8005b10 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d124      	bne.n	8005b20 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8005ad6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005ada:	e040      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005adc:	40026000 	.word	0x40026000
 8005ae0:	40026458 	.word	0x40026458
 8005ae4:	40026010 	.word	0x40026010
 8005ae8:	40026410 	.word	0x40026410
 8005aec:	40026070 	.word	0x40026070
 8005af0:	40026470 	.word	0x40026470
 8005af4:	40026028 	.word	0x40026028
 8005af8:	40026428 	.word	0x40026428
 8005afc:	40026088 	.word	0x40026088
 8005b00:	40026488 	.word	0x40026488
 8005b04:	40026040 	.word	0x40026040
 8005b08:	40026440 	.word	0x40026440
 8005b0c:	400260a0 	.word	0x400260a0
 8005b10:	400264a0 	.word	0x400264a0
 8005b14:	40026400 	.word	0x40026400
 8005b18:	400260b8 	.word	0x400260b8
 8005b1c:	40026058 	.word	0x40026058
 8005b20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b24:	e01b      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b26:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005b2a:	e018      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005b30:	e015      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b32:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005b36:	e012      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b3c:	e00f      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b42:	e00c      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b48:	e009      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b4e:	e006      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b50:	2304      	movs	r3, #4
 8005b52:	e004      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b54:	2304      	movs	r3, #4
 8005b56:	e002      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b58:	2304      	movs	r3, #4
 8005b5a:	e000      	b.n	8005b5e <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8005b5c:	2304      	movs	r3, #4
 8005b5e:	4a8b      	ldr	r2, [pc, #556]	@ (8005d8c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005b60:	60d3      	str	r3, [r2, #12]
 8005b62:	e05f      	b.n	8005c24 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a89      	ldr	r2, [pc, #548]	@ (8005d90 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d057      	beq.n	8005c1e <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a88      	ldr	r2, [pc, #544]	@ (8005d94 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d050      	beq.n	8005c1a <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a86      	ldr	r2, [pc, #536]	@ (8005d98 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d049      	beq.n	8005c16 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a85      	ldr	r2, [pc, #532]	@ (8005d9c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d042      	beq.n	8005c12 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a83      	ldr	r2, [pc, #524]	@ (8005da0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d03a      	beq.n	8005c0c <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a82      	ldr	r2, [pc, #520]	@ (8005da4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d032      	beq.n	8005c06 <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a80      	ldr	r2, [pc, #512]	@ (8005da8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d02a      	beq.n	8005c00 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a7f      	ldr	r2, [pc, #508]	@ (8005dac <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d022      	beq.n	8005bfa <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a7d      	ldr	r2, [pc, #500]	@ (8005db0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d01a      	beq.n	8005bf4 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a7c      	ldr	r2, [pc, #496]	@ (8005db4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d012      	beq.n	8005bee <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a7a      	ldr	r2, [pc, #488]	@ (8005db8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d00a      	beq.n	8005be8 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a79      	ldr	r2, [pc, #484]	@ (8005dbc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d102      	bne.n	8005be2 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8005bdc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005be0:	e01e      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005be2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005be6:	e01b      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005be8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bec:	e018      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005bee:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bf2:	e015      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005bf4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005bf8:	e012      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005bfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bfe:	e00f      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c04:	e00c      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c0a:	e009      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c10:	e006      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c12:	2304      	movs	r3, #4
 8005c14:	e004      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c16:	2304      	movs	r3, #4
 8005c18:	e002      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c1a:	2304      	movs	r3, #4
 8005c1c:	e000      	b.n	8005c20 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8005c1e:	2304      	movs	r3, #4
 8005c20:	4a5a      	ldr	r2, [pc, #360]	@ (8005d8c <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8005c22:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	461a      	mov	r2, r3
 8005c2a:	4b65      	ldr	r3, [pc, #404]	@ (8005dc0 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d95c      	bls.n	8005cea <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a56      	ldr	r2, [pc, #344]	@ (8005d90 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d053      	beq.n	8005ce2 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a55      	ldr	r2, [pc, #340]	@ (8005d94 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d04c      	beq.n	8005cde <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a53      	ldr	r2, [pc, #332]	@ (8005d98 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d045      	beq.n	8005cda <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a52      	ldr	r2, [pc, #328]	@ (8005d9c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d03e      	beq.n	8005cd6 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a50      	ldr	r2, [pc, #320]	@ (8005da0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d037      	beq.n	8005cd2 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a4f      	ldr	r2, [pc, #316]	@ (8005da4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d030      	beq.n	8005cce <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a4d      	ldr	r2, [pc, #308]	@ (8005da8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d029      	beq.n	8005cca <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a4c      	ldr	r2, [pc, #304]	@ (8005dac <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d022      	beq.n	8005cc6 <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a4a      	ldr	r2, [pc, #296]	@ (8005db0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d01a      	beq.n	8005cc0 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a49      	ldr	r2, [pc, #292]	@ (8005db4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d012      	beq.n	8005cba <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a47      	ldr	r2, [pc, #284]	@ (8005db8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d00a      	beq.n	8005cb4 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a46      	ldr	r2, [pc, #280]	@ (8005dbc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d102      	bne.n	8005cae <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8005ca8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005cac:	e01a      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005cb2:	e017      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005cb8:	e014      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005cbe:	e011      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005cc4:	e00e      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cc6:	2340      	movs	r3, #64	@ 0x40
 8005cc8:	e00c      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cca:	2340      	movs	r3, #64	@ 0x40
 8005ccc:	e00a      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cce:	2340      	movs	r3, #64	@ 0x40
 8005cd0:	e008      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cd2:	2340      	movs	r3, #64	@ 0x40
 8005cd4:	e006      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e004      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e002      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e000      	b.n	8005ce4 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	4a37      	ldr	r2, [pc, #220]	@ (8005dc4 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8005ce6:	60d3      	str	r3, [r2, #12]
 8005ce8:	e141      	b.n	8005f6e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4b35      	ldr	r3, [pc, #212]	@ (8005dc8 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d97c      	bls.n	8005df0 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a25      	ldr	r2, [pc, #148]	@ (8005d90 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d073      	beq.n	8005de8 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a23      	ldr	r2, [pc, #140]	@ (8005d94 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d06c      	beq.n	8005de4 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a22      	ldr	r2, [pc, #136]	@ (8005d98 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d065      	beq.n	8005de0 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a20      	ldr	r2, [pc, #128]	@ (8005d9c <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d05e      	beq.n	8005ddc <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1f      	ldr	r2, [pc, #124]	@ (8005da0 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d057      	beq.n	8005dd8 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8005da4 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d050      	beq.n	8005dd4 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a1c      	ldr	r2, [pc, #112]	@ (8005da8 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d049      	beq.n	8005dd0 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a1a      	ldr	r2, [pc, #104]	@ (8005dac <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d042      	beq.n	8005dcc <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a19      	ldr	r2, [pc, #100]	@ (8005db0 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d01a      	beq.n	8005d86 <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a17      	ldr	r2, [pc, #92]	@ (8005db4 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d012      	beq.n	8005d80 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a16      	ldr	r2, [pc, #88]	@ (8005db8 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d00a      	beq.n	8005d7a <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a14      	ldr	r2, [pc, #80]	@ (8005dbc <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d102      	bne.n	8005d74 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8005d6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d72:	e03a      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005d74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005d78:	e037      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005d7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d7e:	e034      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005d80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d84:	e031      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005d86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d8a:	e02e      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005d8c:	40026000 	.word	0x40026000
 8005d90:	40026010 	.word	0x40026010
 8005d94:	40026410 	.word	0x40026410
 8005d98:	40026070 	.word	0x40026070
 8005d9c:	40026470 	.word	0x40026470
 8005da0:	40026028 	.word	0x40026028
 8005da4:	40026428 	.word	0x40026428
 8005da8:	40026088 	.word	0x40026088
 8005dac:	40026488 	.word	0x40026488
 8005db0:	40026040 	.word	0x40026040
 8005db4:	40026440 	.word	0x40026440
 8005db8:	400260a0 	.word	0x400260a0
 8005dbc:	400264a0 	.word	0x400264a0
 8005dc0:	40026458 	.word	0x40026458
 8005dc4:	40026400 	.word	0x40026400
 8005dc8:	400260b8 	.word	0x400260b8
 8005dcc:	2340      	movs	r3, #64	@ 0x40
 8005dce:	e00c      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005dd0:	2340      	movs	r3, #64	@ 0x40
 8005dd2:	e00a      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005dd4:	2340      	movs	r3, #64	@ 0x40
 8005dd6:	e008      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005dd8:	2340      	movs	r3, #64	@ 0x40
 8005dda:	e006      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e004      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005de0:	2301      	movs	r3, #1
 8005de2:	e002      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005de4:	2301      	movs	r3, #1
 8005de6:	e000      	b.n	8005dea <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8005de8:	2301      	movs	r3, #1
 8005dea:	4a7b      	ldr	r2, [pc, #492]	@ (8005fd8 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8005dec:	6093      	str	r3, [r2, #8]
 8005dee:	e0be      	b.n	8005f6e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	461a      	mov	r2, r3
 8005df6:	4b79      	ldr	r3, [pc, #484]	@ (8005fdc <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d95c      	bls.n	8005eb6 <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a77      	ldr	r2, [pc, #476]	@ (8005fe0 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d053      	beq.n	8005eae <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a76      	ldr	r2, [pc, #472]	@ (8005fe4 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d04c      	beq.n	8005eaa <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a74      	ldr	r2, [pc, #464]	@ (8005fe8 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d045      	beq.n	8005ea6 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a73      	ldr	r2, [pc, #460]	@ (8005fec <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d03e      	beq.n	8005ea2 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a71      	ldr	r2, [pc, #452]	@ (8005ff0 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d037      	beq.n	8005e9e <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a70      	ldr	r2, [pc, #448]	@ (8005ff4 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d030      	beq.n	8005e9a <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a6e      	ldr	r2, [pc, #440]	@ (8005ff8 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d029      	beq.n	8005e96 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a6d      	ldr	r2, [pc, #436]	@ (8005ffc <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d022      	beq.n	8005e92 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a6b      	ldr	r2, [pc, #428]	@ (8006000 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d01a      	beq.n	8005e8c <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a6a      	ldr	r2, [pc, #424]	@ (8006004 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d012      	beq.n	8005e86 <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a68      	ldr	r2, [pc, #416]	@ (8006008 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d00a      	beq.n	8005e80 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a67      	ldr	r2, [pc, #412]	@ (800600c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d102      	bne.n	8005e7a <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8005e74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e78:	e01a      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005e7e:	e017      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e84:	e014      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e8a:	e011      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e90:	e00e      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e92:	2340      	movs	r3, #64	@ 0x40
 8005e94:	e00c      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e96:	2340      	movs	r3, #64	@ 0x40
 8005e98:	e00a      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e9a:	2340      	movs	r3, #64	@ 0x40
 8005e9c:	e008      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005e9e:	2340      	movs	r3, #64	@ 0x40
 8005ea0:	e006      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e004      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e002      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e000      	b.n	8005eb0 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	4a57      	ldr	r2, [pc, #348]	@ (8006010 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8005eb2:	60d3      	str	r3, [r2, #12]
 8005eb4:	e05b      	b.n	8005f6e <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a49      	ldr	r2, [pc, #292]	@ (8005fe0 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d053      	beq.n	8005f68 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a47      	ldr	r2, [pc, #284]	@ (8005fe4 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d04c      	beq.n	8005f64 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a46      	ldr	r2, [pc, #280]	@ (8005fe8 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d045      	beq.n	8005f60 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a44      	ldr	r2, [pc, #272]	@ (8005fec <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d03e      	beq.n	8005f5c <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a43      	ldr	r2, [pc, #268]	@ (8005ff0 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d037      	beq.n	8005f58 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a41      	ldr	r2, [pc, #260]	@ (8005ff4 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d030      	beq.n	8005f54 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a40      	ldr	r2, [pc, #256]	@ (8005ff8 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d029      	beq.n	8005f50 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a3e      	ldr	r2, [pc, #248]	@ (8005ffc <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d022      	beq.n	8005f4c <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8006000 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d01a      	beq.n	8005f46 <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a3b      	ldr	r2, [pc, #236]	@ (8006004 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d012      	beq.n	8005f40 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a3a      	ldr	r2, [pc, #232]	@ (8006008 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00a      	beq.n	8005f3a <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a38      	ldr	r2, [pc, #224]	@ (800600c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d102      	bne.n	8005f34 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8005f2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f32:	e01a      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f34:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005f38:	e017      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f3e:	e014      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f44:	e011      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f46:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005f4a:	e00e      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f4c:	2340      	movs	r3, #64	@ 0x40
 8005f4e:	e00c      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f50:	2340      	movs	r3, #64	@ 0x40
 8005f52:	e00a      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f54:	2340      	movs	r3, #64	@ 0x40
 8005f56:	e008      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f58:	2340      	movs	r3, #64	@ 0x40
 8005f5a:	e006      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e004      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e002      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f64:	2301      	movs	r3, #1
 8005f66:	e000      	b.n	8005f6a <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	4a29      	ldr	r2, [pc, #164]	@ (8006010 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8005f6c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0216 	orr.w	r2, r2, #22
 8005f7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	695a      	ldr	r2, [r3, #20]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d103      	bne.n	8005f9e <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d007      	beq.n	8005fae <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0208 	orr.w	r2, r2, #8
 8005fac:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0201 	orr.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	e005      	b.n	8005fcc <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005fc8:	2302      	movs	r3, #2
 8005fca:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3718      	adds	r7, #24
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40026400 	.word	0x40026400
 8005fdc:	40026058 	.word	0x40026058
 8005fe0:	40026010 	.word	0x40026010
 8005fe4:	40026410 	.word	0x40026410
 8005fe8:	40026070 	.word	0x40026070
 8005fec:	40026470 	.word	0x40026470
 8005ff0:	40026028 	.word	0x40026028
 8005ff4:	40026428 	.word	0x40026428
 8005ff8:	40026088 	.word	0x40026088
 8005ffc:	40026488 	.word	0x40026488
 8006000:	40026040 	.word	0x40026040
 8006004:	40026440 	.word	0x40026440
 8006008:	400260a0 	.word	0x400260a0
 800600c:	400264a0 	.word	0x400264a0
 8006010:	40026000 	.word	0x40026000

08006014 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	4613      	mov	r3, r2
 8006020:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8006022:	79fb      	ldrb	r3, [r7, #7]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d104      	bne.n	8006032 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68ba      	ldr	r2, [r7, #8]
 800602e:	60da      	str	r2, [r3, #12]
 8006030:	e003      	b.n	800603a <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3714      	adds	r7, #20
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr

08006046 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8006046:	b480      	push	{r7}
 8006048:	b085      	sub	sp, #20
 800604a:	af00      	add	r7, sp, #0
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	607a      	str	r2, [r7, #4]
 8006052:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	2b40      	cmp	r3, #64	@ 0x40
 8006062:	d108      	bne.n	8006076 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006074:	e007      	b.n	8006086 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	60da      	str	r2, [r3, #12]
}
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	bc80      	pop	{r7}
 800608e:	4770      	bx	lr

08006090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006090:	b480      	push	{r7}
 8006092:	b087      	sub	sp, #28
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800609a:	2300      	movs	r3, #0
 800609c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800609e:	e16f      	b.n	8006380 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	2101      	movs	r1, #1
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ac:	4013      	ands	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 8161 	beq.w	800637a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f003 0303 	and.w	r3, r3, #3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d005      	beq.n	80060d0 <HAL_GPIO_Init+0x40>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f003 0303 	and.w	r3, r3, #3
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d130      	bne.n	8006132 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	2203      	movs	r2, #3
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	43db      	mvns	r3, r3
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4013      	ands	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	005b      	lsls	r3, r3, #1
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006106:	2201      	movs	r2, #1
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	fa02 f303 	lsl.w	r3, r2, r3
 800610e:	43db      	mvns	r3, r3
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4013      	ands	r3, r2
 8006114:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	f003 0201 	and.w	r2, r3, #1
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	fa02 f303 	lsl.w	r3, r2, r3
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f003 0303 	and.w	r3, r3, #3
 800613a:	2b03      	cmp	r3, #3
 800613c:	d017      	beq.n	800616e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	2203      	movs	r2, #3
 800614a:	fa02 f303 	lsl.w	r3, r2, r3
 800614e:	43db      	mvns	r3, r3
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4013      	ands	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f003 0303 	and.w	r3, r3, #3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d123      	bne.n	80061c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	08da      	lsrs	r2, r3, #3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	3208      	adds	r2, #8
 8006182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006186:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	220f      	movs	r2, #15
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	4013      	ands	r3, r2
 800619c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	691a      	ldr	r2, [r3, #16]
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	08da      	lsrs	r2, r3, #3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3208      	adds	r2, #8
 80061bc:	6939      	ldr	r1, [r7, #16]
 80061be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	2203      	movs	r2, #3
 80061ce:	fa02 f303 	lsl.w	r3, r2, r3
 80061d2:	43db      	mvns	r3, r3
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	4013      	ands	r3, r2
 80061d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f003 0203 	and.w	r2, r3, #3
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 80bb 	beq.w	800637a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006204:	2300      	movs	r3, #0
 8006206:	60bb      	str	r3, [r7, #8]
 8006208:	4b64      	ldr	r3, [pc, #400]	@ (800639c <HAL_GPIO_Init+0x30c>)
 800620a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620c:	4a63      	ldr	r2, [pc, #396]	@ (800639c <HAL_GPIO_Init+0x30c>)
 800620e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006212:	6453      	str	r3, [r2, #68]	@ 0x44
 8006214:	4b61      	ldr	r3, [pc, #388]	@ (800639c <HAL_GPIO_Init+0x30c>)
 8006216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800621c:	60bb      	str	r3, [r7, #8]
 800621e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006220:	4a5f      	ldr	r2, [pc, #380]	@ (80063a0 <HAL_GPIO_Init+0x310>)
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	089b      	lsrs	r3, r3, #2
 8006226:	3302      	adds	r3, #2
 8006228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800622c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f003 0303 	and.w	r3, r3, #3
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	220f      	movs	r2, #15
 8006238:	fa02 f303 	lsl.w	r3, r2, r3
 800623c:	43db      	mvns	r3, r3
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	4013      	ands	r3, r2
 8006242:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	4a57      	ldr	r2, [pc, #348]	@ (80063a4 <HAL_GPIO_Init+0x314>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d031      	beq.n	80062b0 <HAL_GPIO_Init+0x220>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a56      	ldr	r2, [pc, #344]	@ (80063a8 <HAL_GPIO_Init+0x318>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d02b      	beq.n	80062ac <HAL_GPIO_Init+0x21c>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4a55      	ldr	r2, [pc, #340]	@ (80063ac <HAL_GPIO_Init+0x31c>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d025      	beq.n	80062a8 <HAL_GPIO_Init+0x218>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a54      	ldr	r2, [pc, #336]	@ (80063b0 <HAL_GPIO_Init+0x320>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d01f      	beq.n	80062a4 <HAL_GPIO_Init+0x214>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a53      	ldr	r2, [pc, #332]	@ (80063b4 <HAL_GPIO_Init+0x324>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d019      	beq.n	80062a0 <HAL_GPIO_Init+0x210>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a52      	ldr	r2, [pc, #328]	@ (80063b8 <HAL_GPIO_Init+0x328>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d013      	beq.n	800629c <HAL_GPIO_Init+0x20c>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a51      	ldr	r2, [pc, #324]	@ (80063bc <HAL_GPIO_Init+0x32c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00d      	beq.n	8006298 <HAL_GPIO_Init+0x208>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a50      	ldr	r2, [pc, #320]	@ (80063c0 <HAL_GPIO_Init+0x330>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d007      	beq.n	8006294 <HAL_GPIO_Init+0x204>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a4f      	ldr	r2, [pc, #316]	@ (80063c4 <HAL_GPIO_Init+0x334>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d101      	bne.n	8006290 <HAL_GPIO_Init+0x200>
 800628c:	2308      	movs	r3, #8
 800628e:	e010      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 8006290:	2309      	movs	r3, #9
 8006292:	e00e      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 8006294:	2307      	movs	r3, #7
 8006296:	e00c      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 8006298:	2306      	movs	r3, #6
 800629a:	e00a      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 800629c:	2305      	movs	r3, #5
 800629e:	e008      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 80062a0:	2304      	movs	r3, #4
 80062a2:	e006      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 80062a4:	2303      	movs	r3, #3
 80062a6:	e004      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e002      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 80062ac:	2301      	movs	r3, #1
 80062ae:	e000      	b.n	80062b2 <HAL_GPIO_Init+0x222>
 80062b0:	2300      	movs	r3, #0
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	f002 0203 	and.w	r2, r2, #3
 80062b8:	0092      	lsls	r2, r2, #2
 80062ba:	4093      	lsls	r3, r2
 80062bc:	461a      	mov	r2, r3
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80062c4:	4936      	ldr	r1, [pc, #216]	@ (80063a0 <HAL_GPIO_Init+0x310>)
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	089b      	lsrs	r3, r3, #2
 80062ca:	3302      	adds	r3, #2
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062d2:	4b3d      	ldr	r3, [pc, #244]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	43db      	mvns	r3, r3
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	4013      	ands	r3, r2
 80062e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80062f6:	4a34      	ldr	r2, [pc, #208]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80062fc:	4b32      	ldr	r3, [pc, #200]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	43db      	mvns	r3, r3
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4013      	ands	r3, r2
 800630a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d003      	beq.n	8006320 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006320:	4a29      	ldr	r2, [pc, #164]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006326:	4b28      	ldr	r3, [pc, #160]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	43db      	mvns	r3, r3
 8006330:	693a      	ldr	r2, [r7, #16]
 8006332:	4013      	ands	r3, r2
 8006334:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d003      	beq.n	800634a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	4313      	orrs	r3, r2
 8006348:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800634a:	4a1f      	ldr	r2, [pc, #124]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006350:	4b1d      	ldr	r3, [pc, #116]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	43db      	mvns	r3, r3
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	4013      	ands	r3, r2
 800635e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006368:	2b00      	cmp	r3, #0
 800636a:	d003      	beq.n	8006374 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800636c:	693a      	ldr	r2, [r7, #16]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4313      	orrs	r3, r2
 8006372:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006374:	4a14      	ldr	r2, [pc, #80]	@ (80063c8 <HAL_GPIO_Init+0x338>)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	3301      	adds	r3, #1
 800637e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	fa22 f303 	lsr.w	r3, r2, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	f47f ae88 	bne.w	80060a0 <HAL_GPIO_Init+0x10>
  }
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr
 800639c:	40023800 	.word	0x40023800
 80063a0:	40013800 	.word	0x40013800
 80063a4:	40020000 	.word	0x40020000
 80063a8:	40020400 	.word	0x40020400
 80063ac:	40020800 	.word	0x40020800
 80063b0:	40020c00 	.word	0x40020c00
 80063b4:	40021000 	.word	0x40021000
 80063b8:	40021400 	.word	0x40021400
 80063bc:	40021800 	.word	0x40021800
 80063c0:	40021c00 	.word	0x40021c00
 80063c4:	40022000 	.word	0x40022000
 80063c8:	40013c00 	.word	0x40013c00

080063cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	807b      	strh	r3, [r7, #2]
 80063d8:	4613      	mov	r3, r2
 80063da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80063dc:	787b      	ldrb	r3, [r7, #1]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80063e2:	887a      	ldrh	r2, [r7, #2]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80063e8:	e003      	b.n	80063f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80063ea:	887b      	ldrh	r3, [r7, #2]
 80063ec:	041a      	lsls	r2, r3, #16
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	619a      	str	r2, [r3, #24]
}
 80063f2:	bf00      	nop
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bc80      	pop	{r7}
 80063fa:	4770      	bx	lr

080063fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e12b      	b.n	8006666 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d106      	bne.n	8006428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fb f9e0 	bl	80017e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2224      	movs	r2, #36	@ 0x24
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f022 0201 	bic.w	r2, r2, #1
 800643e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800644e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800645e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006460:	f000 fd66 	bl	8006f30 <HAL_RCC_GetPCLK1Freq>
 8006464:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	4a81      	ldr	r2, [pc, #516]	@ (8006670 <HAL_I2C_Init+0x274>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d807      	bhi.n	8006480 <HAL_I2C_Init+0x84>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4a80      	ldr	r2, [pc, #512]	@ (8006674 <HAL_I2C_Init+0x278>)
 8006474:	4293      	cmp	r3, r2
 8006476:	bf94      	ite	ls
 8006478:	2301      	movls	r3, #1
 800647a:	2300      	movhi	r3, #0
 800647c:	b2db      	uxtb	r3, r3
 800647e:	e006      	b.n	800648e <HAL_I2C_Init+0x92>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4a7d      	ldr	r2, [pc, #500]	@ (8006678 <HAL_I2C_Init+0x27c>)
 8006484:	4293      	cmp	r3, r2
 8006486:	bf94      	ite	ls
 8006488:	2301      	movls	r3, #1
 800648a:	2300      	movhi	r3, #0
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e0e7      	b.n	8006666 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4a78      	ldr	r2, [pc, #480]	@ (800667c <HAL_I2C_Init+0x280>)
 800649a:	fba2 2303 	umull	r2, r3, r2, r3
 800649e:	0c9b      	lsrs	r3, r3, #18
 80064a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68ba      	ldr	r2, [r7, #8]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	4a6a      	ldr	r2, [pc, #424]	@ (8006670 <HAL_I2C_Init+0x274>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d802      	bhi.n	80064d0 <HAL_I2C_Init+0xd4>
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	3301      	adds	r3, #1
 80064ce:	e009      	b.n	80064e4 <HAL_I2C_Init+0xe8>
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80064d6:	fb02 f303 	mul.w	r3, r2, r3
 80064da:	4a69      	ldr	r2, [pc, #420]	@ (8006680 <HAL_I2C_Init+0x284>)
 80064dc:	fba2 2303 	umull	r2, r3, r2, r3
 80064e0:	099b      	lsrs	r3, r3, #6
 80064e2:	3301      	adds	r3, #1
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	6812      	ldr	r2, [r2, #0]
 80064e8:	430b      	orrs	r3, r1
 80064ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80064f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	495c      	ldr	r1, [pc, #368]	@ (8006670 <HAL_I2C_Init+0x274>)
 8006500:	428b      	cmp	r3, r1
 8006502:	d819      	bhi.n	8006538 <HAL_I2C_Init+0x13c>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	1e59      	subs	r1, r3, #1
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006512:	1c59      	adds	r1, r3, #1
 8006514:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006518:	400b      	ands	r3, r1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00a      	beq.n	8006534 <HAL_I2C_Init+0x138>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	1e59      	subs	r1, r3, #1
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	fbb1 f3f3 	udiv	r3, r1, r3
 800652c:	3301      	adds	r3, #1
 800652e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006532:	e051      	b.n	80065d8 <HAL_I2C_Init+0x1dc>
 8006534:	2304      	movs	r3, #4
 8006536:	e04f      	b.n	80065d8 <HAL_I2C_Init+0x1dc>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d111      	bne.n	8006564 <HAL_I2C_Init+0x168>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	1e58      	subs	r0, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6859      	ldr	r1, [r3, #4]
 8006548:	460b      	mov	r3, r1
 800654a:	005b      	lsls	r3, r3, #1
 800654c:	440b      	add	r3, r1
 800654e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006552:	3301      	adds	r3, #1
 8006554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006558:	2b00      	cmp	r3, #0
 800655a:	bf0c      	ite	eq
 800655c:	2301      	moveq	r3, #1
 800655e:	2300      	movne	r3, #0
 8006560:	b2db      	uxtb	r3, r3
 8006562:	e012      	b.n	800658a <HAL_I2C_Init+0x18e>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	1e58      	subs	r0, r3, #1
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6859      	ldr	r1, [r3, #4]
 800656c:	460b      	mov	r3, r1
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	0099      	lsls	r1, r3, #2
 8006574:	440b      	add	r3, r1
 8006576:	fbb0 f3f3 	udiv	r3, r0, r3
 800657a:	3301      	adds	r3, #1
 800657c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006580:	2b00      	cmp	r3, #0
 8006582:	bf0c      	ite	eq
 8006584:	2301      	moveq	r3, #1
 8006586:	2300      	movne	r3, #0
 8006588:	b2db      	uxtb	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <HAL_I2C_Init+0x196>
 800658e:	2301      	movs	r3, #1
 8006590:	e022      	b.n	80065d8 <HAL_I2C_Init+0x1dc>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10e      	bne.n	80065b8 <HAL_I2C_Init+0x1bc>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	1e58      	subs	r0, r3, #1
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6859      	ldr	r1, [r3, #4]
 80065a2:	460b      	mov	r3, r1
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	440b      	add	r3, r1
 80065a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80065ac:	3301      	adds	r3, #1
 80065ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065b6:	e00f      	b.n	80065d8 <HAL_I2C_Init+0x1dc>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	1e58      	subs	r0, r3, #1
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6859      	ldr	r1, [r3, #4]
 80065c0:	460b      	mov	r3, r1
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	440b      	add	r3, r1
 80065c6:	0099      	lsls	r1, r3, #2
 80065c8:	440b      	add	r3, r1
 80065ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80065ce:	3301      	adds	r3, #1
 80065d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80065d8:	6879      	ldr	r1, [r7, #4]
 80065da:	6809      	ldr	r1, [r1, #0]
 80065dc:	4313      	orrs	r3, r2
 80065de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	69da      	ldr	r2, [r3, #28]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006606:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6911      	ldr	r1, [r2, #16]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	68d2      	ldr	r2, [r2, #12]
 8006612:	4311      	orrs	r1, r2
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6812      	ldr	r2, [r2, #0]
 8006618:	430b      	orrs	r3, r1
 800661a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695a      	ldr	r2, [r3, #20]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	431a      	orrs	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0201 	orr.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2220      	movs	r2, #32
 8006652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	000186a0 	.word	0x000186a0
 8006674:	001e847f 	.word	0x001e847f
 8006678:	003d08ff 	.word	0x003d08ff
 800667c:	431bde83 	.word	0x431bde83
 8006680:	10624dd3 	.word	0x10624dd3

08006684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b08a      	sub	sp, #40	@ 0x28
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e23b      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d050      	beq.n	8006744 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066a2:	4b9e      	ldr	r3, [pc, #632]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d00c      	beq.n	80066c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066ae:	4b9b      	ldr	r3, [pc, #620]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	d112      	bne.n	80066e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066ba:	4b98      	ldr	r3, [pc, #608]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066c6:	d10b      	bne.n	80066e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066c8:	4b94      	ldr	r3, [pc, #592]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d036      	beq.n	8006742 <HAL_RCC_OscConfig+0xbe>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d132      	bne.n	8006742 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e216      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685a      	ldr	r2, [r3, #4]
 80066e4:	4b8e      	ldr	r3, [pc, #568]	@ (8006920 <HAL_RCC_OscConfig+0x29c>)
 80066e6:	b2d2      	uxtb	r2, r2
 80066e8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d013      	beq.n	800671a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066f2:	f7fd fff1 	bl	80046d8 <HAL_GetTick>
 80066f6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066fa:	f7fd ffed 	bl	80046d8 <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b64      	cmp	r3, #100	@ 0x64
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e200      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800670c:	4b83      	ldr	r3, [pc, #524]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0f0      	beq.n	80066fa <HAL_RCC_OscConfig+0x76>
 8006718:	e014      	b.n	8006744 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800671a:	f7fd ffdd 	bl	80046d8 <HAL_GetTick>
 800671e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006720:	e008      	b.n	8006734 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006722:	f7fd ffd9 	bl	80046d8 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	6a3b      	ldr	r3, [r7, #32]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b64      	cmp	r3, #100	@ 0x64
 800672e:	d901      	bls.n	8006734 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e1ec      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006734:	4b79      	ldr	r3, [pc, #484]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1f0      	bne.n	8006722 <HAL_RCC_OscConfig+0x9e>
 8006740:	e000      	b.n	8006744 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006742:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d077      	beq.n	8006840 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006750:	4b72      	ldr	r3, [pc, #456]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f003 030c 	and.w	r3, r3, #12
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00b      	beq.n	8006774 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800675c:	4b6f      	ldr	r3, [pc, #444]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006764:	2b08      	cmp	r3, #8
 8006766:	d126      	bne.n	80067b6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006768:	4b6c      	ldr	r3, [pc, #432]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d120      	bne.n	80067b6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006774:	4b69      	ldr	r3, [pc, #420]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d005      	beq.n	800678c <HAL_RCC_OscConfig+0x108>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d001      	beq.n	800678c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e1c0      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800678c:	4b63      	ldr	r3, [pc, #396]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	21f8      	movs	r1, #248	@ 0xf8
 800679a:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800679c:	68f9      	ldr	r1, [r7, #12]
 800679e:	fa91 f1a1 	rbit	r1, r1
 80067a2:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067a4:	6939      	ldr	r1, [r7, #16]
 80067a6:	fab1 f181 	clz	r1, r1
 80067aa:	b2c9      	uxtb	r1, r1
 80067ac:	408b      	lsls	r3, r1
 80067ae:	495b      	ldr	r1, [pc, #364]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80067b0:	4313      	orrs	r3, r2
 80067b2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067b4:	e044      	b.n	8006840 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d02a      	beq.n	8006814 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067be:	4b59      	ldr	r3, [pc, #356]	@ (8006924 <HAL_RCC_OscConfig+0x2a0>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c4:	f7fd ff88 	bl	80046d8 <HAL_GetTick>
 80067c8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ca:	e008      	b.n	80067de <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067cc:	f7fd ff84 	bl	80046d8 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	6a3b      	ldr	r3, [r7, #32]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e197      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067de:	4b4f      	ldr	r3, [pc, #316]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d0f0      	beq.n	80067cc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067ea:	4b4c      	ldr	r3, [pc, #304]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	21f8      	movs	r1, #248	@ 0xf8
 80067f8:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067fa:	6979      	ldr	r1, [r7, #20]
 80067fc:	fa91 f1a1 	rbit	r1, r1
 8006800:	61b9      	str	r1, [r7, #24]
  return result;
 8006802:	69b9      	ldr	r1, [r7, #24]
 8006804:	fab1 f181 	clz	r1, r1
 8006808:	b2c9      	uxtb	r1, r1
 800680a:	408b      	lsls	r3, r1
 800680c:	4943      	ldr	r1, [pc, #268]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 800680e:	4313      	orrs	r3, r2
 8006810:	600b      	str	r3, [r1, #0]
 8006812:	e015      	b.n	8006840 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006814:	4b43      	ldr	r3, [pc, #268]	@ (8006924 <HAL_RCC_OscConfig+0x2a0>)
 8006816:	2200      	movs	r2, #0
 8006818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800681a:	f7fd ff5d 	bl	80046d8 <HAL_GetTick>
 800681e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006820:	e008      	b.n	8006834 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006822:	f7fd ff59 	bl	80046d8 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d901      	bls.n	8006834 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e16c      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006834:	4b39      	ldr	r3, [pc, #228]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1f0      	bne.n	8006822 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0308 	and.w	r3, r3, #8
 8006848:	2b00      	cmp	r3, #0
 800684a:	d030      	beq.n	80068ae <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d016      	beq.n	8006882 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006854:	4b34      	ldr	r3, [pc, #208]	@ (8006928 <HAL_RCC_OscConfig+0x2a4>)
 8006856:	2201      	movs	r2, #1
 8006858:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800685a:	f7fd ff3d 	bl	80046d8 <HAL_GetTick>
 800685e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006860:	e008      	b.n	8006874 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006862:	f7fd ff39 	bl	80046d8 <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	2b02      	cmp	r3, #2
 800686e:	d901      	bls.n	8006874 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e14c      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006874:	4b29      	ldr	r3, [pc, #164]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 8006876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0f0      	beq.n	8006862 <HAL_RCC_OscConfig+0x1de>
 8006880:	e015      	b.n	80068ae <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006882:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <HAL_RCC_OscConfig+0x2a4>)
 8006884:	2200      	movs	r2, #0
 8006886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006888:	f7fd ff26 	bl	80046d8 <HAL_GetTick>
 800688c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006890:	f7fd ff22 	bl	80046d8 <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	6a3b      	ldr	r3, [r7, #32]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e135      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068a2:	4b1e      	ldr	r3, [pc, #120]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80068a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068a6:	f003 0302 	and.w	r3, r3, #2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f0      	bne.n	8006890 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0304 	and.w	r3, r3, #4
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f000 8087 	beq.w	80069ca <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068bc:	2300      	movs	r3, #0
 80068be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068c2:	4b16      	ldr	r3, [pc, #88]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80068c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d110      	bne.n	80068f0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ce:	2300      	movs	r3, #0
 80068d0:	60bb      	str	r3, [r7, #8]
 80068d2:	4b12      	ldr	r3, [pc, #72]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80068d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d6:	4a11      	ldr	r2, [pc, #68]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80068d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80068de:	4b0f      	ldr	r3, [pc, #60]	@ (800691c <HAL_RCC_OscConfig+0x298>)
 80068e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068e6:	60bb      	str	r3, [r7, #8]
 80068e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068ea:	2301      	movs	r3, #1
 80068ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068f0:	4b0e      	ldr	r3, [pc, #56]	@ (800692c <HAL_RCC_OscConfig+0x2a8>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a0d      	ldr	r2, [pc, #52]	@ (800692c <HAL_RCC_OscConfig+0x2a8>)
 80068f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068fa:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068fc:	4b0b      	ldr	r3, [pc, #44]	@ (800692c <HAL_RCC_OscConfig+0x2a8>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006904:	2b00      	cmp	r3, #0
 8006906:	d122      	bne.n	800694e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006908:	4b08      	ldr	r3, [pc, #32]	@ (800692c <HAL_RCC_OscConfig+0x2a8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a07      	ldr	r2, [pc, #28]	@ (800692c <HAL_RCC_OscConfig+0x2a8>)
 800690e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006912:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006914:	f7fd fee0 	bl	80046d8 <HAL_GetTick>
 8006918:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800691a:	e012      	b.n	8006942 <HAL_RCC_OscConfig+0x2be>
 800691c:	40023800 	.word	0x40023800
 8006920:	40023802 	.word	0x40023802
 8006924:	42470000 	.word	0x42470000
 8006928:	42470e80 	.word	0x42470e80
 800692c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006930:	f7fd fed2 	bl	80046d8 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	2b02      	cmp	r3, #2
 800693c:	d901      	bls.n	8006942 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e0e5      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006942:	4b75      	ldr	r3, [pc, #468]	@ (8006b18 <HAL_RCC_OscConfig+0x494>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0f0      	beq.n	8006930 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	4b72      	ldr	r3, [pc, #456]	@ (8006b1c <HAL_RCC_OscConfig+0x498>)
 8006954:	b2d2      	uxtb	r2, r2
 8006956:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d015      	beq.n	800698c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006960:	f7fd feba 	bl	80046d8 <HAL_GetTick>
 8006964:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006966:	e00a      	b.n	800697e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006968:	f7fd feb6 	bl	80046d8 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	6a3b      	ldr	r3, [r7, #32]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006976:	4293      	cmp	r3, r2
 8006978:	d901      	bls.n	800697e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e0c7      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800697e:	4b68      	ldr	r3, [pc, #416]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006982:	f003 0302 	and.w	r3, r3, #2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0ee      	beq.n	8006968 <HAL_RCC_OscConfig+0x2e4>
 800698a:	e014      	b.n	80069b6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800698c:	f7fd fea4 	bl	80046d8 <HAL_GetTick>
 8006990:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006992:	e00a      	b.n	80069aa <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006994:	f7fd fea0 	bl	80046d8 <HAL_GetTick>
 8006998:	4602      	mov	r2, r0
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	1ad3      	subs	r3, r2, r3
 800699e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e0b1      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069aa:	4b5d      	ldr	r3, [pc, #372]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 80069ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1ee      	bne.n	8006994 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d105      	bne.n	80069ca <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069be:	4b58      	ldr	r3, [pc, #352]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c2:	4a57      	ldr	r2, [pc, #348]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 80069c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 809c 	beq.w	8006b0c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069d4:	4b52      	ldr	r3, [pc, #328]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f003 030c 	and.w	r3, r3, #12
 80069dc:	2b08      	cmp	r3, #8
 80069de:	d061      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d146      	bne.n	8006a76 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069e8:	4b4e      	ldr	r3, [pc, #312]	@ (8006b24 <HAL_RCC_OscConfig+0x4a0>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069ee:	f7fd fe73 	bl	80046d8 <HAL_GetTick>
 80069f2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069f4:	e008      	b.n	8006a08 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069f6:	f7fd fe6f 	bl	80046d8 <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b64      	cmp	r3, #100	@ 0x64
 8006a02:	d901      	bls.n	8006a08 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e082      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a08:	4b45      	ldr	r3, [pc, #276]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1f0      	bne.n	80069f6 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a14:	4b42      	ldr	r3, [pc, #264]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	4b43      	ldr	r3, [pc, #268]	@ (8006b28 <HAL_RCC_OscConfig+0x4a4>)
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	69d1      	ldr	r1, [r2, #28]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6a12      	ldr	r2, [r2, #32]
 8006a24:	4311      	orrs	r1, r2
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a2a:	0192      	lsls	r2, r2, #6
 8006a2c:	4311      	orrs	r1, r2
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a32:	0612      	lsls	r2, r2, #24
 8006a34:	4311      	orrs	r1, r2
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006a3a:	0852      	lsrs	r2, r2, #1
 8006a3c:	3a01      	subs	r2, #1
 8006a3e:	0412      	lsls	r2, r2, #16
 8006a40:	430a      	orrs	r2, r1
 8006a42:	4937      	ldr	r1, [pc, #220]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a48:	4b36      	ldr	r3, [pc, #216]	@ (8006b24 <HAL_RCC_OscConfig+0x4a0>)
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a4e:	f7fd fe43 	bl	80046d8 <HAL_GetTick>
 8006a52:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a54:	e008      	b.n	8006a68 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a56:	f7fd fe3f 	bl	80046d8 <HAL_GetTick>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	1ad3      	subs	r3, r2, r3
 8006a60:	2b64      	cmp	r3, #100	@ 0x64
 8006a62:	d901      	bls.n	8006a68 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8006a64:	2303      	movs	r3, #3
 8006a66:	e052      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a68:	4b2d      	ldr	r3, [pc, #180]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d0f0      	beq.n	8006a56 <HAL_RCC_OscConfig+0x3d2>
 8006a74:	e04a      	b.n	8006b0c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a76:	4b2b      	ldr	r3, [pc, #172]	@ (8006b24 <HAL_RCC_OscConfig+0x4a0>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a7c:	f7fd fe2c 	bl	80046d8 <HAL_GetTick>
 8006a80:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a82:	e008      	b.n	8006a96 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a84:	f7fd fe28 	bl	80046d8 <HAL_GetTick>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	2b64      	cmp	r3, #100	@ 0x64
 8006a90:	d901      	bls.n	8006a96 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e03b      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a96:	4b22      	ldr	r3, [pc, #136]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1f0      	bne.n	8006a84 <HAL_RCC_OscConfig+0x400>
 8006aa2:	e033      	b.n	8006b0c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d101      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e02e      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b20 <HAL_RCC_OscConfig+0x49c>)
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	69db      	ldr	r3, [r3, #28]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d121      	bne.n	8006b08 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ac4:	69fb      	ldr	r3, [r7, #28]
 8006ac6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d11a      	bne.n	8006b08 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ad2:	69fa      	ldr	r2, [r7, #28]
 8006ad4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ad8:	4013      	ands	r3, r2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ade:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d111      	bne.n	8006b08 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aee:	085b      	lsrs	r3, r3, #1
 8006af0:	3b01      	subs	r3, #1
 8006af2:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d107      	bne.n	8006b08 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b02:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d001      	beq.n	8006b0c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e000      	b.n	8006b0e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3728      	adds	r7, #40	@ 0x28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	40007000 	.word	0x40007000
 8006b1c:	40023870 	.word	0x40023870
 8006b20:	40023800 	.word	0x40023800
 8006b24:	42470060 	.word	0x42470060
 8006b28:	f0bc8000 	.word	0xf0bc8000

08006b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e0d2      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b40:	4b6b      	ldr	r3, [pc, #428]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 030f 	and.w	r3, r3, #15
 8006b48:	683a      	ldr	r2, [r7, #0]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d90c      	bls.n	8006b68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b4e:	4b68      	ldr	r3, [pc, #416]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b56:	4b66      	ldr	r3, [pc, #408]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 030f 	and.w	r3, r3, #15
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d001      	beq.n	8006b68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e0be      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0302 	and.w	r3, r3, #2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d020      	beq.n	8006bb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0304 	and.w	r3, r3, #4
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d005      	beq.n	8006b8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b80:	4b5c      	ldr	r3, [pc, #368]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	4a5b      	ldr	r2, [pc, #364]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 0308 	and.w	r3, r3, #8
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d005      	beq.n	8006ba4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006b98:	4b56      	ldr	r3, [pc, #344]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	4a55      	ldr	r2, [pc, #340]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ba2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ba4:	4b53      	ldr	r3, [pc, #332]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	4950      	ldr	r1, [pc, #320]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d040      	beq.n	8006c44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d107      	bne.n	8006bda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bca:	4b4a      	ldr	r3, [pc, #296]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d115      	bne.n	8006c02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e085      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2b02      	cmp	r3, #2
 8006be0:	d107      	bne.n	8006bf2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006be2:	4b44      	ldr	r3, [pc, #272]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d109      	bne.n	8006c02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e079      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bf2:	4b40      	ldr	r3, [pc, #256]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e071      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c02:	4b3c      	ldr	r3, [pc, #240]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f023 0203 	bic.w	r2, r3, #3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	4939      	ldr	r1, [pc, #228]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c14:	f7fd fd60 	bl	80046d8 <HAL_GetTick>
 8006c18:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c1a:	e00a      	b.n	8006c32 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c1c:	f7fd fd5c 	bl	80046d8 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e059      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c32:	4b30      	ldr	r3, [pc, #192]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f003 020c 	and.w	r2, r3, #12
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d1eb      	bne.n	8006c1c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c44:	4b2a      	ldr	r3, [pc, #168]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 030f 	and.w	r3, r3, #15
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d20c      	bcs.n	8006c6c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c52:	4b27      	ldr	r3, [pc, #156]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c54:	683a      	ldr	r2, [r7, #0]
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5a:	4b25      	ldr	r3, [pc, #148]	@ (8006cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 030f 	and.w	r3, r3, #15
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d001      	beq.n	8006c6c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e03c      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d008      	beq.n	8006c8a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c78:	4b1e      	ldr	r3, [pc, #120]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	491b      	ldr	r1, [pc, #108]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0308 	and.w	r3, r3, #8
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d009      	beq.n	8006caa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c96:	4b17      	ldr	r3, [pc, #92]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	00db      	lsls	r3, r3, #3
 8006ca4:	4913      	ldr	r1, [pc, #76]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006caa:	f000 f82b 	bl	8006d04 <HAL_RCC_GetSysClockFreq>
 8006cae:	4601      	mov	r1, r0
 8006cb0:	4b10      	ldr	r3, [pc, #64]	@ (8006cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cb8:	22f0      	movs	r2, #240	@ 0xf0
 8006cba:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	fa92 f2a2 	rbit	r2, r2
 8006cc2:	613a      	str	r2, [r7, #16]
  return result;
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	fab2 f282 	clz	r2, r2
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	40d3      	lsrs	r3, r2
 8006cce:	4a0a      	ldr	r2, [pc, #40]	@ (8006cf8 <HAL_RCC_ClockConfig+0x1cc>)
 8006cd0:	5cd3      	ldrb	r3, [r2, r3]
 8006cd2:	fa21 f303 	lsr.w	r3, r1, r3
 8006cd6:	4a09      	ldr	r2, [pc, #36]	@ (8006cfc <HAL_RCC_ClockConfig+0x1d0>)
 8006cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cda:	4b09      	ldr	r3, [pc, #36]	@ (8006d00 <HAL_RCC_ClockConfig+0x1d4>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fd fcb8 	bl	8004654 <HAL_InitTick>

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	40023c00 	.word	0x40023c00
 8006cf4:	40023800 	.word	0x40023800
 8006cf8:	08009e7c 	.word	0x08009e7c
 8006cfc:	20000000 	.word	0x20000000
 8006d00:	20000004 	.word	0x20000004

08006d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d08:	b094      	sub	sp, #80	@ 0x50
 8006d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d10:	2300      	movs	r3, #0
 8006d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d14:	2300      	movs	r3, #0
 8006d16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d1c:	4b7c      	ldr	r3, [pc, #496]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 030c 	and.w	r3, r3, #12
 8006d24:	2b08      	cmp	r3, #8
 8006d26:	d00d      	beq.n	8006d44 <HAL_RCC_GetSysClockFreq+0x40>
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	f200 80e7 	bhi.w	8006efc <HAL_RCC_GetSysClockFreq+0x1f8>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0x34>
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d003      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0x3a>
 8006d36:	e0e1      	b.n	8006efc <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d38:	4b76      	ldr	r3, [pc, #472]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x210>)
 8006d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006d3c:	e0e1      	b.n	8006f02 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d3e:	4b76      	ldr	r3, [pc, #472]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x214>)
 8006d40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d42:	e0de      	b.n	8006f02 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d44:	4b72      	ldr	r3, [pc, #456]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d4e:	4b70      	ldr	r3, [pc, #448]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d065      	beq.n	8006e26 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d5a:	4b6d      	ldr	r3, [pc, #436]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	099b      	lsrs	r3, r3, #6
 8006d60:	2200      	movs	r2, #0
 8006d62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d6e:	2300      	movs	r3, #0
 8006d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006d76:	4622      	mov	r2, r4
 8006d78:	462b      	mov	r3, r5
 8006d7a:	f04f 0000 	mov.w	r0, #0
 8006d7e:	f04f 0100 	mov.w	r1, #0
 8006d82:	0159      	lsls	r1, r3, #5
 8006d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d88:	0150      	lsls	r0, r2, #5
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	4621      	mov	r1, r4
 8006d90:	1a51      	subs	r1, r2, r1
 8006d92:	6139      	str	r1, [r7, #16]
 8006d94:	4629      	mov	r1, r5
 8006d96:	eb63 0301 	sbc.w	r3, r3, r1
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006da8:	4659      	mov	r1, fp
 8006daa:	018b      	lsls	r3, r1, #6
 8006dac:	4651      	mov	r1, sl
 8006dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006db2:	4651      	mov	r1, sl
 8006db4:	018a      	lsls	r2, r1, #6
 8006db6:	46d4      	mov	ip, sl
 8006db8:	ebb2 080c 	subs.w	r8, r2, ip
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	eb63 0901 	sbc.w	r9, r3, r1
 8006dc2:	f04f 0200 	mov.w	r2, #0
 8006dc6:	f04f 0300 	mov.w	r3, #0
 8006dca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dd6:	4690      	mov	r8, r2
 8006dd8:	4699      	mov	r9, r3
 8006dda:	4623      	mov	r3, r4
 8006ddc:	eb18 0303 	adds.w	r3, r8, r3
 8006de0:	60bb      	str	r3, [r7, #8]
 8006de2:	462b      	mov	r3, r5
 8006de4:	eb49 0303 	adc.w	r3, r9, r3
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	f04f 0200 	mov.w	r2, #0
 8006dee:	f04f 0300 	mov.w	r3, #0
 8006df2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006df6:	4629      	mov	r1, r5
 8006df8:	024b      	lsls	r3, r1, #9
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	4604      	mov	r4, r0
 8006e00:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8006e04:	4601      	mov	r1, r0
 8006e06:	024a      	lsls	r2, r1, #9
 8006e08:	4610      	mov	r0, r2
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e0e:	2200      	movs	r2, #0
 8006e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e18:	f7f9 fcce 	bl	80007b8 <__aeabi_uldivmod>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	460b      	mov	r3, r1
 8006e20:	4613      	mov	r3, r2
 8006e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e24:	e05c      	b.n	8006ee0 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e26:	4b3a      	ldr	r3, [pc, #232]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	099b      	lsrs	r3, r3, #6
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	4611      	mov	r1, r2
 8006e32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e36:	623b      	str	r3, [r7, #32]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e40:	4642      	mov	r2, r8
 8006e42:	464b      	mov	r3, r9
 8006e44:	f04f 0000 	mov.w	r0, #0
 8006e48:	f04f 0100 	mov.w	r1, #0
 8006e4c:	0159      	lsls	r1, r3, #5
 8006e4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e52:	0150      	lsls	r0, r2, #5
 8006e54:	4602      	mov	r2, r0
 8006e56:	460b      	mov	r3, r1
 8006e58:	46c4      	mov	ip, r8
 8006e5a:	ebb2 0a0c 	subs.w	sl, r2, ip
 8006e5e:	4640      	mov	r0, r8
 8006e60:	4649      	mov	r1, r9
 8006e62:	468c      	mov	ip, r1
 8006e64:	eb63 0b0c 	sbc.w	fp, r3, ip
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006e7c:	ebb2 040a 	subs.w	r4, r2, sl
 8006e80:	eb63 050b 	sbc.w	r5, r3, fp
 8006e84:	f04f 0200 	mov.w	r2, #0
 8006e88:	f04f 0300 	mov.w	r3, #0
 8006e8c:	00eb      	lsls	r3, r5, #3
 8006e8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e92:	00e2      	lsls	r2, r4, #3
 8006e94:	4614      	mov	r4, r2
 8006e96:	461d      	mov	r5, r3
 8006e98:	4603      	mov	r3, r0
 8006e9a:	18e3      	adds	r3, r4, r3
 8006e9c:	603b      	str	r3, [r7, #0]
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	eb45 0303 	adc.w	r3, r5, r3
 8006ea4:	607b      	str	r3, [r7, #4]
 8006ea6:	f04f 0200 	mov.w	r2, #0
 8006eaa:	f04f 0300 	mov.w	r3, #0
 8006eae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	028b      	lsls	r3, r1, #10
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4629      	mov	r1, r5
 8006eba:	4604      	mov	r4, r0
 8006ebc:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8006ec0:	4601      	mov	r1, r0
 8006ec2:	028a      	lsls	r2, r1, #10
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eca:	2200      	movs	r2, #0
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	61fa      	str	r2, [r7, #28]
 8006ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ed4:	f7f9 fc70 	bl	80007b8 <__aeabi_uldivmod>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4613      	mov	r3, r2
 8006ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <HAL_RCC_GetSysClockFreq+0x20c>)
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	0c1b      	lsrs	r3, r3, #16
 8006ee6:	f003 0303 	and.w	r3, r3, #3
 8006eea:	3301      	adds	r3, #1
 8006eec:	005b      	lsls	r3, r3, #1
 8006eee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006ef0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006efa:	e002      	b.n	8006f02 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006efc:	4b05      	ldr	r3, [pc, #20]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x210>)
 8006efe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3750      	adds	r7, #80	@ 0x50
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f0e:	bf00      	nop
 8006f10:	40023800 	.word	0x40023800
 8006f14:	00f42400 	.word	0x00f42400
 8006f18:	007a1200 	.word	0x007a1200

08006f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f20:	4b02      	ldr	r3, [pc, #8]	@ (8006f2c <HAL_RCC_GetHCLKFreq+0x10>)
 8006f22:	681b      	ldr	r3, [r3, #0]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bc80      	pop	{r7}
 8006f2a:	4770      	bx	lr
 8006f2c:	20000000 	.word	0x20000000

08006f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006f36:	f7ff fff1 	bl	8006f1c <HAL_RCC_GetHCLKFreq>
 8006f3a:	4601      	mov	r1, r0
 8006f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f6c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006f44:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8006f48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	fa92 f2a2 	rbit	r2, r2
 8006f50:	603a      	str	r2, [r7, #0]
  return result;
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	fab2 f282 	clz	r2, r2
 8006f58:	b2d2      	uxtb	r2, r2
 8006f5a:	40d3      	lsrs	r3, r2
 8006f5c:	4a04      	ldr	r2, [pc, #16]	@ (8006f70 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006f5e:	5cd3      	ldrb	r3, [r2, r3]
 8006f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3708      	adds	r7, #8
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	40023800 	.word	0x40023800
 8006f70:	08009e8c 	.word	0x08009e8c

08006f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006f7a:	f7ff ffcf 	bl	8006f1c <HAL_RCC_GetHCLKFreq>
 8006f7e:	4601      	mov	r1, r0
 8006f80:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8006f88:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8006f8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	fa92 f2a2 	rbit	r2, r2
 8006f94:	603a      	str	r2, [r7, #0]
  return result;
 8006f96:	683a      	ldr	r2, [r7, #0]
 8006f98:	fab2 f282 	clz	r2, r2
 8006f9c:	b2d2      	uxtb	r2, r2
 8006f9e:	40d3      	lsrs	r3, r2
 8006fa0:	4a04      	ldr	r2, [pc, #16]	@ (8006fb4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006fa2:	5cd3      	ldrb	r3, [r2, r3]
 8006fa4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	40023800 	.word	0x40023800
 8006fb4:	08009e8c 	.word	0x08009e8c

08006fb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e07b      	b.n	80070c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d108      	bne.n	8006fe4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fda:	d009      	beq.n	8006ff0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	61da      	str	r2, [r3, #28]
 8006fe2:	e005      	b.n	8006ff0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fc ff7c 	bl	8003f08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007026:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007038:	431a      	orrs	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007042:	431a      	orrs	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	431a      	orrs	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	431a      	orrs	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007060:	431a      	orrs	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800706a:	431a      	orrs	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a1b      	ldr	r3, [r3, #32]
 8007070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007074:	ea42 0103 	orr.w	r1, r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	430a      	orrs	r2, r1
 8007086:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	0c1b      	lsrs	r3, r3, #16
 800708e:	f003 0104 	and.w	r1, r3, #4
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007096:	f003 0210 	and.w	r2, r3, #16
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69da      	ldr	r2, [r3, #28]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80070ca:	b580      	push	{r7, lr}
 80070cc:	b084      	sub	sp, #16
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	60f8      	str	r0, [r7, #12]
 80070d2:	60b9      	str	r1, [r7, #8]
 80070d4:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d004      	beq.n	80070e6 <HAL_SRAM_Init+0x1c>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070e4:	d101      	bne.n	80070ea <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e038      	b.n	800715c <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d106      	bne.n	8007104 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f7fa fa32 	bl	8001568 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	3308      	adds	r3, #8
 800710c:	4619      	mov	r1, r3
 800710e:	4610      	mov	r0, r2
 8007110:	f000 fea2 	bl	8007e58 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6818      	ldr	r0, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	461a      	mov	r2, r3
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	f000 fefa 	bl	8007f18 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6858      	ldr	r0, [r3, #4]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	689a      	ldr	r2, [r3, #8]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007130:	6879      	ldr	r1, [r7, #4]
 8007132:	f000 ff1f 	bl	8007f74 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	6892      	ldr	r2, [r2, #8]
 800713e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	6892      	ldr	r2, [r2, #8]
 800714a:	f041 0101 	orr.w	r1, r1, #1
 800714e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d101      	bne.n	8007176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e041      	b.n	80071fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800717c:	b2db      	uxtb	r3, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d106      	bne.n	8007190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f7fd f86a 	bl	8004264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	3304      	adds	r3, #4
 80071a0:	4619      	mov	r1, r3
 80071a2:	4610      	mov	r0, r2
 80071a4:	f000 fa10 	bl	80075c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b082      	sub	sp, #8
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d101      	bne.n	8007214 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e041      	b.n	8007298 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800721a:	b2db      	uxtb	r3, r3
 800721c:	2b00      	cmp	r3, #0
 800721e:	d106      	bne.n	800722e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f839 	bl	80072a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2202      	movs	r2, #2
 8007232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	3304      	adds	r3, #4
 800723e:	4619      	mov	r1, r3
 8007240:	4610      	mov	r0, r2
 8007242:	f000 f9c1 	bl	80075c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2201      	movs	r2, #1
 8007252:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3708      	adds	r7, #8
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bc80      	pop	{r7}
 80072b0:	4770      	bx	lr
	...

080072b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d109      	bne.n	80072d8 <HAL_TIM_PWM_Start+0x24>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	bf14      	ite	ne
 80072d0:	2301      	movne	r3, #1
 80072d2:	2300      	moveq	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	e022      	b.n	800731e <HAL_TIM_PWM_Start+0x6a>
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d109      	bne.n	80072f2 <HAL_TIM_PWM_Start+0x3e>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	bf14      	ite	ne
 80072ea:	2301      	movne	r3, #1
 80072ec:	2300      	moveq	r3, #0
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	e015      	b.n	800731e <HAL_TIM_PWM_Start+0x6a>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d109      	bne.n	800730c <HAL_TIM_PWM_Start+0x58>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b01      	cmp	r3, #1
 8007302:	bf14      	ite	ne
 8007304:	2301      	movne	r3, #1
 8007306:	2300      	moveq	r3, #0
 8007308:	b2db      	uxtb	r3, r3
 800730a:	e008      	b.n	800731e <HAL_TIM_PWM_Start+0x6a>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b01      	cmp	r3, #1
 8007316:	bf14      	ite	ne
 8007318:	2301      	movne	r3, #1
 800731a:	2300      	moveq	r3, #0
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e07c      	b.n	8007420 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d104      	bne.n	8007336 <HAL_TIM_PWM_Start+0x82>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007334:	e013      	b.n	800735e <HAL_TIM_PWM_Start+0xaa>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b04      	cmp	r3, #4
 800733a:	d104      	bne.n	8007346 <HAL_TIM_PWM_Start+0x92>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007344:	e00b      	b.n	800735e <HAL_TIM_PWM_Start+0xaa>
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b08      	cmp	r3, #8
 800734a:	d104      	bne.n	8007356 <HAL_TIM_PWM_Start+0xa2>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2202      	movs	r2, #2
 8007350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007354:	e003      	b.n	800735e <HAL_TIM_PWM_Start+0xaa>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2202      	movs	r2, #2
 800735a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2201      	movs	r2, #1
 8007364:	6839      	ldr	r1, [r7, #0]
 8007366:	4618      	mov	r0, r3
 8007368:	f000 fb84 	bl	8007a74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a2d      	ldr	r2, [pc, #180]	@ (8007428 <HAL_TIM_PWM_Start+0x174>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d004      	beq.n	8007380 <HAL_TIM_PWM_Start+0xcc>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a2c      	ldr	r2, [pc, #176]	@ (800742c <HAL_TIM_PWM_Start+0x178>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d101      	bne.n	8007384 <HAL_TIM_PWM_Start+0xd0>
 8007380:	2301      	movs	r3, #1
 8007382:	e000      	b.n	8007386 <HAL_TIM_PWM_Start+0xd2>
 8007384:	2300      	movs	r3, #0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d007      	beq.n	800739a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007398:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a22      	ldr	r2, [pc, #136]	@ (8007428 <HAL_TIM_PWM_Start+0x174>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d022      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ac:	d01d      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1f      	ldr	r2, [pc, #124]	@ (8007430 <HAL_TIM_PWM_Start+0x17c>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d018      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007434 <HAL_TIM_PWM_Start+0x180>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d013      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007438 <HAL_TIM_PWM_Start+0x184>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00e      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a16      	ldr	r2, [pc, #88]	@ (800742c <HAL_TIM_PWM_Start+0x178>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d009      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a18      	ldr	r2, [pc, #96]	@ (800743c <HAL_TIM_PWM_Start+0x188>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d004      	beq.n	80073ea <HAL_TIM_PWM_Start+0x136>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a16      	ldr	r2, [pc, #88]	@ (8007440 <HAL_TIM_PWM_Start+0x18c>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d111      	bne.n	800740e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f003 0307 	and.w	r3, r3, #7
 80073f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2b06      	cmp	r3, #6
 80073fa:	d010      	beq.n	800741e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f042 0201 	orr.w	r2, r2, #1
 800740a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800740c:	e007      	b.n	800741e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f042 0201 	orr.w	r2, r2, #1
 800741c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40010000 	.word	0x40010000
 800742c:	40010400 	.word	0x40010400
 8007430:	40000400 	.word	0x40000400
 8007434:	40000800 	.word	0x40000800
 8007438:	40000c00 	.word	0x40000c00
 800743c:	40014000 	.word	0x40014000
 8007440:	40001800 	.word	0x40001800

08007444 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b086      	sub	sp, #24
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007450:	2300      	movs	r3, #0
 8007452:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800745a:	2b01      	cmp	r3, #1
 800745c:	d101      	bne.n	8007462 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800745e:	2302      	movs	r3, #2
 8007460:	e0ae      	b.n	80075c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2b0c      	cmp	r3, #12
 800746e:	f200 809f 	bhi.w	80075b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007472:	a201      	add	r2, pc, #4	@ (adr r2, 8007478 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007478:	080074ad 	.word	0x080074ad
 800747c:	080075b1 	.word	0x080075b1
 8007480:	080075b1 	.word	0x080075b1
 8007484:	080075b1 	.word	0x080075b1
 8007488:	080074ed 	.word	0x080074ed
 800748c:	080075b1 	.word	0x080075b1
 8007490:	080075b1 	.word	0x080075b1
 8007494:	080075b1 	.word	0x080075b1
 8007498:	0800752f 	.word	0x0800752f
 800749c:	080075b1 	.word	0x080075b1
 80074a0:	080075b1 	.word	0x080075b1
 80074a4:	080075b1 	.word	0x080075b1
 80074a8:	0800756f 	.word	0x0800756f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68b9      	ldr	r1, [r7, #8]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f000 f932 	bl	800771c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	699a      	ldr	r2, [r3, #24]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f042 0208 	orr.w	r2, r2, #8
 80074c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	699a      	ldr	r2, [r3, #24]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0204 	bic.w	r2, r2, #4
 80074d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	6999      	ldr	r1, [r3, #24]
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	691a      	ldr	r2, [r3, #16]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	619a      	str	r2, [r3, #24]
      break;
 80074ea:	e064      	b.n	80075b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68b9      	ldr	r1, [r7, #8]
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 f982 	bl	80077fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699a      	ldr	r2, [r3, #24]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	6999      	ldr	r1, [r3, #24]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	021a      	lsls	r2, r3, #8
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	619a      	str	r2, [r3, #24]
      break;
 800752c:	e043      	b.n	80075b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68b9      	ldr	r1, [r7, #8]
 8007534:	4618      	mov	r0, r3
 8007536:	f000 f9d5 	bl	80078e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69da      	ldr	r2, [r3, #28]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f042 0208 	orr.w	r2, r2, #8
 8007548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	69da      	ldr	r2, [r3, #28]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0204 	bic.w	r2, r2, #4
 8007558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	69d9      	ldr	r1, [r3, #28]
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	691a      	ldr	r2, [r3, #16]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	430a      	orrs	r2, r1
 800756a:	61da      	str	r2, [r3, #28]
      break;
 800756c:	e023      	b.n	80075b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68b9      	ldr	r1, [r7, #8]
 8007574:	4618      	mov	r0, r3
 8007576:	f000 fa29 	bl	80079cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	69da      	ldr	r2, [r3, #28]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	69da      	ldr	r2, [r3, #28]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69d9      	ldr	r1, [r3, #28]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	021a      	lsls	r2, r3, #8
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	430a      	orrs	r2, r1
 80075ac:	61da      	str	r2, [r3, #28]
      break;
 80075ae:	e002      	b.n	80075b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	75fb      	strb	r3, [r7, #23]
      break;
 80075b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075be:	7dfb      	ldrb	r3, [r7, #23]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3718      	adds	r7, #24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a45      	ldr	r2, [pc, #276]	@ (80076f0 <TIM_Base_SetConfig+0x128>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d013      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075e6:	d00f      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a42      	ldr	r2, [pc, #264]	@ (80076f4 <TIM_Base_SetConfig+0x12c>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d00b      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a41      	ldr	r2, [pc, #260]	@ (80076f8 <TIM_Base_SetConfig+0x130>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d007      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a40      	ldr	r2, [pc, #256]	@ (80076fc <TIM_Base_SetConfig+0x134>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d003      	beq.n	8007608 <TIM_Base_SetConfig+0x40>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a3f      	ldr	r2, [pc, #252]	@ (8007700 <TIM_Base_SetConfig+0x138>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d108      	bne.n	800761a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800760e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	4313      	orrs	r3, r2
 8007618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a34      	ldr	r2, [pc, #208]	@ (80076f0 <TIM_Base_SetConfig+0x128>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d02b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007628:	d027      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a31      	ldr	r2, [pc, #196]	@ (80076f4 <TIM_Base_SetConfig+0x12c>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d023      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a30      	ldr	r2, [pc, #192]	@ (80076f8 <TIM_Base_SetConfig+0x130>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d01f      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a2f      	ldr	r2, [pc, #188]	@ (80076fc <TIM_Base_SetConfig+0x134>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d01b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a2e      	ldr	r2, [pc, #184]	@ (8007700 <TIM_Base_SetConfig+0x138>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d017      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a2d      	ldr	r2, [pc, #180]	@ (8007704 <TIM_Base_SetConfig+0x13c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d013      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a2c      	ldr	r2, [pc, #176]	@ (8007708 <TIM_Base_SetConfig+0x140>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d00f      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a2b      	ldr	r2, [pc, #172]	@ (800770c <TIM_Base_SetConfig+0x144>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d00b      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	4a2a      	ldr	r2, [pc, #168]	@ (8007710 <TIM_Base_SetConfig+0x148>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d007      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a29      	ldr	r2, [pc, #164]	@ (8007714 <TIM_Base_SetConfig+0x14c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d003      	beq.n	800767a <TIM_Base_SetConfig+0xb2>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a28      	ldr	r2, [pc, #160]	@ (8007718 <TIM_Base_SetConfig+0x150>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d108      	bne.n	800768c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	4313      	orrs	r3, r2
 800768a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	4313      	orrs	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a0f      	ldr	r2, [pc, #60]	@ (80076f0 <TIM_Base_SetConfig+0x128>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d003      	beq.n	80076c0 <TIM_Base_SetConfig+0xf8>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a11      	ldr	r2, [pc, #68]	@ (8007700 <TIM_Base_SetConfig+0x138>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d103      	bne.n	80076c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	691a      	ldr	r2, [r3, #16]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d105      	bne.n	80076e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	f023 0201 	bic.w	r2, r3, #1
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	611a      	str	r2, [r3, #16]
  }
}
 80076e6:	bf00      	nop
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bc80      	pop	{r7}
 80076ee:	4770      	bx	lr
 80076f0:	40010000 	.word	0x40010000
 80076f4:	40000400 	.word	0x40000400
 80076f8:	40000800 	.word	0x40000800
 80076fc:	40000c00 	.word	0x40000c00
 8007700:	40010400 	.word	0x40010400
 8007704:	40014000 	.word	0x40014000
 8007708:	40014400 	.word	0x40014400
 800770c:	40014800 	.word	0x40014800
 8007710:	40001800 	.word	0x40001800
 8007714:	40001c00 	.word	0x40001c00
 8007718:	40002000 	.word	0x40002000

0800771c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800771c:	b480      	push	{r7}
 800771e:	b087      	sub	sp, #28
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	f023 0201 	bic.w	r2, r3, #1
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	699b      	ldr	r3, [r3, #24]
 8007742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f023 0303 	bic.w	r3, r3, #3
 8007752:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	4313      	orrs	r3, r2
 800775c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f023 0302 	bic.w	r3, r3, #2
 8007764:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	4313      	orrs	r3, r2
 800776e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a20      	ldr	r2, [pc, #128]	@ (80077f4 <TIM_OC1_SetConfig+0xd8>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d003      	beq.n	8007780 <TIM_OC1_SetConfig+0x64>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a1f      	ldr	r2, [pc, #124]	@ (80077f8 <TIM_OC1_SetConfig+0xdc>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d10c      	bne.n	800779a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	f023 0308 	bic.w	r3, r3, #8
 8007786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	697a      	ldr	r2, [r7, #20]
 800778e:	4313      	orrs	r3, r2
 8007790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	f023 0304 	bic.w	r3, r3, #4
 8007798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a15      	ldr	r2, [pc, #84]	@ (80077f4 <TIM_OC1_SetConfig+0xd8>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d003      	beq.n	80077aa <TIM_OC1_SetConfig+0x8e>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a14      	ldr	r2, [pc, #80]	@ (80077f8 <TIM_OC1_SetConfig+0xdc>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d111      	bne.n	80077ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	699b      	ldr	r3, [r3, #24]
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	685a      	ldr	r2, [r3, #4]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	621a      	str	r2, [r3, #32]
}
 80077e8:	bf00      	nop
 80077ea:	371c      	adds	r7, #28
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bc80      	pop	{r7}
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	40010000 	.word	0x40010000
 80077f8:	40010400 	.word	0x40010400

080077fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b087      	sub	sp, #28
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a1b      	ldr	r3, [r3, #32]
 800780a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a1b      	ldr	r3, [r3, #32]
 8007810:	f023 0210 	bic.w	r2, r3, #16
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800782a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007832:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	021b      	lsls	r3, r3, #8
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	4313      	orrs	r3, r2
 800783e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f023 0320 	bic.w	r3, r3, #32
 8007846:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	4313      	orrs	r3, r2
 8007852:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a21      	ldr	r2, [pc, #132]	@ (80078dc <TIM_OC2_SetConfig+0xe0>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d003      	beq.n	8007864 <TIM_OC2_SetConfig+0x68>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a20      	ldr	r2, [pc, #128]	@ (80078e0 <TIM_OC2_SetConfig+0xe4>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d10d      	bne.n	8007880 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800786a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	4313      	orrs	r3, r2
 8007876:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800787e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a16      	ldr	r2, [pc, #88]	@ (80078dc <TIM_OC2_SetConfig+0xe0>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d003      	beq.n	8007890 <TIM_OC2_SetConfig+0x94>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a15      	ldr	r2, [pc, #84]	@ (80078e0 <TIM_OC2_SetConfig+0xe4>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d113      	bne.n	80078b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007896:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800789e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	621a      	str	r2, [r3, #32]
}
 80078d2:	bf00      	nop
 80078d4:	371c      	adds	r7, #28
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40010400 	.word	0x40010400

080078e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 0303 	bic.w	r3, r3, #3
 800791a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800792c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	021b      	lsls	r3, r3, #8
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a21      	ldr	r2, [pc, #132]	@ (80079c4 <TIM_OC3_SetConfig+0xe0>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d003      	beq.n	800794a <TIM_OC3_SetConfig+0x66>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a20      	ldr	r2, [pc, #128]	@ (80079c8 <TIM_OC3_SetConfig+0xe4>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d10d      	bne.n	8007966 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	021b      	lsls	r3, r3, #8
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	4313      	orrs	r3, r2
 800795c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a16      	ldr	r2, [pc, #88]	@ (80079c4 <TIM_OC3_SetConfig+0xe0>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d003      	beq.n	8007976 <TIM_OC3_SetConfig+0x92>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a15      	ldr	r2, [pc, #84]	@ (80079c8 <TIM_OC3_SetConfig+0xe4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d113      	bne.n	800799e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800797c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	693a      	ldr	r2, [r7, #16]
 800798e:	4313      	orrs	r3, r2
 8007990:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	4313      	orrs	r3, r2
 800799c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	693a      	ldr	r2, [r7, #16]
 80079a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	685a      	ldr	r2, [r3, #4]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	621a      	str	r2, [r3, #32]
}
 80079b8:	bf00      	nop
 80079ba:	371c      	adds	r7, #28
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	40010000 	.word	0x40010000
 80079c8:	40010400 	.word	0x40010400

080079cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	021b      	lsls	r3, r3, #8
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	031b      	lsls	r3, r3, #12
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a11      	ldr	r2, [pc, #68]	@ (8007a6c <TIM_OC4_SetConfig+0xa0>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_OC4_SetConfig+0x68>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a10      	ldr	r2, [pc, #64]	@ (8007a70 <TIM_OC4_SetConfig+0xa4>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d109      	bne.n	8007a48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	019b      	lsls	r3, r3, #6
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bc80      	pop	{r7}
 8007a6a:	4770      	bx	lr
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40010400 	.word	0x40010400

08007a74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f003 031f 	and.w	r3, r3, #31
 8007a86:	2201      	movs	r2, #1
 8007a88:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6a1a      	ldr	r2, [r3, #32]
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	43db      	mvns	r3, r3
 8007a96:	401a      	ands	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6a1a      	ldr	r2, [r3, #32]
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	f003 031f 	and.w	r3, r3, #31
 8007aa6:	6879      	ldr	r1, [r7, #4]
 8007aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8007aac:	431a      	orrs	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	621a      	str	r2, [r3, #32]
}
 8007ab2:	bf00      	nop
 8007ab4:	371c      	adds	r7, #28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e042      	b.n	8007b54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d106      	bne.n	8007ae8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fc fc96 	bl	8004414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2224      	movs	r2, #36	@ 0x24
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007afe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 f8bf 	bl	8007c84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	691a      	ldr	r2, [r3, #16]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	695a      	ldr	r2, [r3, #20]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68da      	ldr	r2, [r3, #12]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2220      	movs	r2, #32
 8007b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2220      	movs	r2, #32
 8007b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	4613      	mov	r3, r2
 8007b68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b20      	cmp	r3, #32
 8007b74:	d121      	bne.n	8007bba <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d002      	beq.n	8007b82 <HAL_UART_Transmit_IT+0x26>
 8007b7c:	88fb      	ldrh	r3, [r7, #6]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d101      	bne.n	8007b86 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e01a      	b.n	8007bbc <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	88fa      	ldrh	r2, [r7, #6]
 8007b90:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	88fa      	ldrh	r2, [r7, #6]
 8007b96:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2221      	movs	r2, #33	@ 0x21
 8007ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68da      	ldr	r2, [r3, #12]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007bb4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e000      	b.n	8007bbc <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8007bba:	2302      	movs	r3, #2
  }
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bc80      	pop	{r7}
 8007bc4:	4770      	bx	lr

08007bc6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b084      	sub	sp, #16
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	60f8      	str	r0, [r7, #12]
 8007bce:	60b9      	str	r1, [r7, #8]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b20      	cmp	r3, #32
 8007bde:	d112      	bne.n	8007c06 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <HAL_UART_Receive_IT+0x26>
 8007be6:	88fb      	ldrh	r3, [r7, #6]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d101      	bne.n	8007bf0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e00b      	b.n	8007c08 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	68b9      	ldr	r1, [r7, #8]
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	f000 f807 	bl	8007c10 <UART_Start_Receive_IT>
 8007c02:	4603      	mov	r3, r0
 8007c04:	e000      	b.n	8007c08 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007c06:	2302      	movs	r3, #2
  }
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	88fa      	ldrh	r2, [r7, #6]
 8007c28:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	88fa      	ldrh	r2, [r7, #6]
 8007c2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2222      	movs	r2, #34	@ 0x22
 8007c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d007      	beq.n	8007c56 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68da      	ldr	r2, [r3, #12]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c54:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	695a      	ldr	r2, [r3, #20]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f042 0201 	orr.w	r2, r2, #1
 8007c64:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f042 0220 	orr.w	r2, r2, #32
 8007c74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bc80      	pop	{r7}
 8007c80:	4770      	bx	lr
	...

08007c84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	430a      	orrs	r2, r1
 8007ca0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	689a      	ldr	r2, [r3, #8]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	431a      	orrs	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	695b      	ldr	r3, [r3, #20]
 8007cb0:	431a      	orrs	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8007cc4:	f023 030c 	bic.w	r3, r3, #12
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	6812      	ldr	r2, [r2, #0]
 8007ccc:	68b9      	ldr	r1, [r7, #8]
 8007cce:	430b      	orrs	r3, r1
 8007cd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	695b      	ldr	r3, [r3, #20]
 8007cd8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	699a      	ldr	r2, [r3, #24]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	430a      	orrs	r2, r1
 8007ce6:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a57      	ldr	r2, [pc, #348]	@ (8007e4c <UART_SetConfig+0x1c8>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d004      	beq.n	8007cfc <UART_SetConfig+0x78>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a56      	ldr	r2, [pc, #344]	@ (8007e50 <UART_SetConfig+0x1cc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d103      	bne.n	8007d04 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007cfc:	f7ff f93a 	bl	8006f74 <HAL_RCC_GetPCLK2Freq>
 8007d00:	60f8      	str	r0, [r7, #12]
 8007d02:	e002      	b.n	8007d0a <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007d04:	f7ff f914 	bl	8006f30 <HAL_RCC_GetPCLK1Freq>
 8007d08:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d12:	d14c      	bne.n	8007dae <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4613      	mov	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009a      	lsls	r2, r3, #2
 8007d1e:	441a      	add	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	005b      	lsls	r3, r3, #1
 8007d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d30:	095b      	lsrs	r3, r3, #5
 8007d32:	0119      	lsls	r1, r3, #4
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009a      	lsls	r2, r3, #2
 8007d3e:	441a      	add	r2, r3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	005b      	lsls	r3, r3, #1
 8007d46:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d4a:	4b42      	ldr	r3, [pc, #264]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007d4c:	fba3 0302 	umull	r0, r3, r3, r2
 8007d50:	095b      	lsrs	r3, r3, #5
 8007d52:	2064      	movs	r0, #100	@ 0x64
 8007d54:	fb00 f303 	mul.w	r3, r0, r3
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	3332      	adds	r3, #50	@ 0x32
 8007d5e:	4a3d      	ldr	r2, [pc, #244]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007d60:	fba2 2303 	umull	r2, r3, r2, r3
 8007d64:	095b      	lsrs	r3, r3, #5
 8007d66:	005b      	lsls	r3, r3, #1
 8007d68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d6c:	4419      	add	r1, r3
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	4613      	mov	r3, r2
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	4413      	add	r3, r2
 8007d76:	009a      	lsls	r2, r3, #2
 8007d78:	441a      	add	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	005b      	lsls	r3, r3, #1
 8007d80:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d84:	4b33      	ldr	r3, [pc, #204]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007d86:	fba3 0302 	umull	r0, r3, r3, r2
 8007d8a:	095b      	lsrs	r3, r3, #5
 8007d8c:	2064      	movs	r0, #100	@ 0x64
 8007d8e:	fb00 f303 	mul.w	r3, r0, r3
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	00db      	lsls	r3, r3, #3
 8007d96:	3332      	adds	r3, #50	@ 0x32
 8007d98:	4a2e      	ldr	r2, [pc, #184]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d9e:	095b      	lsrs	r3, r3, #5
 8007da0:	f003 0207 	and.w	r2, r3, #7
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	440a      	add	r2, r1
 8007daa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007dac:	e04a      	b.n	8007e44 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	4613      	mov	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	4413      	add	r3, r2
 8007db6:	009a      	lsls	r2, r3, #2
 8007db8:	441a      	add	r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dc4:	4a23      	ldr	r2, [pc, #140]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dca:	095b      	lsrs	r3, r3, #5
 8007dcc:	0119      	lsls	r1, r3, #4
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	4413      	add	r3, r2
 8007dd6:	009a      	lsls	r2, r3, #2
 8007dd8:	441a      	add	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007de4:	4b1b      	ldr	r3, [pc, #108]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007de6:	fba3 0302 	umull	r0, r3, r3, r2
 8007dea:	095b      	lsrs	r3, r3, #5
 8007dec:	2064      	movs	r0, #100	@ 0x64
 8007dee:	fb00 f303 	mul.w	r3, r0, r3
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	011b      	lsls	r3, r3, #4
 8007df6:	3332      	adds	r3, #50	@ 0x32
 8007df8:	4a16      	ldr	r2, [pc, #88]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8007dfe:	095b      	lsrs	r3, r3, #5
 8007e00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e04:	4419      	add	r1, r3
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4413      	add	r3, r2
 8007e0e:	009a      	lsls	r2, r3, #2
 8007e10:	441a      	add	r2, r3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007e1e:	fba3 0302 	umull	r0, r3, r3, r2
 8007e22:	095b      	lsrs	r3, r3, #5
 8007e24:	2064      	movs	r0, #100	@ 0x64
 8007e26:	fb00 f303 	mul.w	r3, r0, r3
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	011b      	lsls	r3, r3, #4
 8007e2e:	3332      	adds	r3, #50	@ 0x32
 8007e30:	4a08      	ldr	r2, [pc, #32]	@ (8007e54 <UART_SetConfig+0x1d0>)
 8007e32:	fba2 2303 	umull	r2, r3, r2, r3
 8007e36:	095b      	lsrs	r3, r3, #5
 8007e38:	f003 020f 	and.w	r2, r3, #15
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	440a      	add	r2, r1
 8007e42:	609a      	str	r2, [r3, #8]
}
 8007e44:	bf00      	nop
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	40011000 	.word	0x40011000
 8007e50:	40011400 	.word	0x40011400
 8007e54:	51eb851f 	.word	0x51eb851f

08007e58 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b087      	sub	sp, #28
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e6c:	683a      	ldr	r2, [r7, #0]
 8007e6e:	6812      	ldr	r2, [r2, #0]
 8007e70:	f023 0101 	bic.w	r1, r3, #1
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	2b08      	cmp	r3, #8
 8007e80:	d102      	bne.n	8007e88 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007e82:	2340      	movs	r3, #64	@ 0x40
 8007e84:	617b      	str	r3, [r7, #20]
 8007e86:	e001      	b.n	8007e8c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007e98:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007e9e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007ea4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007eaa:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007eb0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007eb6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8007ebc:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8007ec2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8007ec8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8007edc:	4b0d      	ldr	r3, [pc, #52]	@ (8007f14 <FSMC_NORSRAM_Init+0xbc>)
 8007ede:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_WAITEN               |
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

  mask |= FSMC_BCR1_WRAPMOD;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007ee6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	43db      	mvns	r3, r3
 8007ef6:	ea02 0103 	and.w	r1, r2, r3
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	4319      	orrs	r1, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	371c      	adds	r7, #28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bc80      	pop	{r7}
 8007f12:	4770      	bx	lr
 8007f14:	0008fb7f 	.word	0x0008fb7f

08007f18 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8007f2e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007f36:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8007f3e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007f48:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	3b02      	subs	r3, #2
 8007f50:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007f52:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007f5e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3714      	adds	r7, #20
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bc80      	pop	{r7}
 8007f70:	4770      	bx	lr
	...

08007f74 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f88:	d11d      	bne.n	8007fc6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007f92:	4b13      	ldr	r3, [pc, #76]	@ (8007fe0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007f94:	4013      	ands	r3, r2
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	6811      	ldr	r1, [r2, #0]
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	6852      	ldr	r2, [r2, #4]
 8007f9e:	0112      	lsls	r2, r2, #4
 8007fa0:	4311      	orrs	r1, r2
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	6892      	ldr	r2, [r2, #8]
 8007fa6:	0212      	lsls	r2, r2, #8
 8007fa8:	4311      	orrs	r1, r2
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	6992      	ldr	r2, [r2, #24]
 8007fae:	4311      	orrs	r1, r2
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	68d2      	ldr	r2, [r2, #12]
 8007fb4:	0412      	lsls	r2, r2, #16
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	ea43 0102 	orr.w	r1, r3, r2
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007fc4:	e005      	b.n	8007fd2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8007fce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3714      	adds	r7, #20
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	cff00000 	.word	0xcff00000

08007fe4 <__assert_func>:
 8007fe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fe6:	4614      	mov	r4, r2
 8007fe8:	461a      	mov	r2, r3
 8007fea:	4b09      	ldr	r3, [pc, #36]	@ (8008010 <__assert_func+0x2c>)
 8007fec:	4605      	mov	r5, r0
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68d8      	ldr	r0, [r3, #12]
 8007ff2:	b14c      	cbz	r4, 8008008 <__assert_func+0x24>
 8007ff4:	4b07      	ldr	r3, [pc, #28]	@ (8008014 <__assert_func+0x30>)
 8007ff6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ffa:	9100      	str	r1, [sp, #0]
 8007ffc:	462b      	mov	r3, r5
 8007ffe:	4906      	ldr	r1, [pc, #24]	@ (8008018 <__assert_func+0x34>)
 8008000:	f000 f8b2 	bl	8008168 <fiprintf>
 8008004:	f000 fa05 	bl	8008412 <abort>
 8008008:	4b04      	ldr	r3, [pc, #16]	@ (800801c <__assert_func+0x38>)
 800800a:	461c      	mov	r4, r3
 800800c:	e7f3      	b.n	8007ff6 <__assert_func+0x12>
 800800e:	bf00      	nop
 8008010:	20000018 	.word	0x20000018
 8008014:	08009e94 	.word	0x08009e94
 8008018:	08009ea1 	.word	0x08009ea1
 800801c:	08009ecf 	.word	0x08009ecf

08008020 <std>:
 8008020:	2300      	movs	r3, #0
 8008022:	b510      	push	{r4, lr}
 8008024:	4604      	mov	r4, r0
 8008026:	e9c0 3300 	strd	r3, r3, [r0]
 800802a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800802e:	6083      	str	r3, [r0, #8]
 8008030:	8181      	strh	r1, [r0, #12]
 8008032:	6643      	str	r3, [r0, #100]	@ 0x64
 8008034:	81c2      	strh	r2, [r0, #14]
 8008036:	6183      	str	r3, [r0, #24]
 8008038:	4619      	mov	r1, r3
 800803a:	2208      	movs	r2, #8
 800803c:	305c      	adds	r0, #92	@ 0x5c
 800803e:	f000 f95e 	bl	80082fe <memset>
 8008042:	4b0d      	ldr	r3, [pc, #52]	@ (8008078 <std+0x58>)
 8008044:	6224      	str	r4, [r4, #32]
 8008046:	6263      	str	r3, [r4, #36]	@ 0x24
 8008048:	4b0c      	ldr	r3, [pc, #48]	@ (800807c <std+0x5c>)
 800804a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800804c:	4b0c      	ldr	r3, [pc, #48]	@ (8008080 <std+0x60>)
 800804e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008050:	4b0c      	ldr	r3, [pc, #48]	@ (8008084 <std+0x64>)
 8008052:	6323      	str	r3, [r4, #48]	@ 0x30
 8008054:	4b0c      	ldr	r3, [pc, #48]	@ (8008088 <std+0x68>)
 8008056:	429c      	cmp	r4, r3
 8008058:	d006      	beq.n	8008068 <std+0x48>
 800805a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800805e:	4294      	cmp	r4, r2
 8008060:	d002      	beq.n	8008068 <std+0x48>
 8008062:	33d0      	adds	r3, #208	@ 0xd0
 8008064:	429c      	cmp	r4, r3
 8008066:	d105      	bne.n	8008074 <std+0x54>
 8008068:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800806c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008070:	f000 b9be 	b.w	80083f0 <__retarget_lock_init_recursive>
 8008074:	bd10      	pop	{r4, pc}
 8008076:	bf00      	nop
 8008078:	08008279 	.word	0x08008279
 800807c:	0800829b 	.word	0x0800829b
 8008080:	080082d3 	.word	0x080082d3
 8008084:	080082f7 	.word	0x080082f7
 8008088:	20000584 	.word	0x20000584

0800808c <stdio_exit_handler>:
 800808c:	4a02      	ldr	r2, [pc, #8]	@ (8008098 <stdio_exit_handler+0xc>)
 800808e:	4903      	ldr	r1, [pc, #12]	@ (800809c <stdio_exit_handler+0x10>)
 8008090:	4803      	ldr	r0, [pc, #12]	@ (80080a0 <stdio_exit_handler+0x14>)
 8008092:	f000 b87b 	b.w	800818c <_fwalk_sglue>
 8008096:	bf00      	nop
 8008098:	2000000c 	.word	0x2000000c
 800809c:	08008f5d 	.word	0x08008f5d
 80080a0:	2000001c 	.word	0x2000001c

080080a4 <cleanup_stdio>:
 80080a4:	6841      	ldr	r1, [r0, #4]
 80080a6:	4b0c      	ldr	r3, [pc, #48]	@ (80080d8 <cleanup_stdio+0x34>)
 80080a8:	b510      	push	{r4, lr}
 80080aa:	4299      	cmp	r1, r3
 80080ac:	4604      	mov	r4, r0
 80080ae:	d001      	beq.n	80080b4 <cleanup_stdio+0x10>
 80080b0:	f000 ff54 	bl	8008f5c <_fflush_r>
 80080b4:	68a1      	ldr	r1, [r4, #8]
 80080b6:	4b09      	ldr	r3, [pc, #36]	@ (80080dc <cleanup_stdio+0x38>)
 80080b8:	4299      	cmp	r1, r3
 80080ba:	d002      	beq.n	80080c2 <cleanup_stdio+0x1e>
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 ff4d 	bl	8008f5c <_fflush_r>
 80080c2:	68e1      	ldr	r1, [r4, #12]
 80080c4:	4b06      	ldr	r3, [pc, #24]	@ (80080e0 <cleanup_stdio+0x3c>)
 80080c6:	4299      	cmp	r1, r3
 80080c8:	d004      	beq.n	80080d4 <cleanup_stdio+0x30>
 80080ca:	4620      	mov	r0, r4
 80080cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080d0:	f000 bf44 	b.w	8008f5c <_fflush_r>
 80080d4:	bd10      	pop	{r4, pc}
 80080d6:	bf00      	nop
 80080d8:	20000584 	.word	0x20000584
 80080dc:	200005ec 	.word	0x200005ec
 80080e0:	20000654 	.word	0x20000654

080080e4 <global_stdio_init.part.0>:
 80080e4:	b510      	push	{r4, lr}
 80080e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008114 <global_stdio_init.part.0+0x30>)
 80080e8:	4c0b      	ldr	r4, [pc, #44]	@ (8008118 <global_stdio_init.part.0+0x34>)
 80080ea:	4a0c      	ldr	r2, [pc, #48]	@ (800811c <global_stdio_init.part.0+0x38>)
 80080ec:	4620      	mov	r0, r4
 80080ee:	601a      	str	r2, [r3, #0]
 80080f0:	2104      	movs	r1, #4
 80080f2:	2200      	movs	r2, #0
 80080f4:	f7ff ff94 	bl	8008020 <std>
 80080f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80080fc:	2201      	movs	r2, #1
 80080fe:	2109      	movs	r1, #9
 8008100:	f7ff ff8e 	bl	8008020 <std>
 8008104:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008108:	2202      	movs	r2, #2
 800810a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800810e:	2112      	movs	r1, #18
 8008110:	f7ff bf86 	b.w	8008020 <std>
 8008114:	200006bc 	.word	0x200006bc
 8008118:	20000584 	.word	0x20000584
 800811c:	0800808d 	.word	0x0800808d

08008120 <__sfp_lock_acquire>:
 8008120:	4801      	ldr	r0, [pc, #4]	@ (8008128 <__sfp_lock_acquire+0x8>)
 8008122:	f000 b966 	b.w	80083f2 <__retarget_lock_acquire_recursive>
 8008126:	bf00      	nop
 8008128:	200006c5 	.word	0x200006c5

0800812c <__sfp_lock_release>:
 800812c:	4801      	ldr	r0, [pc, #4]	@ (8008134 <__sfp_lock_release+0x8>)
 800812e:	f000 b961 	b.w	80083f4 <__retarget_lock_release_recursive>
 8008132:	bf00      	nop
 8008134:	200006c5 	.word	0x200006c5

08008138 <__sinit>:
 8008138:	b510      	push	{r4, lr}
 800813a:	4604      	mov	r4, r0
 800813c:	f7ff fff0 	bl	8008120 <__sfp_lock_acquire>
 8008140:	6a23      	ldr	r3, [r4, #32]
 8008142:	b11b      	cbz	r3, 800814c <__sinit+0x14>
 8008144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008148:	f7ff bff0 	b.w	800812c <__sfp_lock_release>
 800814c:	4b04      	ldr	r3, [pc, #16]	@ (8008160 <__sinit+0x28>)
 800814e:	6223      	str	r3, [r4, #32]
 8008150:	4b04      	ldr	r3, [pc, #16]	@ (8008164 <__sinit+0x2c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1f5      	bne.n	8008144 <__sinit+0xc>
 8008158:	f7ff ffc4 	bl	80080e4 <global_stdio_init.part.0>
 800815c:	e7f2      	b.n	8008144 <__sinit+0xc>
 800815e:	bf00      	nop
 8008160:	080080a5 	.word	0x080080a5
 8008164:	200006bc 	.word	0x200006bc

08008168 <fiprintf>:
 8008168:	b40e      	push	{r1, r2, r3}
 800816a:	b503      	push	{r0, r1, lr}
 800816c:	4601      	mov	r1, r0
 800816e:	ab03      	add	r3, sp, #12
 8008170:	4805      	ldr	r0, [pc, #20]	@ (8008188 <fiprintf+0x20>)
 8008172:	f853 2b04 	ldr.w	r2, [r3], #4
 8008176:	6800      	ldr	r0, [r0, #0]
 8008178:	9301      	str	r3, [sp, #4]
 800817a:	f000 fbc7 	bl	800890c <_vfiprintf_r>
 800817e:	b002      	add	sp, #8
 8008180:	f85d eb04 	ldr.w	lr, [sp], #4
 8008184:	b003      	add	sp, #12
 8008186:	4770      	bx	lr
 8008188:	20000018 	.word	0x20000018

0800818c <_fwalk_sglue>:
 800818c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008190:	4607      	mov	r7, r0
 8008192:	4688      	mov	r8, r1
 8008194:	4614      	mov	r4, r2
 8008196:	2600      	movs	r6, #0
 8008198:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800819c:	f1b9 0901 	subs.w	r9, r9, #1
 80081a0:	d505      	bpl.n	80081ae <_fwalk_sglue+0x22>
 80081a2:	6824      	ldr	r4, [r4, #0]
 80081a4:	2c00      	cmp	r4, #0
 80081a6:	d1f7      	bne.n	8008198 <_fwalk_sglue+0xc>
 80081a8:	4630      	mov	r0, r6
 80081aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ae:	89ab      	ldrh	r3, [r5, #12]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d907      	bls.n	80081c4 <_fwalk_sglue+0x38>
 80081b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081b8:	3301      	adds	r3, #1
 80081ba:	d003      	beq.n	80081c4 <_fwalk_sglue+0x38>
 80081bc:	4629      	mov	r1, r5
 80081be:	4638      	mov	r0, r7
 80081c0:	47c0      	blx	r8
 80081c2:	4306      	orrs	r6, r0
 80081c4:	3568      	adds	r5, #104	@ 0x68
 80081c6:	e7e9      	b.n	800819c <_fwalk_sglue+0x10>

080081c8 <sniprintf>:
 80081c8:	b40c      	push	{r2, r3}
 80081ca:	b530      	push	{r4, r5, lr}
 80081cc:	4b18      	ldr	r3, [pc, #96]	@ (8008230 <sniprintf+0x68>)
 80081ce:	1e0c      	subs	r4, r1, #0
 80081d0:	681d      	ldr	r5, [r3, #0]
 80081d2:	b09d      	sub	sp, #116	@ 0x74
 80081d4:	da08      	bge.n	80081e8 <sniprintf+0x20>
 80081d6:	238b      	movs	r3, #139	@ 0x8b
 80081d8:	f04f 30ff 	mov.w	r0, #4294967295
 80081dc:	602b      	str	r3, [r5, #0]
 80081de:	b01d      	add	sp, #116	@ 0x74
 80081e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081e4:	b002      	add	sp, #8
 80081e6:	4770      	bx	lr
 80081e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80081ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80081f0:	f04f 0300 	mov.w	r3, #0
 80081f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80081f6:	bf0c      	ite	eq
 80081f8:	4623      	moveq	r3, r4
 80081fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081fe:	9304      	str	r3, [sp, #16]
 8008200:	9307      	str	r3, [sp, #28]
 8008202:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008206:	9002      	str	r0, [sp, #8]
 8008208:	9006      	str	r0, [sp, #24]
 800820a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800820e:	4628      	mov	r0, r5
 8008210:	ab21      	add	r3, sp, #132	@ 0x84
 8008212:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008214:	a902      	add	r1, sp, #8
 8008216:	9301      	str	r3, [sp, #4]
 8008218:	f000 fa54 	bl	80086c4 <_svfiprintf_r>
 800821c:	1c43      	adds	r3, r0, #1
 800821e:	bfbc      	itt	lt
 8008220:	238b      	movlt	r3, #139	@ 0x8b
 8008222:	602b      	strlt	r3, [r5, #0]
 8008224:	2c00      	cmp	r4, #0
 8008226:	d0da      	beq.n	80081de <sniprintf+0x16>
 8008228:	2200      	movs	r2, #0
 800822a:	9b02      	ldr	r3, [sp, #8]
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e7d6      	b.n	80081de <sniprintf+0x16>
 8008230:	20000018 	.word	0x20000018

08008234 <siprintf>:
 8008234:	b40e      	push	{r1, r2, r3}
 8008236:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800823a:	b510      	push	{r4, lr}
 800823c:	2400      	movs	r4, #0
 800823e:	b09d      	sub	sp, #116	@ 0x74
 8008240:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008242:	9002      	str	r0, [sp, #8]
 8008244:	9006      	str	r0, [sp, #24]
 8008246:	9107      	str	r1, [sp, #28]
 8008248:	9104      	str	r1, [sp, #16]
 800824a:	4809      	ldr	r0, [pc, #36]	@ (8008270 <siprintf+0x3c>)
 800824c:	4909      	ldr	r1, [pc, #36]	@ (8008274 <siprintf+0x40>)
 800824e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008252:	9105      	str	r1, [sp, #20]
 8008254:	6800      	ldr	r0, [r0, #0]
 8008256:	a902      	add	r1, sp, #8
 8008258:	9301      	str	r3, [sp, #4]
 800825a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800825c:	f000 fa32 	bl	80086c4 <_svfiprintf_r>
 8008260:	9b02      	ldr	r3, [sp, #8]
 8008262:	701c      	strb	r4, [r3, #0]
 8008264:	b01d      	add	sp, #116	@ 0x74
 8008266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800826a:	b003      	add	sp, #12
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	20000018 	.word	0x20000018
 8008274:	ffff0208 	.word	0xffff0208

08008278 <__sread>:
 8008278:	b510      	push	{r4, lr}
 800827a:	460c      	mov	r4, r1
 800827c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008280:	f000 f868 	bl	8008354 <_read_r>
 8008284:	2800      	cmp	r0, #0
 8008286:	bfab      	itete	ge
 8008288:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800828a:	89a3      	ldrhlt	r3, [r4, #12]
 800828c:	181b      	addge	r3, r3, r0
 800828e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008292:	bfac      	ite	ge
 8008294:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008296:	81a3      	strhlt	r3, [r4, #12]
 8008298:	bd10      	pop	{r4, pc}

0800829a <__swrite>:
 800829a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800829e:	461f      	mov	r7, r3
 80082a0:	898b      	ldrh	r3, [r1, #12]
 80082a2:	4605      	mov	r5, r0
 80082a4:	05db      	lsls	r3, r3, #23
 80082a6:	460c      	mov	r4, r1
 80082a8:	4616      	mov	r6, r2
 80082aa:	d505      	bpl.n	80082b8 <__swrite+0x1e>
 80082ac:	2302      	movs	r3, #2
 80082ae:	2200      	movs	r2, #0
 80082b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082b4:	f000 f83c 	bl	8008330 <_lseek_r>
 80082b8:	89a3      	ldrh	r3, [r4, #12]
 80082ba:	4632      	mov	r2, r6
 80082bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082c0:	81a3      	strh	r3, [r4, #12]
 80082c2:	4628      	mov	r0, r5
 80082c4:	463b      	mov	r3, r7
 80082c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082ce:	f000 b853 	b.w	8008378 <_write_r>

080082d2 <__sseek>:
 80082d2:	b510      	push	{r4, lr}
 80082d4:	460c      	mov	r4, r1
 80082d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082da:	f000 f829 	bl	8008330 <_lseek_r>
 80082de:	1c43      	adds	r3, r0, #1
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	bf15      	itete	ne
 80082e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082ee:	81a3      	strheq	r3, [r4, #12]
 80082f0:	bf18      	it	ne
 80082f2:	81a3      	strhne	r3, [r4, #12]
 80082f4:	bd10      	pop	{r4, pc}

080082f6 <__sclose>:
 80082f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082fa:	f000 b809 	b.w	8008310 <_close_r>

080082fe <memset>:
 80082fe:	4603      	mov	r3, r0
 8008300:	4402      	add	r2, r0
 8008302:	4293      	cmp	r3, r2
 8008304:	d100      	bne.n	8008308 <memset+0xa>
 8008306:	4770      	bx	lr
 8008308:	f803 1b01 	strb.w	r1, [r3], #1
 800830c:	e7f9      	b.n	8008302 <memset+0x4>
	...

08008310 <_close_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	2300      	movs	r3, #0
 8008314:	4d05      	ldr	r5, [pc, #20]	@ (800832c <_close_r+0x1c>)
 8008316:	4604      	mov	r4, r0
 8008318:	4608      	mov	r0, r1
 800831a:	602b      	str	r3, [r5, #0]
 800831c:	f7fb fee9 	bl	80040f2 <_close>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_close_r+0x1a>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	b103      	cbz	r3, 800832a <_close_r+0x1a>
 8008328:	6023      	str	r3, [r4, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	200006c0 	.word	0x200006c0

08008330 <_lseek_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4604      	mov	r4, r0
 8008334:	4608      	mov	r0, r1
 8008336:	4611      	mov	r1, r2
 8008338:	2200      	movs	r2, #0
 800833a:	4d05      	ldr	r5, [pc, #20]	@ (8008350 <_lseek_r+0x20>)
 800833c:	602a      	str	r2, [r5, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	f7fb fefb 	bl	800413a <_lseek>
 8008344:	1c43      	adds	r3, r0, #1
 8008346:	d102      	bne.n	800834e <_lseek_r+0x1e>
 8008348:	682b      	ldr	r3, [r5, #0]
 800834a:	b103      	cbz	r3, 800834e <_lseek_r+0x1e>
 800834c:	6023      	str	r3, [r4, #0]
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	200006c0 	.word	0x200006c0

08008354 <_read_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4604      	mov	r4, r0
 8008358:	4608      	mov	r0, r1
 800835a:	4611      	mov	r1, r2
 800835c:	2200      	movs	r2, #0
 800835e:	4d05      	ldr	r5, [pc, #20]	@ (8008374 <_read_r+0x20>)
 8008360:	602a      	str	r2, [r5, #0]
 8008362:	461a      	mov	r2, r3
 8008364:	f7fb fe8c 	bl	8004080 <_read>
 8008368:	1c43      	adds	r3, r0, #1
 800836a:	d102      	bne.n	8008372 <_read_r+0x1e>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	b103      	cbz	r3, 8008372 <_read_r+0x1e>
 8008370:	6023      	str	r3, [r4, #0]
 8008372:	bd38      	pop	{r3, r4, r5, pc}
 8008374:	200006c0 	.word	0x200006c0

08008378 <_write_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4604      	mov	r4, r0
 800837c:	4608      	mov	r0, r1
 800837e:	4611      	mov	r1, r2
 8008380:	2200      	movs	r2, #0
 8008382:	4d05      	ldr	r5, [pc, #20]	@ (8008398 <_write_r+0x20>)
 8008384:	602a      	str	r2, [r5, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	f7fb fe97 	bl	80040ba <_write>
 800838c:	1c43      	adds	r3, r0, #1
 800838e:	d102      	bne.n	8008396 <_write_r+0x1e>
 8008390:	682b      	ldr	r3, [r5, #0]
 8008392:	b103      	cbz	r3, 8008396 <_write_r+0x1e>
 8008394:	6023      	str	r3, [r4, #0]
 8008396:	bd38      	pop	{r3, r4, r5, pc}
 8008398:	200006c0 	.word	0x200006c0

0800839c <__errno>:
 800839c:	4b01      	ldr	r3, [pc, #4]	@ (80083a4 <__errno+0x8>)
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop
 80083a4:	20000018 	.word	0x20000018

080083a8 <__libc_init_array>:
 80083a8:	b570      	push	{r4, r5, r6, lr}
 80083aa:	2600      	movs	r6, #0
 80083ac:	4d0c      	ldr	r5, [pc, #48]	@ (80083e0 <__libc_init_array+0x38>)
 80083ae:	4c0d      	ldr	r4, [pc, #52]	@ (80083e4 <__libc_init_array+0x3c>)
 80083b0:	1b64      	subs	r4, r4, r5
 80083b2:	10a4      	asrs	r4, r4, #2
 80083b4:	42a6      	cmp	r6, r4
 80083b6:	d109      	bne.n	80083cc <__libc_init_array+0x24>
 80083b8:	f000 ffc2 	bl	8009340 <_init>
 80083bc:	2600      	movs	r6, #0
 80083be:	4d0a      	ldr	r5, [pc, #40]	@ (80083e8 <__libc_init_array+0x40>)
 80083c0:	4c0a      	ldr	r4, [pc, #40]	@ (80083ec <__libc_init_array+0x44>)
 80083c2:	1b64      	subs	r4, r4, r5
 80083c4:	10a4      	asrs	r4, r4, #2
 80083c6:	42a6      	cmp	r6, r4
 80083c8:	d105      	bne.n	80083d6 <__libc_init_array+0x2e>
 80083ca:	bd70      	pop	{r4, r5, r6, pc}
 80083cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80083d0:	4798      	blx	r3
 80083d2:	3601      	adds	r6, #1
 80083d4:	e7ee      	b.n	80083b4 <__libc_init_array+0xc>
 80083d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80083da:	4798      	blx	r3
 80083dc:	3601      	adds	r6, #1
 80083de:	e7f2      	b.n	80083c6 <__libc_init_array+0x1e>
 80083e0:	08009f0c 	.word	0x08009f0c
 80083e4:	08009f0c 	.word	0x08009f0c
 80083e8:	08009f0c 	.word	0x08009f0c
 80083ec:	08009f10 	.word	0x08009f10

080083f0 <__retarget_lock_init_recursive>:
 80083f0:	4770      	bx	lr

080083f2 <__retarget_lock_acquire_recursive>:
 80083f2:	4770      	bx	lr

080083f4 <__retarget_lock_release_recursive>:
 80083f4:	4770      	bx	lr

080083f6 <memcpy>:
 80083f6:	440a      	add	r2, r1
 80083f8:	4291      	cmp	r1, r2
 80083fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80083fe:	d100      	bne.n	8008402 <memcpy+0xc>
 8008400:	4770      	bx	lr
 8008402:	b510      	push	{r4, lr}
 8008404:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008408:	4291      	cmp	r1, r2
 800840a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800840e:	d1f9      	bne.n	8008404 <memcpy+0xe>
 8008410:	bd10      	pop	{r4, pc}

08008412 <abort>:
 8008412:	2006      	movs	r0, #6
 8008414:	b508      	push	{r3, lr}
 8008416:	f000 fe9f 	bl	8009158 <raise>
 800841a:	2001      	movs	r0, #1
 800841c:	f7fb fe25 	bl	800406a <_exit>

08008420 <_free_r>:
 8008420:	b538      	push	{r3, r4, r5, lr}
 8008422:	4605      	mov	r5, r0
 8008424:	2900      	cmp	r1, #0
 8008426:	d040      	beq.n	80084aa <_free_r+0x8a>
 8008428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800842c:	1f0c      	subs	r4, r1, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	bfb8      	it	lt
 8008432:	18e4      	addlt	r4, r4, r3
 8008434:	f000 f8de 	bl	80085f4 <__malloc_lock>
 8008438:	4a1c      	ldr	r2, [pc, #112]	@ (80084ac <_free_r+0x8c>)
 800843a:	6813      	ldr	r3, [r2, #0]
 800843c:	b933      	cbnz	r3, 800844c <_free_r+0x2c>
 800843e:	6063      	str	r3, [r4, #4]
 8008440:	6014      	str	r4, [r2, #0]
 8008442:	4628      	mov	r0, r5
 8008444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008448:	f000 b8da 	b.w	8008600 <__malloc_unlock>
 800844c:	42a3      	cmp	r3, r4
 800844e:	d908      	bls.n	8008462 <_free_r+0x42>
 8008450:	6820      	ldr	r0, [r4, #0]
 8008452:	1821      	adds	r1, r4, r0
 8008454:	428b      	cmp	r3, r1
 8008456:	bf01      	itttt	eq
 8008458:	6819      	ldreq	r1, [r3, #0]
 800845a:	685b      	ldreq	r3, [r3, #4]
 800845c:	1809      	addeq	r1, r1, r0
 800845e:	6021      	streq	r1, [r4, #0]
 8008460:	e7ed      	b.n	800843e <_free_r+0x1e>
 8008462:	461a      	mov	r2, r3
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	b10b      	cbz	r3, 800846c <_free_r+0x4c>
 8008468:	42a3      	cmp	r3, r4
 800846a:	d9fa      	bls.n	8008462 <_free_r+0x42>
 800846c:	6811      	ldr	r1, [r2, #0]
 800846e:	1850      	adds	r0, r2, r1
 8008470:	42a0      	cmp	r0, r4
 8008472:	d10b      	bne.n	800848c <_free_r+0x6c>
 8008474:	6820      	ldr	r0, [r4, #0]
 8008476:	4401      	add	r1, r0
 8008478:	1850      	adds	r0, r2, r1
 800847a:	4283      	cmp	r3, r0
 800847c:	6011      	str	r1, [r2, #0]
 800847e:	d1e0      	bne.n	8008442 <_free_r+0x22>
 8008480:	6818      	ldr	r0, [r3, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	4408      	add	r0, r1
 8008486:	6010      	str	r0, [r2, #0]
 8008488:	6053      	str	r3, [r2, #4]
 800848a:	e7da      	b.n	8008442 <_free_r+0x22>
 800848c:	d902      	bls.n	8008494 <_free_r+0x74>
 800848e:	230c      	movs	r3, #12
 8008490:	602b      	str	r3, [r5, #0]
 8008492:	e7d6      	b.n	8008442 <_free_r+0x22>
 8008494:	6820      	ldr	r0, [r4, #0]
 8008496:	1821      	adds	r1, r4, r0
 8008498:	428b      	cmp	r3, r1
 800849a:	bf01      	itttt	eq
 800849c:	6819      	ldreq	r1, [r3, #0]
 800849e:	685b      	ldreq	r3, [r3, #4]
 80084a0:	1809      	addeq	r1, r1, r0
 80084a2:	6021      	streq	r1, [r4, #0]
 80084a4:	6063      	str	r3, [r4, #4]
 80084a6:	6054      	str	r4, [r2, #4]
 80084a8:	e7cb      	b.n	8008442 <_free_r+0x22>
 80084aa:	bd38      	pop	{r3, r4, r5, pc}
 80084ac:	200006cc 	.word	0x200006cc

080084b0 <sbrk_aligned>:
 80084b0:	b570      	push	{r4, r5, r6, lr}
 80084b2:	4e0f      	ldr	r6, [pc, #60]	@ (80084f0 <sbrk_aligned+0x40>)
 80084b4:	460c      	mov	r4, r1
 80084b6:	6831      	ldr	r1, [r6, #0]
 80084b8:	4605      	mov	r5, r0
 80084ba:	b911      	cbnz	r1, 80084c2 <sbrk_aligned+0x12>
 80084bc:	f000 fe68 	bl	8009190 <_sbrk_r>
 80084c0:	6030      	str	r0, [r6, #0]
 80084c2:	4621      	mov	r1, r4
 80084c4:	4628      	mov	r0, r5
 80084c6:	f000 fe63 	bl	8009190 <_sbrk_r>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	d103      	bne.n	80084d6 <sbrk_aligned+0x26>
 80084ce:	f04f 34ff 	mov.w	r4, #4294967295
 80084d2:	4620      	mov	r0, r4
 80084d4:	bd70      	pop	{r4, r5, r6, pc}
 80084d6:	1cc4      	adds	r4, r0, #3
 80084d8:	f024 0403 	bic.w	r4, r4, #3
 80084dc:	42a0      	cmp	r0, r4
 80084de:	d0f8      	beq.n	80084d2 <sbrk_aligned+0x22>
 80084e0:	1a21      	subs	r1, r4, r0
 80084e2:	4628      	mov	r0, r5
 80084e4:	f000 fe54 	bl	8009190 <_sbrk_r>
 80084e8:	3001      	adds	r0, #1
 80084ea:	d1f2      	bne.n	80084d2 <sbrk_aligned+0x22>
 80084ec:	e7ef      	b.n	80084ce <sbrk_aligned+0x1e>
 80084ee:	bf00      	nop
 80084f0:	200006c8 	.word	0x200006c8

080084f4 <_malloc_r>:
 80084f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f8:	1ccd      	adds	r5, r1, #3
 80084fa:	f025 0503 	bic.w	r5, r5, #3
 80084fe:	3508      	adds	r5, #8
 8008500:	2d0c      	cmp	r5, #12
 8008502:	bf38      	it	cc
 8008504:	250c      	movcc	r5, #12
 8008506:	2d00      	cmp	r5, #0
 8008508:	4606      	mov	r6, r0
 800850a:	db01      	blt.n	8008510 <_malloc_r+0x1c>
 800850c:	42a9      	cmp	r1, r5
 800850e:	d904      	bls.n	800851a <_malloc_r+0x26>
 8008510:	230c      	movs	r3, #12
 8008512:	6033      	str	r3, [r6, #0]
 8008514:	2000      	movs	r0, #0
 8008516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800851a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085f0 <_malloc_r+0xfc>
 800851e:	f000 f869 	bl	80085f4 <__malloc_lock>
 8008522:	f8d8 3000 	ldr.w	r3, [r8]
 8008526:	461c      	mov	r4, r3
 8008528:	bb44      	cbnz	r4, 800857c <_malloc_r+0x88>
 800852a:	4629      	mov	r1, r5
 800852c:	4630      	mov	r0, r6
 800852e:	f7ff ffbf 	bl	80084b0 <sbrk_aligned>
 8008532:	1c43      	adds	r3, r0, #1
 8008534:	4604      	mov	r4, r0
 8008536:	d158      	bne.n	80085ea <_malloc_r+0xf6>
 8008538:	f8d8 4000 	ldr.w	r4, [r8]
 800853c:	4627      	mov	r7, r4
 800853e:	2f00      	cmp	r7, #0
 8008540:	d143      	bne.n	80085ca <_malloc_r+0xd6>
 8008542:	2c00      	cmp	r4, #0
 8008544:	d04b      	beq.n	80085de <_malloc_r+0xea>
 8008546:	6823      	ldr	r3, [r4, #0]
 8008548:	4639      	mov	r1, r7
 800854a:	4630      	mov	r0, r6
 800854c:	eb04 0903 	add.w	r9, r4, r3
 8008550:	f000 fe1e 	bl	8009190 <_sbrk_r>
 8008554:	4581      	cmp	r9, r0
 8008556:	d142      	bne.n	80085de <_malloc_r+0xea>
 8008558:	6821      	ldr	r1, [r4, #0]
 800855a:	4630      	mov	r0, r6
 800855c:	1a6d      	subs	r5, r5, r1
 800855e:	4629      	mov	r1, r5
 8008560:	f7ff ffa6 	bl	80084b0 <sbrk_aligned>
 8008564:	3001      	adds	r0, #1
 8008566:	d03a      	beq.n	80085de <_malloc_r+0xea>
 8008568:	6823      	ldr	r3, [r4, #0]
 800856a:	442b      	add	r3, r5
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	f8d8 3000 	ldr.w	r3, [r8]
 8008572:	685a      	ldr	r2, [r3, #4]
 8008574:	bb62      	cbnz	r2, 80085d0 <_malloc_r+0xdc>
 8008576:	f8c8 7000 	str.w	r7, [r8]
 800857a:	e00f      	b.n	800859c <_malloc_r+0xa8>
 800857c:	6822      	ldr	r2, [r4, #0]
 800857e:	1b52      	subs	r2, r2, r5
 8008580:	d420      	bmi.n	80085c4 <_malloc_r+0xd0>
 8008582:	2a0b      	cmp	r2, #11
 8008584:	d917      	bls.n	80085b6 <_malloc_r+0xc2>
 8008586:	1961      	adds	r1, r4, r5
 8008588:	42a3      	cmp	r3, r4
 800858a:	6025      	str	r5, [r4, #0]
 800858c:	bf18      	it	ne
 800858e:	6059      	strne	r1, [r3, #4]
 8008590:	6863      	ldr	r3, [r4, #4]
 8008592:	bf08      	it	eq
 8008594:	f8c8 1000 	streq.w	r1, [r8]
 8008598:	5162      	str	r2, [r4, r5]
 800859a:	604b      	str	r3, [r1, #4]
 800859c:	4630      	mov	r0, r6
 800859e:	f000 f82f 	bl	8008600 <__malloc_unlock>
 80085a2:	f104 000b 	add.w	r0, r4, #11
 80085a6:	1d23      	adds	r3, r4, #4
 80085a8:	f020 0007 	bic.w	r0, r0, #7
 80085ac:	1ac2      	subs	r2, r0, r3
 80085ae:	bf1c      	itt	ne
 80085b0:	1a1b      	subne	r3, r3, r0
 80085b2:	50a3      	strne	r3, [r4, r2]
 80085b4:	e7af      	b.n	8008516 <_malloc_r+0x22>
 80085b6:	6862      	ldr	r2, [r4, #4]
 80085b8:	42a3      	cmp	r3, r4
 80085ba:	bf0c      	ite	eq
 80085bc:	f8c8 2000 	streq.w	r2, [r8]
 80085c0:	605a      	strne	r2, [r3, #4]
 80085c2:	e7eb      	b.n	800859c <_malloc_r+0xa8>
 80085c4:	4623      	mov	r3, r4
 80085c6:	6864      	ldr	r4, [r4, #4]
 80085c8:	e7ae      	b.n	8008528 <_malloc_r+0x34>
 80085ca:	463c      	mov	r4, r7
 80085cc:	687f      	ldr	r7, [r7, #4]
 80085ce:	e7b6      	b.n	800853e <_malloc_r+0x4a>
 80085d0:	461a      	mov	r2, r3
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	42a3      	cmp	r3, r4
 80085d6:	d1fb      	bne.n	80085d0 <_malloc_r+0xdc>
 80085d8:	2300      	movs	r3, #0
 80085da:	6053      	str	r3, [r2, #4]
 80085dc:	e7de      	b.n	800859c <_malloc_r+0xa8>
 80085de:	230c      	movs	r3, #12
 80085e0:	4630      	mov	r0, r6
 80085e2:	6033      	str	r3, [r6, #0]
 80085e4:	f000 f80c 	bl	8008600 <__malloc_unlock>
 80085e8:	e794      	b.n	8008514 <_malloc_r+0x20>
 80085ea:	6005      	str	r5, [r0, #0]
 80085ec:	e7d6      	b.n	800859c <_malloc_r+0xa8>
 80085ee:	bf00      	nop
 80085f0:	200006cc 	.word	0x200006cc

080085f4 <__malloc_lock>:
 80085f4:	4801      	ldr	r0, [pc, #4]	@ (80085fc <__malloc_lock+0x8>)
 80085f6:	f7ff befc 	b.w	80083f2 <__retarget_lock_acquire_recursive>
 80085fa:	bf00      	nop
 80085fc:	200006c4 	.word	0x200006c4

08008600 <__malloc_unlock>:
 8008600:	4801      	ldr	r0, [pc, #4]	@ (8008608 <__malloc_unlock+0x8>)
 8008602:	f7ff bef7 	b.w	80083f4 <__retarget_lock_release_recursive>
 8008606:	bf00      	nop
 8008608:	200006c4 	.word	0x200006c4

0800860c <__ssputs_r>:
 800860c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008610:	461f      	mov	r7, r3
 8008612:	688e      	ldr	r6, [r1, #8]
 8008614:	4682      	mov	sl, r0
 8008616:	42be      	cmp	r6, r7
 8008618:	460c      	mov	r4, r1
 800861a:	4690      	mov	r8, r2
 800861c:	680b      	ldr	r3, [r1, #0]
 800861e:	d82d      	bhi.n	800867c <__ssputs_r+0x70>
 8008620:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008624:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008628:	d026      	beq.n	8008678 <__ssputs_r+0x6c>
 800862a:	6965      	ldr	r5, [r4, #20]
 800862c:	6909      	ldr	r1, [r1, #16]
 800862e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008632:	eba3 0901 	sub.w	r9, r3, r1
 8008636:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800863a:	1c7b      	adds	r3, r7, #1
 800863c:	444b      	add	r3, r9
 800863e:	106d      	asrs	r5, r5, #1
 8008640:	429d      	cmp	r5, r3
 8008642:	bf38      	it	cc
 8008644:	461d      	movcc	r5, r3
 8008646:	0553      	lsls	r3, r2, #21
 8008648:	d527      	bpl.n	800869a <__ssputs_r+0x8e>
 800864a:	4629      	mov	r1, r5
 800864c:	f7ff ff52 	bl	80084f4 <_malloc_r>
 8008650:	4606      	mov	r6, r0
 8008652:	b360      	cbz	r0, 80086ae <__ssputs_r+0xa2>
 8008654:	464a      	mov	r2, r9
 8008656:	6921      	ldr	r1, [r4, #16]
 8008658:	f7ff fecd 	bl	80083f6 <memcpy>
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008666:	81a3      	strh	r3, [r4, #12]
 8008668:	6126      	str	r6, [r4, #16]
 800866a:	444e      	add	r6, r9
 800866c:	6026      	str	r6, [r4, #0]
 800866e:	463e      	mov	r6, r7
 8008670:	6165      	str	r5, [r4, #20]
 8008672:	eba5 0509 	sub.w	r5, r5, r9
 8008676:	60a5      	str	r5, [r4, #8]
 8008678:	42be      	cmp	r6, r7
 800867a:	d900      	bls.n	800867e <__ssputs_r+0x72>
 800867c:	463e      	mov	r6, r7
 800867e:	4632      	mov	r2, r6
 8008680:	4641      	mov	r1, r8
 8008682:	6820      	ldr	r0, [r4, #0]
 8008684:	f000 fd26 	bl	80090d4 <memmove>
 8008688:	2000      	movs	r0, #0
 800868a:	68a3      	ldr	r3, [r4, #8]
 800868c:	1b9b      	subs	r3, r3, r6
 800868e:	60a3      	str	r3, [r4, #8]
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	4433      	add	r3, r6
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869a:	462a      	mov	r2, r5
 800869c:	f000 fd96 	bl	80091cc <_realloc_r>
 80086a0:	4606      	mov	r6, r0
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d1e0      	bne.n	8008668 <__ssputs_r+0x5c>
 80086a6:	4650      	mov	r0, sl
 80086a8:	6921      	ldr	r1, [r4, #16]
 80086aa:	f7ff feb9 	bl	8008420 <_free_r>
 80086ae:	230c      	movs	r3, #12
 80086b0:	f8ca 3000 	str.w	r3, [sl]
 80086b4:	89a3      	ldrh	r3, [r4, #12]
 80086b6:	f04f 30ff 	mov.w	r0, #4294967295
 80086ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086be:	81a3      	strh	r3, [r4, #12]
 80086c0:	e7e9      	b.n	8008696 <__ssputs_r+0x8a>
	...

080086c4 <_svfiprintf_r>:
 80086c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c8:	4698      	mov	r8, r3
 80086ca:	898b      	ldrh	r3, [r1, #12]
 80086cc:	4607      	mov	r7, r0
 80086ce:	061b      	lsls	r3, r3, #24
 80086d0:	460d      	mov	r5, r1
 80086d2:	4614      	mov	r4, r2
 80086d4:	b09d      	sub	sp, #116	@ 0x74
 80086d6:	d510      	bpl.n	80086fa <_svfiprintf_r+0x36>
 80086d8:	690b      	ldr	r3, [r1, #16]
 80086da:	b973      	cbnz	r3, 80086fa <_svfiprintf_r+0x36>
 80086dc:	2140      	movs	r1, #64	@ 0x40
 80086de:	f7ff ff09 	bl	80084f4 <_malloc_r>
 80086e2:	6028      	str	r0, [r5, #0]
 80086e4:	6128      	str	r0, [r5, #16]
 80086e6:	b930      	cbnz	r0, 80086f6 <_svfiprintf_r+0x32>
 80086e8:	230c      	movs	r3, #12
 80086ea:	603b      	str	r3, [r7, #0]
 80086ec:	f04f 30ff 	mov.w	r0, #4294967295
 80086f0:	b01d      	add	sp, #116	@ 0x74
 80086f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f6:	2340      	movs	r3, #64	@ 0x40
 80086f8:	616b      	str	r3, [r5, #20]
 80086fa:	2300      	movs	r3, #0
 80086fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80086fe:	2320      	movs	r3, #32
 8008700:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008704:	2330      	movs	r3, #48	@ 0x30
 8008706:	f04f 0901 	mov.w	r9, #1
 800870a:	f8cd 800c 	str.w	r8, [sp, #12]
 800870e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80088a8 <_svfiprintf_r+0x1e4>
 8008712:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008716:	4623      	mov	r3, r4
 8008718:	469a      	mov	sl, r3
 800871a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800871e:	b10a      	cbz	r2, 8008724 <_svfiprintf_r+0x60>
 8008720:	2a25      	cmp	r2, #37	@ 0x25
 8008722:	d1f9      	bne.n	8008718 <_svfiprintf_r+0x54>
 8008724:	ebba 0b04 	subs.w	fp, sl, r4
 8008728:	d00b      	beq.n	8008742 <_svfiprintf_r+0x7e>
 800872a:	465b      	mov	r3, fp
 800872c:	4622      	mov	r2, r4
 800872e:	4629      	mov	r1, r5
 8008730:	4638      	mov	r0, r7
 8008732:	f7ff ff6b 	bl	800860c <__ssputs_r>
 8008736:	3001      	adds	r0, #1
 8008738:	f000 80a7 	beq.w	800888a <_svfiprintf_r+0x1c6>
 800873c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800873e:	445a      	add	r2, fp
 8008740:	9209      	str	r2, [sp, #36]	@ 0x24
 8008742:	f89a 3000 	ldrb.w	r3, [sl]
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 809f 	beq.w	800888a <_svfiprintf_r+0x1c6>
 800874c:	2300      	movs	r3, #0
 800874e:	f04f 32ff 	mov.w	r2, #4294967295
 8008752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008756:	f10a 0a01 	add.w	sl, sl, #1
 800875a:	9304      	str	r3, [sp, #16]
 800875c:	9307      	str	r3, [sp, #28]
 800875e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008762:	931a      	str	r3, [sp, #104]	@ 0x68
 8008764:	4654      	mov	r4, sl
 8008766:	2205      	movs	r2, #5
 8008768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800876c:	484e      	ldr	r0, [pc, #312]	@ (80088a8 <_svfiprintf_r+0x1e4>)
 800876e:	f000 fd1f 	bl	80091b0 <memchr>
 8008772:	9a04      	ldr	r2, [sp, #16]
 8008774:	b9d8      	cbnz	r0, 80087ae <_svfiprintf_r+0xea>
 8008776:	06d0      	lsls	r0, r2, #27
 8008778:	bf44      	itt	mi
 800877a:	2320      	movmi	r3, #32
 800877c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008780:	0711      	lsls	r1, r2, #28
 8008782:	bf44      	itt	mi
 8008784:	232b      	movmi	r3, #43	@ 0x2b
 8008786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800878a:	f89a 3000 	ldrb.w	r3, [sl]
 800878e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008790:	d015      	beq.n	80087be <_svfiprintf_r+0xfa>
 8008792:	4654      	mov	r4, sl
 8008794:	2000      	movs	r0, #0
 8008796:	f04f 0c0a 	mov.w	ip, #10
 800879a:	9a07      	ldr	r2, [sp, #28]
 800879c:	4621      	mov	r1, r4
 800879e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087a2:	3b30      	subs	r3, #48	@ 0x30
 80087a4:	2b09      	cmp	r3, #9
 80087a6:	d94b      	bls.n	8008840 <_svfiprintf_r+0x17c>
 80087a8:	b1b0      	cbz	r0, 80087d8 <_svfiprintf_r+0x114>
 80087aa:	9207      	str	r2, [sp, #28]
 80087ac:	e014      	b.n	80087d8 <_svfiprintf_r+0x114>
 80087ae:	eba0 0308 	sub.w	r3, r0, r8
 80087b2:	fa09 f303 	lsl.w	r3, r9, r3
 80087b6:	4313      	orrs	r3, r2
 80087b8:	46a2      	mov	sl, r4
 80087ba:	9304      	str	r3, [sp, #16]
 80087bc:	e7d2      	b.n	8008764 <_svfiprintf_r+0xa0>
 80087be:	9b03      	ldr	r3, [sp, #12]
 80087c0:	1d19      	adds	r1, r3, #4
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	9103      	str	r1, [sp, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	bfbb      	ittet	lt
 80087ca:	425b      	neglt	r3, r3
 80087cc:	f042 0202 	orrlt.w	r2, r2, #2
 80087d0:	9307      	strge	r3, [sp, #28]
 80087d2:	9307      	strlt	r3, [sp, #28]
 80087d4:	bfb8      	it	lt
 80087d6:	9204      	strlt	r2, [sp, #16]
 80087d8:	7823      	ldrb	r3, [r4, #0]
 80087da:	2b2e      	cmp	r3, #46	@ 0x2e
 80087dc:	d10a      	bne.n	80087f4 <_svfiprintf_r+0x130>
 80087de:	7863      	ldrb	r3, [r4, #1]
 80087e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80087e2:	d132      	bne.n	800884a <_svfiprintf_r+0x186>
 80087e4:	9b03      	ldr	r3, [sp, #12]
 80087e6:	3402      	adds	r4, #2
 80087e8:	1d1a      	adds	r2, r3, #4
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	9203      	str	r2, [sp, #12]
 80087ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087f2:	9305      	str	r3, [sp, #20]
 80087f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80088ac <_svfiprintf_r+0x1e8>
 80087f8:	2203      	movs	r2, #3
 80087fa:	4650      	mov	r0, sl
 80087fc:	7821      	ldrb	r1, [r4, #0]
 80087fe:	f000 fcd7 	bl	80091b0 <memchr>
 8008802:	b138      	cbz	r0, 8008814 <_svfiprintf_r+0x150>
 8008804:	2240      	movs	r2, #64	@ 0x40
 8008806:	9b04      	ldr	r3, [sp, #16]
 8008808:	eba0 000a 	sub.w	r0, r0, sl
 800880c:	4082      	lsls	r2, r0
 800880e:	4313      	orrs	r3, r2
 8008810:	3401      	adds	r4, #1
 8008812:	9304      	str	r3, [sp, #16]
 8008814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008818:	2206      	movs	r2, #6
 800881a:	4825      	ldr	r0, [pc, #148]	@ (80088b0 <_svfiprintf_r+0x1ec>)
 800881c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008820:	f000 fcc6 	bl	80091b0 <memchr>
 8008824:	2800      	cmp	r0, #0
 8008826:	d036      	beq.n	8008896 <_svfiprintf_r+0x1d2>
 8008828:	4b22      	ldr	r3, [pc, #136]	@ (80088b4 <_svfiprintf_r+0x1f0>)
 800882a:	bb1b      	cbnz	r3, 8008874 <_svfiprintf_r+0x1b0>
 800882c:	9b03      	ldr	r3, [sp, #12]
 800882e:	3307      	adds	r3, #7
 8008830:	f023 0307 	bic.w	r3, r3, #7
 8008834:	3308      	adds	r3, #8
 8008836:	9303      	str	r3, [sp, #12]
 8008838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800883a:	4433      	add	r3, r6
 800883c:	9309      	str	r3, [sp, #36]	@ 0x24
 800883e:	e76a      	b.n	8008716 <_svfiprintf_r+0x52>
 8008840:	460c      	mov	r4, r1
 8008842:	2001      	movs	r0, #1
 8008844:	fb0c 3202 	mla	r2, ip, r2, r3
 8008848:	e7a8      	b.n	800879c <_svfiprintf_r+0xd8>
 800884a:	2300      	movs	r3, #0
 800884c:	f04f 0c0a 	mov.w	ip, #10
 8008850:	4619      	mov	r1, r3
 8008852:	3401      	adds	r4, #1
 8008854:	9305      	str	r3, [sp, #20]
 8008856:	4620      	mov	r0, r4
 8008858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800885c:	3a30      	subs	r2, #48	@ 0x30
 800885e:	2a09      	cmp	r2, #9
 8008860:	d903      	bls.n	800886a <_svfiprintf_r+0x1a6>
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0c6      	beq.n	80087f4 <_svfiprintf_r+0x130>
 8008866:	9105      	str	r1, [sp, #20]
 8008868:	e7c4      	b.n	80087f4 <_svfiprintf_r+0x130>
 800886a:	4604      	mov	r4, r0
 800886c:	2301      	movs	r3, #1
 800886e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008872:	e7f0      	b.n	8008856 <_svfiprintf_r+0x192>
 8008874:	ab03      	add	r3, sp, #12
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	462a      	mov	r2, r5
 800887a:	4638      	mov	r0, r7
 800887c:	4b0e      	ldr	r3, [pc, #56]	@ (80088b8 <_svfiprintf_r+0x1f4>)
 800887e:	a904      	add	r1, sp, #16
 8008880:	f3af 8000 	nop.w
 8008884:	1c42      	adds	r2, r0, #1
 8008886:	4606      	mov	r6, r0
 8008888:	d1d6      	bne.n	8008838 <_svfiprintf_r+0x174>
 800888a:	89ab      	ldrh	r3, [r5, #12]
 800888c:	065b      	lsls	r3, r3, #25
 800888e:	f53f af2d 	bmi.w	80086ec <_svfiprintf_r+0x28>
 8008892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008894:	e72c      	b.n	80086f0 <_svfiprintf_r+0x2c>
 8008896:	ab03      	add	r3, sp, #12
 8008898:	9300      	str	r3, [sp, #0]
 800889a:	462a      	mov	r2, r5
 800889c:	4638      	mov	r0, r7
 800889e:	4b06      	ldr	r3, [pc, #24]	@ (80088b8 <_svfiprintf_r+0x1f4>)
 80088a0:	a904      	add	r1, sp, #16
 80088a2:	f000 f9bd 	bl	8008c20 <_printf_i>
 80088a6:	e7ed      	b.n	8008884 <_svfiprintf_r+0x1c0>
 80088a8:	08009ed0 	.word	0x08009ed0
 80088ac:	08009ed6 	.word	0x08009ed6
 80088b0:	08009eda 	.word	0x08009eda
 80088b4:	00000000 	.word	0x00000000
 80088b8:	0800860d 	.word	0x0800860d

080088bc <__sfputc_r>:
 80088bc:	6893      	ldr	r3, [r2, #8]
 80088be:	b410      	push	{r4}
 80088c0:	3b01      	subs	r3, #1
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	6093      	str	r3, [r2, #8]
 80088c6:	da07      	bge.n	80088d8 <__sfputc_r+0x1c>
 80088c8:	6994      	ldr	r4, [r2, #24]
 80088ca:	42a3      	cmp	r3, r4
 80088cc:	db01      	blt.n	80088d2 <__sfputc_r+0x16>
 80088ce:	290a      	cmp	r1, #10
 80088d0:	d102      	bne.n	80088d8 <__sfputc_r+0x1c>
 80088d2:	bc10      	pop	{r4}
 80088d4:	f000 bb6a 	b.w	8008fac <__swbuf_r>
 80088d8:	6813      	ldr	r3, [r2, #0]
 80088da:	1c58      	adds	r0, r3, #1
 80088dc:	6010      	str	r0, [r2, #0]
 80088de:	7019      	strb	r1, [r3, #0]
 80088e0:	4608      	mov	r0, r1
 80088e2:	bc10      	pop	{r4}
 80088e4:	4770      	bx	lr

080088e6 <__sfputs_r>:
 80088e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e8:	4606      	mov	r6, r0
 80088ea:	460f      	mov	r7, r1
 80088ec:	4614      	mov	r4, r2
 80088ee:	18d5      	adds	r5, r2, r3
 80088f0:	42ac      	cmp	r4, r5
 80088f2:	d101      	bne.n	80088f8 <__sfputs_r+0x12>
 80088f4:	2000      	movs	r0, #0
 80088f6:	e007      	b.n	8008908 <__sfputs_r+0x22>
 80088f8:	463a      	mov	r2, r7
 80088fa:	4630      	mov	r0, r6
 80088fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008900:	f7ff ffdc 	bl	80088bc <__sfputc_r>
 8008904:	1c43      	adds	r3, r0, #1
 8008906:	d1f3      	bne.n	80088f0 <__sfputs_r+0xa>
 8008908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800890c <_vfiprintf_r>:
 800890c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008910:	460d      	mov	r5, r1
 8008912:	4614      	mov	r4, r2
 8008914:	4698      	mov	r8, r3
 8008916:	4606      	mov	r6, r0
 8008918:	b09d      	sub	sp, #116	@ 0x74
 800891a:	b118      	cbz	r0, 8008924 <_vfiprintf_r+0x18>
 800891c:	6a03      	ldr	r3, [r0, #32]
 800891e:	b90b      	cbnz	r3, 8008924 <_vfiprintf_r+0x18>
 8008920:	f7ff fc0a 	bl	8008138 <__sinit>
 8008924:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008926:	07d9      	lsls	r1, r3, #31
 8008928:	d405      	bmi.n	8008936 <_vfiprintf_r+0x2a>
 800892a:	89ab      	ldrh	r3, [r5, #12]
 800892c:	059a      	lsls	r2, r3, #22
 800892e:	d402      	bmi.n	8008936 <_vfiprintf_r+0x2a>
 8008930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008932:	f7ff fd5e 	bl	80083f2 <__retarget_lock_acquire_recursive>
 8008936:	89ab      	ldrh	r3, [r5, #12]
 8008938:	071b      	lsls	r3, r3, #28
 800893a:	d501      	bpl.n	8008940 <_vfiprintf_r+0x34>
 800893c:	692b      	ldr	r3, [r5, #16]
 800893e:	b99b      	cbnz	r3, 8008968 <_vfiprintf_r+0x5c>
 8008940:	4629      	mov	r1, r5
 8008942:	4630      	mov	r0, r6
 8008944:	f000 fb70 	bl	8009028 <__swsetup_r>
 8008948:	b170      	cbz	r0, 8008968 <_vfiprintf_r+0x5c>
 800894a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800894c:	07dc      	lsls	r4, r3, #31
 800894e:	d504      	bpl.n	800895a <_vfiprintf_r+0x4e>
 8008950:	f04f 30ff 	mov.w	r0, #4294967295
 8008954:	b01d      	add	sp, #116	@ 0x74
 8008956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	0598      	lsls	r0, r3, #22
 800895e:	d4f7      	bmi.n	8008950 <_vfiprintf_r+0x44>
 8008960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008962:	f7ff fd47 	bl	80083f4 <__retarget_lock_release_recursive>
 8008966:	e7f3      	b.n	8008950 <_vfiprintf_r+0x44>
 8008968:	2300      	movs	r3, #0
 800896a:	9309      	str	r3, [sp, #36]	@ 0x24
 800896c:	2320      	movs	r3, #32
 800896e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008972:	2330      	movs	r3, #48	@ 0x30
 8008974:	f04f 0901 	mov.w	r9, #1
 8008978:	f8cd 800c 	str.w	r8, [sp, #12]
 800897c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008b28 <_vfiprintf_r+0x21c>
 8008980:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008984:	4623      	mov	r3, r4
 8008986:	469a      	mov	sl, r3
 8008988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800898c:	b10a      	cbz	r2, 8008992 <_vfiprintf_r+0x86>
 800898e:	2a25      	cmp	r2, #37	@ 0x25
 8008990:	d1f9      	bne.n	8008986 <_vfiprintf_r+0x7a>
 8008992:	ebba 0b04 	subs.w	fp, sl, r4
 8008996:	d00b      	beq.n	80089b0 <_vfiprintf_r+0xa4>
 8008998:	465b      	mov	r3, fp
 800899a:	4622      	mov	r2, r4
 800899c:	4629      	mov	r1, r5
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff ffa1 	bl	80088e6 <__sfputs_r>
 80089a4:	3001      	adds	r0, #1
 80089a6:	f000 80a7 	beq.w	8008af8 <_vfiprintf_r+0x1ec>
 80089aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089ac:	445a      	add	r2, fp
 80089ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80089b0:	f89a 3000 	ldrb.w	r3, [sl]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f000 809f 	beq.w	8008af8 <_vfiprintf_r+0x1ec>
 80089ba:	2300      	movs	r3, #0
 80089bc:	f04f 32ff 	mov.w	r2, #4294967295
 80089c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089c4:	f10a 0a01 	add.w	sl, sl, #1
 80089c8:	9304      	str	r3, [sp, #16]
 80089ca:	9307      	str	r3, [sp, #28]
 80089cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80089d2:	4654      	mov	r4, sl
 80089d4:	2205      	movs	r2, #5
 80089d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089da:	4853      	ldr	r0, [pc, #332]	@ (8008b28 <_vfiprintf_r+0x21c>)
 80089dc:	f000 fbe8 	bl	80091b0 <memchr>
 80089e0:	9a04      	ldr	r2, [sp, #16]
 80089e2:	b9d8      	cbnz	r0, 8008a1c <_vfiprintf_r+0x110>
 80089e4:	06d1      	lsls	r1, r2, #27
 80089e6:	bf44      	itt	mi
 80089e8:	2320      	movmi	r3, #32
 80089ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ee:	0713      	lsls	r3, r2, #28
 80089f0:	bf44      	itt	mi
 80089f2:	232b      	movmi	r3, #43	@ 0x2b
 80089f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089f8:	f89a 3000 	ldrb.w	r3, [sl]
 80089fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80089fe:	d015      	beq.n	8008a2c <_vfiprintf_r+0x120>
 8008a00:	4654      	mov	r4, sl
 8008a02:	2000      	movs	r0, #0
 8008a04:	f04f 0c0a 	mov.w	ip, #10
 8008a08:	9a07      	ldr	r2, [sp, #28]
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a10:	3b30      	subs	r3, #48	@ 0x30
 8008a12:	2b09      	cmp	r3, #9
 8008a14:	d94b      	bls.n	8008aae <_vfiprintf_r+0x1a2>
 8008a16:	b1b0      	cbz	r0, 8008a46 <_vfiprintf_r+0x13a>
 8008a18:	9207      	str	r2, [sp, #28]
 8008a1a:	e014      	b.n	8008a46 <_vfiprintf_r+0x13a>
 8008a1c:	eba0 0308 	sub.w	r3, r0, r8
 8008a20:	fa09 f303 	lsl.w	r3, r9, r3
 8008a24:	4313      	orrs	r3, r2
 8008a26:	46a2      	mov	sl, r4
 8008a28:	9304      	str	r3, [sp, #16]
 8008a2a:	e7d2      	b.n	80089d2 <_vfiprintf_r+0xc6>
 8008a2c:	9b03      	ldr	r3, [sp, #12]
 8008a2e:	1d19      	adds	r1, r3, #4
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	9103      	str	r1, [sp, #12]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	bfbb      	ittet	lt
 8008a38:	425b      	neglt	r3, r3
 8008a3a:	f042 0202 	orrlt.w	r2, r2, #2
 8008a3e:	9307      	strge	r3, [sp, #28]
 8008a40:	9307      	strlt	r3, [sp, #28]
 8008a42:	bfb8      	it	lt
 8008a44:	9204      	strlt	r2, [sp, #16]
 8008a46:	7823      	ldrb	r3, [r4, #0]
 8008a48:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a4a:	d10a      	bne.n	8008a62 <_vfiprintf_r+0x156>
 8008a4c:	7863      	ldrb	r3, [r4, #1]
 8008a4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a50:	d132      	bne.n	8008ab8 <_vfiprintf_r+0x1ac>
 8008a52:	9b03      	ldr	r3, [sp, #12]
 8008a54:	3402      	adds	r4, #2
 8008a56:	1d1a      	adds	r2, r3, #4
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	9203      	str	r2, [sp, #12]
 8008a5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a60:	9305      	str	r3, [sp, #20]
 8008a62:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008b2c <_vfiprintf_r+0x220>
 8008a66:	2203      	movs	r2, #3
 8008a68:	4650      	mov	r0, sl
 8008a6a:	7821      	ldrb	r1, [r4, #0]
 8008a6c:	f000 fba0 	bl	80091b0 <memchr>
 8008a70:	b138      	cbz	r0, 8008a82 <_vfiprintf_r+0x176>
 8008a72:	2240      	movs	r2, #64	@ 0x40
 8008a74:	9b04      	ldr	r3, [sp, #16]
 8008a76:	eba0 000a 	sub.w	r0, r0, sl
 8008a7a:	4082      	lsls	r2, r0
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	3401      	adds	r4, #1
 8008a80:	9304      	str	r3, [sp, #16]
 8008a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a86:	2206      	movs	r2, #6
 8008a88:	4829      	ldr	r0, [pc, #164]	@ (8008b30 <_vfiprintf_r+0x224>)
 8008a8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a8e:	f000 fb8f 	bl	80091b0 <memchr>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d03f      	beq.n	8008b16 <_vfiprintf_r+0x20a>
 8008a96:	4b27      	ldr	r3, [pc, #156]	@ (8008b34 <_vfiprintf_r+0x228>)
 8008a98:	bb1b      	cbnz	r3, 8008ae2 <_vfiprintf_r+0x1d6>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	3307      	adds	r3, #7
 8008a9e:	f023 0307 	bic.w	r3, r3, #7
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	9303      	str	r3, [sp, #12]
 8008aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa8:	443b      	add	r3, r7
 8008aaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aac:	e76a      	b.n	8008984 <_vfiprintf_r+0x78>
 8008aae:	460c      	mov	r4, r1
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ab6:	e7a8      	b.n	8008a0a <_vfiprintf_r+0xfe>
 8008ab8:	2300      	movs	r3, #0
 8008aba:	f04f 0c0a 	mov.w	ip, #10
 8008abe:	4619      	mov	r1, r3
 8008ac0:	3401      	adds	r4, #1
 8008ac2:	9305      	str	r3, [sp, #20]
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aca:	3a30      	subs	r2, #48	@ 0x30
 8008acc:	2a09      	cmp	r2, #9
 8008ace:	d903      	bls.n	8008ad8 <_vfiprintf_r+0x1cc>
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d0c6      	beq.n	8008a62 <_vfiprintf_r+0x156>
 8008ad4:	9105      	str	r1, [sp, #20]
 8008ad6:	e7c4      	b.n	8008a62 <_vfiprintf_r+0x156>
 8008ad8:	4604      	mov	r4, r0
 8008ada:	2301      	movs	r3, #1
 8008adc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ae0:	e7f0      	b.n	8008ac4 <_vfiprintf_r+0x1b8>
 8008ae2:	ab03      	add	r3, sp, #12
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	462a      	mov	r2, r5
 8008ae8:	4630      	mov	r0, r6
 8008aea:	4b13      	ldr	r3, [pc, #76]	@ (8008b38 <_vfiprintf_r+0x22c>)
 8008aec:	a904      	add	r1, sp, #16
 8008aee:	f3af 8000 	nop.w
 8008af2:	4607      	mov	r7, r0
 8008af4:	1c78      	adds	r0, r7, #1
 8008af6:	d1d6      	bne.n	8008aa6 <_vfiprintf_r+0x19a>
 8008af8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008afa:	07d9      	lsls	r1, r3, #31
 8008afc:	d405      	bmi.n	8008b0a <_vfiprintf_r+0x1fe>
 8008afe:	89ab      	ldrh	r3, [r5, #12]
 8008b00:	059a      	lsls	r2, r3, #22
 8008b02:	d402      	bmi.n	8008b0a <_vfiprintf_r+0x1fe>
 8008b04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b06:	f7ff fc75 	bl	80083f4 <__retarget_lock_release_recursive>
 8008b0a:	89ab      	ldrh	r3, [r5, #12]
 8008b0c:	065b      	lsls	r3, r3, #25
 8008b0e:	f53f af1f 	bmi.w	8008950 <_vfiprintf_r+0x44>
 8008b12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b14:	e71e      	b.n	8008954 <_vfiprintf_r+0x48>
 8008b16:	ab03      	add	r3, sp, #12
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	462a      	mov	r2, r5
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	4b06      	ldr	r3, [pc, #24]	@ (8008b38 <_vfiprintf_r+0x22c>)
 8008b20:	a904      	add	r1, sp, #16
 8008b22:	f000 f87d 	bl	8008c20 <_printf_i>
 8008b26:	e7e4      	b.n	8008af2 <_vfiprintf_r+0x1e6>
 8008b28:	08009ed0 	.word	0x08009ed0
 8008b2c:	08009ed6 	.word	0x08009ed6
 8008b30:	08009eda 	.word	0x08009eda
 8008b34:	00000000 	.word	0x00000000
 8008b38:	080088e7 	.word	0x080088e7

08008b3c <_printf_common>:
 8008b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b40:	4616      	mov	r6, r2
 8008b42:	4698      	mov	r8, r3
 8008b44:	688a      	ldr	r2, [r1, #8]
 8008b46:	690b      	ldr	r3, [r1, #16]
 8008b48:	4607      	mov	r7, r0
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	bfb8      	it	lt
 8008b4e:	4613      	movlt	r3, r2
 8008b50:	6033      	str	r3, [r6, #0]
 8008b52:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b56:	460c      	mov	r4, r1
 8008b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b5c:	b10a      	cbz	r2, 8008b62 <_printf_common+0x26>
 8008b5e:	3301      	adds	r3, #1
 8008b60:	6033      	str	r3, [r6, #0]
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	0699      	lsls	r1, r3, #26
 8008b66:	bf42      	ittt	mi
 8008b68:	6833      	ldrmi	r3, [r6, #0]
 8008b6a:	3302      	addmi	r3, #2
 8008b6c:	6033      	strmi	r3, [r6, #0]
 8008b6e:	6825      	ldr	r5, [r4, #0]
 8008b70:	f015 0506 	ands.w	r5, r5, #6
 8008b74:	d106      	bne.n	8008b84 <_printf_common+0x48>
 8008b76:	f104 0a19 	add.w	sl, r4, #25
 8008b7a:	68e3      	ldr	r3, [r4, #12]
 8008b7c:	6832      	ldr	r2, [r6, #0]
 8008b7e:	1a9b      	subs	r3, r3, r2
 8008b80:	42ab      	cmp	r3, r5
 8008b82:	dc2b      	bgt.n	8008bdc <_printf_common+0xa0>
 8008b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b88:	6822      	ldr	r2, [r4, #0]
 8008b8a:	3b00      	subs	r3, #0
 8008b8c:	bf18      	it	ne
 8008b8e:	2301      	movne	r3, #1
 8008b90:	0692      	lsls	r2, r2, #26
 8008b92:	d430      	bmi.n	8008bf6 <_printf_common+0xba>
 8008b94:	4641      	mov	r1, r8
 8008b96:	4638      	mov	r0, r7
 8008b98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b9c:	47c8      	blx	r9
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	d023      	beq.n	8008bea <_printf_common+0xae>
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	6922      	ldr	r2, [r4, #16]
 8008ba6:	f003 0306 	and.w	r3, r3, #6
 8008baa:	2b04      	cmp	r3, #4
 8008bac:	bf14      	ite	ne
 8008bae:	2500      	movne	r5, #0
 8008bb0:	6833      	ldreq	r3, [r6, #0]
 8008bb2:	f04f 0600 	mov.w	r6, #0
 8008bb6:	bf08      	it	eq
 8008bb8:	68e5      	ldreq	r5, [r4, #12]
 8008bba:	f104 041a 	add.w	r4, r4, #26
 8008bbe:	bf08      	it	eq
 8008bc0:	1aed      	subeq	r5, r5, r3
 8008bc2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008bc6:	bf08      	it	eq
 8008bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	bfc4      	itt	gt
 8008bd0:	1a9b      	subgt	r3, r3, r2
 8008bd2:	18ed      	addgt	r5, r5, r3
 8008bd4:	42b5      	cmp	r5, r6
 8008bd6:	d11a      	bne.n	8008c0e <_printf_common+0xd2>
 8008bd8:	2000      	movs	r0, #0
 8008bda:	e008      	b.n	8008bee <_printf_common+0xb2>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	4652      	mov	r2, sl
 8008be0:	4641      	mov	r1, r8
 8008be2:	4638      	mov	r0, r7
 8008be4:	47c8      	blx	r9
 8008be6:	3001      	adds	r0, #1
 8008be8:	d103      	bne.n	8008bf2 <_printf_common+0xb6>
 8008bea:	f04f 30ff 	mov.w	r0, #4294967295
 8008bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf2:	3501      	adds	r5, #1
 8008bf4:	e7c1      	b.n	8008b7a <_printf_common+0x3e>
 8008bf6:	2030      	movs	r0, #48	@ 0x30
 8008bf8:	18e1      	adds	r1, r4, r3
 8008bfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008bfe:	1c5a      	adds	r2, r3, #1
 8008c00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c04:	4422      	add	r2, r4
 8008c06:	3302      	adds	r3, #2
 8008c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c0c:	e7c2      	b.n	8008b94 <_printf_common+0x58>
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4622      	mov	r2, r4
 8008c12:	4641      	mov	r1, r8
 8008c14:	4638      	mov	r0, r7
 8008c16:	47c8      	blx	r9
 8008c18:	3001      	adds	r0, #1
 8008c1a:	d0e6      	beq.n	8008bea <_printf_common+0xae>
 8008c1c:	3601      	adds	r6, #1
 8008c1e:	e7d9      	b.n	8008bd4 <_printf_common+0x98>

08008c20 <_printf_i>:
 8008c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c24:	7e0f      	ldrb	r7, [r1, #24]
 8008c26:	4691      	mov	r9, r2
 8008c28:	2f78      	cmp	r7, #120	@ 0x78
 8008c2a:	4680      	mov	r8, r0
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	469a      	mov	sl, r3
 8008c30:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c36:	d807      	bhi.n	8008c48 <_printf_i+0x28>
 8008c38:	2f62      	cmp	r7, #98	@ 0x62
 8008c3a:	d80a      	bhi.n	8008c52 <_printf_i+0x32>
 8008c3c:	2f00      	cmp	r7, #0
 8008c3e:	f000 80d1 	beq.w	8008de4 <_printf_i+0x1c4>
 8008c42:	2f58      	cmp	r7, #88	@ 0x58
 8008c44:	f000 80b8 	beq.w	8008db8 <_printf_i+0x198>
 8008c48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c50:	e03a      	b.n	8008cc8 <_printf_i+0xa8>
 8008c52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c56:	2b15      	cmp	r3, #21
 8008c58:	d8f6      	bhi.n	8008c48 <_printf_i+0x28>
 8008c5a:	a101      	add	r1, pc, #4	@ (adr r1, 8008c60 <_printf_i+0x40>)
 8008c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c60:	08008cb9 	.word	0x08008cb9
 8008c64:	08008ccd 	.word	0x08008ccd
 8008c68:	08008c49 	.word	0x08008c49
 8008c6c:	08008c49 	.word	0x08008c49
 8008c70:	08008c49 	.word	0x08008c49
 8008c74:	08008c49 	.word	0x08008c49
 8008c78:	08008ccd 	.word	0x08008ccd
 8008c7c:	08008c49 	.word	0x08008c49
 8008c80:	08008c49 	.word	0x08008c49
 8008c84:	08008c49 	.word	0x08008c49
 8008c88:	08008c49 	.word	0x08008c49
 8008c8c:	08008dcb 	.word	0x08008dcb
 8008c90:	08008cf7 	.word	0x08008cf7
 8008c94:	08008d85 	.word	0x08008d85
 8008c98:	08008c49 	.word	0x08008c49
 8008c9c:	08008c49 	.word	0x08008c49
 8008ca0:	08008ded 	.word	0x08008ded
 8008ca4:	08008c49 	.word	0x08008c49
 8008ca8:	08008cf7 	.word	0x08008cf7
 8008cac:	08008c49 	.word	0x08008c49
 8008cb0:	08008c49 	.word	0x08008c49
 8008cb4:	08008d8d 	.word	0x08008d8d
 8008cb8:	6833      	ldr	r3, [r6, #0]
 8008cba:	1d1a      	adds	r2, r3, #4
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	6032      	str	r2, [r6, #0]
 8008cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e09c      	b.n	8008e06 <_printf_i+0x1e6>
 8008ccc:	6833      	ldr	r3, [r6, #0]
 8008cce:	6820      	ldr	r0, [r4, #0]
 8008cd0:	1d19      	adds	r1, r3, #4
 8008cd2:	6031      	str	r1, [r6, #0]
 8008cd4:	0606      	lsls	r6, r0, #24
 8008cd6:	d501      	bpl.n	8008cdc <_printf_i+0xbc>
 8008cd8:	681d      	ldr	r5, [r3, #0]
 8008cda:	e003      	b.n	8008ce4 <_printf_i+0xc4>
 8008cdc:	0645      	lsls	r5, r0, #25
 8008cde:	d5fb      	bpl.n	8008cd8 <_printf_i+0xb8>
 8008ce0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ce4:	2d00      	cmp	r5, #0
 8008ce6:	da03      	bge.n	8008cf0 <_printf_i+0xd0>
 8008ce8:	232d      	movs	r3, #45	@ 0x2d
 8008cea:	426d      	negs	r5, r5
 8008cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cf0:	230a      	movs	r3, #10
 8008cf2:	4858      	ldr	r0, [pc, #352]	@ (8008e54 <_printf_i+0x234>)
 8008cf4:	e011      	b.n	8008d1a <_printf_i+0xfa>
 8008cf6:	6821      	ldr	r1, [r4, #0]
 8008cf8:	6833      	ldr	r3, [r6, #0]
 8008cfa:	0608      	lsls	r0, r1, #24
 8008cfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d00:	d402      	bmi.n	8008d08 <_printf_i+0xe8>
 8008d02:	0649      	lsls	r1, r1, #25
 8008d04:	bf48      	it	mi
 8008d06:	b2ad      	uxthmi	r5, r5
 8008d08:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d0a:	6033      	str	r3, [r6, #0]
 8008d0c:	bf14      	ite	ne
 8008d0e:	230a      	movne	r3, #10
 8008d10:	2308      	moveq	r3, #8
 8008d12:	4850      	ldr	r0, [pc, #320]	@ (8008e54 <_printf_i+0x234>)
 8008d14:	2100      	movs	r1, #0
 8008d16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d1a:	6866      	ldr	r6, [r4, #4]
 8008d1c:	2e00      	cmp	r6, #0
 8008d1e:	60a6      	str	r6, [r4, #8]
 8008d20:	db05      	blt.n	8008d2e <_printf_i+0x10e>
 8008d22:	6821      	ldr	r1, [r4, #0]
 8008d24:	432e      	orrs	r6, r5
 8008d26:	f021 0104 	bic.w	r1, r1, #4
 8008d2a:	6021      	str	r1, [r4, #0]
 8008d2c:	d04b      	beq.n	8008dc6 <_printf_i+0x1a6>
 8008d2e:	4616      	mov	r6, r2
 8008d30:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d34:	fb03 5711 	mls	r7, r3, r1, r5
 8008d38:	5dc7      	ldrb	r7, [r0, r7]
 8008d3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d3e:	462f      	mov	r7, r5
 8008d40:	42bb      	cmp	r3, r7
 8008d42:	460d      	mov	r5, r1
 8008d44:	d9f4      	bls.n	8008d30 <_printf_i+0x110>
 8008d46:	2b08      	cmp	r3, #8
 8008d48:	d10b      	bne.n	8008d62 <_printf_i+0x142>
 8008d4a:	6823      	ldr	r3, [r4, #0]
 8008d4c:	07df      	lsls	r7, r3, #31
 8008d4e:	d508      	bpl.n	8008d62 <_printf_i+0x142>
 8008d50:	6923      	ldr	r3, [r4, #16]
 8008d52:	6861      	ldr	r1, [r4, #4]
 8008d54:	4299      	cmp	r1, r3
 8008d56:	bfde      	ittt	le
 8008d58:	2330      	movle	r3, #48	@ 0x30
 8008d5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d62:	1b92      	subs	r2, r2, r6
 8008d64:	6122      	str	r2, [r4, #16]
 8008d66:	464b      	mov	r3, r9
 8008d68:	4621      	mov	r1, r4
 8008d6a:	4640      	mov	r0, r8
 8008d6c:	f8cd a000 	str.w	sl, [sp]
 8008d70:	aa03      	add	r2, sp, #12
 8008d72:	f7ff fee3 	bl	8008b3c <_printf_common>
 8008d76:	3001      	adds	r0, #1
 8008d78:	d14a      	bne.n	8008e10 <_printf_i+0x1f0>
 8008d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7e:	b004      	add	sp, #16
 8008d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	f043 0320 	orr.w	r3, r3, #32
 8008d8a:	6023      	str	r3, [r4, #0]
 8008d8c:	2778      	movs	r7, #120	@ 0x78
 8008d8e:	4832      	ldr	r0, [pc, #200]	@ (8008e58 <_printf_i+0x238>)
 8008d90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d94:	6823      	ldr	r3, [r4, #0]
 8008d96:	6831      	ldr	r1, [r6, #0]
 8008d98:	061f      	lsls	r7, r3, #24
 8008d9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d9e:	d402      	bmi.n	8008da6 <_printf_i+0x186>
 8008da0:	065f      	lsls	r7, r3, #25
 8008da2:	bf48      	it	mi
 8008da4:	b2ad      	uxthmi	r5, r5
 8008da6:	6031      	str	r1, [r6, #0]
 8008da8:	07d9      	lsls	r1, r3, #31
 8008daa:	bf44      	itt	mi
 8008dac:	f043 0320 	orrmi.w	r3, r3, #32
 8008db0:	6023      	strmi	r3, [r4, #0]
 8008db2:	b11d      	cbz	r5, 8008dbc <_printf_i+0x19c>
 8008db4:	2310      	movs	r3, #16
 8008db6:	e7ad      	b.n	8008d14 <_printf_i+0xf4>
 8008db8:	4826      	ldr	r0, [pc, #152]	@ (8008e54 <_printf_i+0x234>)
 8008dba:	e7e9      	b.n	8008d90 <_printf_i+0x170>
 8008dbc:	6823      	ldr	r3, [r4, #0]
 8008dbe:	f023 0320 	bic.w	r3, r3, #32
 8008dc2:	6023      	str	r3, [r4, #0]
 8008dc4:	e7f6      	b.n	8008db4 <_printf_i+0x194>
 8008dc6:	4616      	mov	r6, r2
 8008dc8:	e7bd      	b.n	8008d46 <_printf_i+0x126>
 8008dca:	6833      	ldr	r3, [r6, #0]
 8008dcc:	6825      	ldr	r5, [r4, #0]
 8008dce:	1d18      	adds	r0, r3, #4
 8008dd0:	6961      	ldr	r1, [r4, #20]
 8008dd2:	6030      	str	r0, [r6, #0]
 8008dd4:	062e      	lsls	r6, r5, #24
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	d501      	bpl.n	8008dde <_printf_i+0x1be>
 8008dda:	6019      	str	r1, [r3, #0]
 8008ddc:	e002      	b.n	8008de4 <_printf_i+0x1c4>
 8008dde:	0668      	lsls	r0, r5, #25
 8008de0:	d5fb      	bpl.n	8008dda <_printf_i+0x1ba>
 8008de2:	8019      	strh	r1, [r3, #0]
 8008de4:	2300      	movs	r3, #0
 8008de6:	4616      	mov	r6, r2
 8008de8:	6123      	str	r3, [r4, #16]
 8008dea:	e7bc      	b.n	8008d66 <_printf_i+0x146>
 8008dec:	6833      	ldr	r3, [r6, #0]
 8008dee:	2100      	movs	r1, #0
 8008df0:	1d1a      	adds	r2, r3, #4
 8008df2:	6032      	str	r2, [r6, #0]
 8008df4:	681e      	ldr	r6, [r3, #0]
 8008df6:	6862      	ldr	r2, [r4, #4]
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f000 f9d9 	bl	80091b0 <memchr>
 8008dfe:	b108      	cbz	r0, 8008e04 <_printf_i+0x1e4>
 8008e00:	1b80      	subs	r0, r0, r6
 8008e02:	6060      	str	r0, [r4, #4]
 8008e04:	6863      	ldr	r3, [r4, #4]
 8008e06:	6123      	str	r3, [r4, #16]
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e0e:	e7aa      	b.n	8008d66 <_printf_i+0x146>
 8008e10:	4632      	mov	r2, r6
 8008e12:	4649      	mov	r1, r9
 8008e14:	4640      	mov	r0, r8
 8008e16:	6923      	ldr	r3, [r4, #16]
 8008e18:	47d0      	blx	sl
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	d0ad      	beq.n	8008d7a <_printf_i+0x15a>
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	079b      	lsls	r3, r3, #30
 8008e22:	d413      	bmi.n	8008e4c <_printf_i+0x22c>
 8008e24:	68e0      	ldr	r0, [r4, #12]
 8008e26:	9b03      	ldr	r3, [sp, #12]
 8008e28:	4298      	cmp	r0, r3
 8008e2a:	bfb8      	it	lt
 8008e2c:	4618      	movlt	r0, r3
 8008e2e:	e7a6      	b.n	8008d7e <_printf_i+0x15e>
 8008e30:	2301      	movs	r3, #1
 8008e32:	4632      	mov	r2, r6
 8008e34:	4649      	mov	r1, r9
 8008e36:	4640      	mov	r0, r8
 8008e38:	47d0      	blx	sl
 8008e3a:	3001      	adds	r0, #1
 8008e3c:	d09d      	beq.n	8008d7a <_printf_i+0x15a>
 8008e3e:	3501      	adds	r5, #1
 8008e40:	68e3      	ldr	r3, [r4, #12]
 8008e42:	9903      	ldr	r1, [sp, #12]
 8008e44:	1a5b      	subs	r3, r3, r1
 8008e46:	42ab      	cmp	r3, r5
 8008e48:	dcf2      	bgt.n	8008e30 <_printf_i+0x210>
 8008e4a:	e7eb      	b.n	8008e24 <_printf_i+0x204>
 8008e4c:	2500      	movs	r5, #0
 8008e4e:	f104 0619 	add.w	r6, r4, #25
 8008e52:	e7f5      	b.n	8008e40 <_printf_i+0x220>
 8008e54:	08009ee1 	.word	0x08009ee1
 8008e58:	08009ef2 	.word	0x08009ef2

08008e5c <__sflush_r>:
 8008e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e62:	0716      	lsls	r6, r2, #28
 8008e64:	4605      	mov	r5, r0
 8008e66:	460c      	mov	r4, r1
 8008e68:	d454      	bmi.n	8008f14 <__sflush_r+0xb8>
 8008e6a:	684b      	ldr	r3, [r1, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	dc02      	bgt.n	8008e76 <__sflush_r+0x1a>
 8008e70:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	dd48      	ble.n	8008f08 <__sflush_r+0xac>
 8008e76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e78:	2e00      	cmp	r6, #0
 8008e7a:	d045      	beq.n	8008f08 <__sflush_r+0xac>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e82:	682f      	ldr	r7, [r5, #0]
 8008e84:	6a21      	ldr	r1, [r4, #32]
 8008e86:	602b      	str	r3, [r5, #0]
 8008e88:	d030      	beq.n	8008eec <__sflush_r+0x90>
 8008e8a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	0759      	lsls	r1, r3, #29
 8008e90:	d505      	bpl.n	8008e9e <__sflush_r+0x42>
 8008e92:	6863      	ldr	r3, [r4, #4]
 8008e94:	1ad2      	subs	r2, r2, r3
 8008e96:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e98:	b10b      	cbz	r3, 8008e9e <__sflush_r+0x42>
 8008e9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e9c:	1ad2      	subs	r2, r2, r3
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ea4:	6a21      	ldr	r1, [r4, #32]
 8008ea6:	47b0      	blx	r6
 8008ea8:	1c43      	adds	r3, r0, #1
 8008eaa:	89a3      	ldrh	r3, [r4, #12]
 8008eac:	d106      	bne.n	8008ebc <__sflush_r+0x60>
 8008eae:	6829      	ldr	r1, [r5, #0]
 8008eb0:	291d      	cmp	r1, #29
 8008eb2:	d82b      	bhi.n	8008f0c <__sflush_r+0xb0>
 8008eb4:	4a28      	ldr	r2, [pc, #160]	@ (8008f58 <__sflush_r+0xfc>)
 8008eb6:	40ca      	lsrs	r2, r1
 8008eb8:	07d6      	lsls	r6, r2, #31
 8008eba:	d527      	bpl.n	8008f0c <__sflush_r+0xb0>
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	6062      	str	r2, [r4, #4]
 8008ec0:	6922      	ldr	r2, [r4, #16]
 8008ec2:	04d9      	lsls	r1, r3, #19
 8008ec4:	6022      	str	r2, [r4, #0]
 8008ec6:	d504      	bpl.n	8008ed2 <__sflush_r+0x76>
 8008ec8:	1c42      	adds	r2, r0, #1
 8008eca:	d101      	bne.n	8008ed0 <__sflush_r+0x74>
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	b903      	cbnz	r3, 8008ed2 <__sflush_r+0x76>
 8008ed0:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ed2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ed4:	602f      	str	r7, [r5, #0]
 8008ed6:	b1b9      	cbz	r1, 8008f08 <__sflush_r+0xac>
 8008ed8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008edc:	4299      	cmp	r1, r3
 8008ede:	d002      	beq.n	8008ee6 <__sflush_r+0x8a>
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	f7ff fa9d 	bl	8008420 <_free_r>
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008eea:	e00d      	b.n	8008f08 <__sflush_r+0xac>
 8008eec:	2301      	movs	r3, #1
 8008eee:	4628      	mov	r0, r5
 8008ef0:	47b0      	blx	r6
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	1c50      	adds	r0, r2, #1
 8008ef6:	d1c9      	bne.n	8008e8c <__sflush_r+0x30>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d0c6      	beq.n	8008e8c <__sflush_r+0x30>
 8008efe:	2b1d      	cmp	r3, #29
 8008f00:	d001      	beq.n	8008f06 <__sflush_r+0xaa>
 8008f02:	2b16      	cmp	r3, #22
 8008f04:	d11d      	bne.n	8008f42 <__sflush_r+0xe6>
 8008f06:	602f      	str	r7, [r5, #0]
 8008f08:	2000      	movs	r0, #0
 8008f0a:	e021      	b.n	8008f50 <__sflush_r+0xf4>
 8008f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f10:	b21b      	sxth	r3, r3
 8008f12:	e01a      	b.n	8008f4a <__sflush_r+0xee>
 8008f14:	690f      	ldr	r7, [r1, #16]
 8008f16:	2f00      	cmp	r7, #0
 8008f18:	d0f6      	beq.n	8008f08 <__sflush_r+0xac>
 8008f1a:	0793      	lsls	r3, r2, #30
 8008f1c:	bf18      	it	ne
 8008f1e:	2300      	movne	r3, #0
 8008f20:	680e      	ldr	r6, [r1, #0]
 8008f22:	bf08      	it	eq
 8008f24:	694b      	ldreq	r3, [r1, #20]
 8008f26:	1bf6      	subs	r6, r6, r7
 8008f28:	600f      	str	r7, [r1, #0]
 8008f2a:	608b      	str	r3, [r1, #8]
 8008f2c:	2e00      	cmp	r6, #0
 8008f2e:	ddeb      	ble.n	8008f08 <__sflush_r+0xac>
 8008f30:	4633      	mov	r3, r6
 8008f32:	463a      	mov	r2, r7
 8008f34:	4628      	mov	r0, r5
 8008f36:	6a21      	ldr	r1, [r4, #32]
 8008f38:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008f3c:	47e0      	blx	ip
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	dc07      	bgt.n	8008f52 <__sflush_r+0xf6>
 8008f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f4e:	81a3      	strh	r3, [r4, #12]
 8008f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f52:	4407      	add	r7, r0
 8008f54:	1a36      	subs	r6, r6, r0
 8008f56:	e7e9      	b.n	8008f2c <__sflush_r+0xd0>
 8008f58:	20400001 	.word	0x20400001

08008f5c <_fflush_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	690b      	ldr	r3, [r1, #16]
 8008f60:	4605      	mov	r5, r0
 8008f62:	460c      	mov	r4, r1
 8008f64:	b913      	cbnz	r3, 8008f6c <_fflush_r+0x10>
 8008f66:	2500      	movs	r5, #0
 8008f68:	4628      	mov	r0, r5
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	b118      	cbz	r0, 8008f76 <_fflush_r+0x1a>
 8008f6e:	6a03      	ldr	r3, [r0, #32]
 8008f70:	b90b      	cbnz	r3, 8008f76 <_fflush_r+0x1a>
 8008f72:	f7ff f8e1 	bl	8008138 <__sinit>
 8008f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d0f3      	beq.n	8008f66 <_fflush_r+0xa>
 8008f7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f80:	07d0      	lsls	r0, r2, #31
 8008f82:	d404      	bmi.n	8008f8e <_fflush_r+0x32>
 8008f84:	0599      	lsls	r1, r3, #22
 8008f86:	d402      	bmi.n	8008f8e <_fflush_r+0x32>
 8008f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f8a:	f7ff fa32 	bl	80083f2 <__retarget_lock_acquire_recursive>
 8008f8e:	4628      	mov	r0, r5
 8008f90:	4621      	mov	r1, r4
 8008f92:	f7ff ff63 	bl	8008e5c <__sflush_r>
 8008f96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f98:	4605      	mov	r5, r0
 8008f9a:	07da      	lsls	r2, r3, #31
 8008f9c:	d4e4      	bmi.n	8008f68 <_fflush_r+0xc>
 8008f9e:	89a3      	ldrh	r3, [r4, #12]
 8008fa0:	059b      	lsls	r3, r3, #22
 8008fa2:	d4e1      	bmi.n	8008f68 <_fflush_r+0xc>
 8008fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fa6:	f7ff fa25 	bl	80083f4 <__retarget_lock_release_recursive>
 8008faa:	e7dd      	b.n	8008f68 <_fflush_r+0xc>

08008fac <__swbuf_r>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	460e      	mov	r6, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	b118      	cbz	r0, 8008fbe <__swbuf_r+0x12>
 8008fb6:	6a03      	ldr	r3, [r0, #32]
 8008fb8:	b90b      	cbnz	r3, 8008fbe <__swbuf_r+0x12>
 8008fba:	f7ff f8bd 	bl	8008138 <__sinit>
 8008fbe:	69a3      	ldr	r3, [r4, #24]
 8008fc0:	60a3      	str	r3, [r4, #8]
 8008fc2:	89a3      	ldrh	r3, [r4, #12]
 8008fc4:	071a      	lsls	r2, r3, #28
 8008fc6:	d501      	bpl.n	8008fcc <__swbuf_r+0x20>
 8008fc8:	6923      	ldr	r3, [r4, #16]
 8008fca:	b943      	cbnz	r3, 8008fde <__swbuf_r+0x32>
 8008fcc:	4621      	mov	r1, r4
 8008fce:	4628      	mov	r0, r5
 8008fd0:	f000 f82a 	bl	8009028 <__swsetup_r>
 8008fd4:	b118      	cbz	r0, 8008fde <__swbuf_r+0x32>
 8008fd6:	f04f 37ff 	mov.w	r7, #4294967295
 8008fda:	4638      	mov	r0, r7
 8008fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	6922      	ldr	r2, [r4, #16]
 8008fe2:	b2f6      	uxtb	r6, r6
 8008fe4:	1a98      	subs	r0, r3, r2
 8008fe6:	6963      	ldr	r3, [r4, #20]
 8008fe8:	4637      	mov	r7, r6
 8008fea:	4283      	cmp	r3, r0
 8008fec:	dc05      	bgt.n	8008ffa <__swbuf_r+0x4e>
 8008fee:	4621      	mov	r1, r4
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	f7ff ffb3 	bl	8008f5c <_fflush_r>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d1ed      	bne.n	8008fd6 <__swbuf_r+0x2a>
 8008ffa:	68a3      	ldr	r3, [r4, #8]
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	60a3      	str	r3, [r4, #8]
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	1c5a      	adds	r2, r3, #1
 8009004:	6022      	str	r2, [r4, #0]
 8009006:	701e      	strb	r6, [r3, #0]
 8009008:	6962      	ldr	r2, [r4, #20]
 800900a:	1c43      	adds	r3, r0, #1
 800900c:	429a      	cmp	r2, r3
 800900e:	d004      	beq.n	800901a <__swbuf_r+0x6e>
 8009010:	89a3      	ldrh	r3, [r4, #12]
 8009012:	07db      	lsls	r3, r3, #31
 8009014:	d5e1      	bpl.n	8008fda <__swbuf_r+0x2e>
 8009016:	2e0a      	cmp	r6, #10
 8009018:	d1df      	bne.n	8008fda <__swbuf_r+0x2e>
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f7ff ff9d 	bl	8008f5c <_fflush_r>
 8009022:	2800      	cmp	r0, #0
 8009024:	d0d9      	beq.n	8008fda <__swbuf_r+0x2e>
 8009026:	e7d6      	b.n	8008fd6 <__swbuf_r+0x2a>

08009028 <__swsetup_r>:
 8009028:	b538      	push	{r3, r4, r5, lr}
 800902a:	4b29      	ldr	r3, [pc, #164]	@ (80090d0 <__swsetup_r+0xa8>)
 800902c:	4605      	mov	r5, r0
 800902e:	6818      	ldr	r0, [r3, #0]
 8009030:	460c      	mov	r4, r1
 8009032:	b118      	cbz	r0, 800903c <__swsetup_r+0x14>
 8009034:	6a03      	ldr	r3, [r0, #32]
 8009036:	b90b      	cbnz	r3, 800903c <__swsetup_r+0x14>
 8009038:	f7ff f87e 	bl	8008138 <__sinit>
 800903c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009040:	0719      	lsls	r1, r3, #28
 8009042:	d422      	bmi.n	800908a <__swsetup_r+0x62>
 8009044:	06da      	lsls	r2, r3, #27
 8009046:	d407      	bmi.n	8009058 <__swsetup_r+0x30>
 8009048:	2209      	movs	r2, #9
 800904a:	602a      	str	r2, [r5, #0]
 800904c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009050:	f04f 30ff 	mov.w	r0, #4294967295
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	e033      	b.n	80090c0 <__swsetup_r+0x98>
 8009058:	0758      	lsls	r0, r3, #29
 800905a:	d512      	bpl.n	8009082 <__swsetup_r+0x5a>
 800905c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800905e:	b141      	cbz	r1, 8009072 <__swsetup_r+0x4a>
 8009060:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009064:	4299      	cmp	r1, r3
 8009066:	d002      	beq.n	800906e <__swsetup_r+0x46>
 8009068:	4628      	mov	r0, r5
 800906a:	f7ff f9d9 	bl	8008420 <_free_r>
 800906e:	2300      	movs	r3, #0
 8009070:	6363      	str	r3, [r4, #52]	@ 0x34
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009078:	81a3      	strh	r3, [r4, #12]
 800907a:	2300      	movs	r3, #0
 800907c:	6063      	str	r3, [r4, #4]
 800907e:	6923      	ldr	r3, [r4, #16]
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	89a3      	ldrh	r3, [r4, #12]
 8009084:	f043 0308 	orr.w	r3, r3, #8
 8009088:	81a3      	strh	r3, [r4, #12]
 800908a:	6923      	ldr	r3, [r4, #16]
 800908c:	b94b      	cbnz	r3, 80090a2 <__swsetup_r+0x7a>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009098:	d003      	beq.n	80090a2 <__swsetup_r+0x7a>
 800909a:	4621      	mov	r1, r4
 800909c:	4628      	mov	r0, r5
 800909e:	f000 f8e8 	bl	8009272 <__smakebuf_r>
 80090a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090a6:	f013 0201 	ands.w	r2, r3, #1
 80090aa:	d00a      	beq.n	80090c2 <__swsetup_r+0x9a>
 80090ac:	2200      	movs	r2, #0
 80090ae:	60a2      	str	r2, [r4, #8]
 80090b0:	6962      	ldr	r2, [r4, #20]
 80090b2:	4252      	negs	r2, r2
 80090b4:	61a2      	str	r2, [r4, #24]
 80090b6:	6922      	ldr	r2, [r4, #16]
 80090b8:	b942      	cbnz	r2, 80090cc <__swsetup_r+0xa4>
 80090ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80090be:	d1c5      	bne.n	800904c <__swsetup_r+0x24>
 80090c0:	bd38      	pop	{r3, r4, r5, pc}
 80090c2:	0799      	lsls	r1, r3, #30
 80090c4:	bf58      	it	pl
 80090c6:	6962      	ldrpl	r2, [r4, #20]
 80090c8:	60a2      	str	r2, [r4, #8]
 80090ca:	e7f4      	b.n	80090b6 <__swsetup_r+0x8e>
 80090cc:	2000      	movs	r0, #0
 80090ce:	e7f7      	b.n	80090c0 <__swsetup_r+0x98>
 80090d0:	20000018 	.word	0x20000018

080090d4 <memmove>:
 80090d4:	4288      	cmp	r0, r1
 80090d6:	b510      	push	{r4, lr}
 80090d8:	eb01 0402 	add.w	r4, r1, r2
 80090dc:	d902      	bls.n	80090e4 <memmove+0x10>
 80090de:	4284      	cmp	r4, r0
 80090e0:	4623      	mov	r3, r4
 80090e2:	d807      	bhi.n	80090f4 <memmove+0x20>
 80090e4:	1e43      	subs	r3, r0, #1
 80090e6:	42a1      	cmp	r1, r4
 80090e8:	d008      	beq.n	80090fc <memmove+0x28>
 80090ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090f2:	e7f8      	b.n	80090e6 <memmove+0x12>
 80090f4:	4601      	mov	r1, r0
 80090f6:	4402      	add	r2, r0
 80090f8:	428a      	cmp	r2, r1
 80090fa:	d100      	bne.n	80090fe <memmove+0x2a>
 80090fc:	bd10      	pop	{r4, pc}
 80090fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009102:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009106:	e7f7      	b.n	80090f8 <memmove+0x24>

08009108 <_raise_r>:
 8009108:	291f      	cmp	r1, #31
 800910a:	b538      	push	{r3, r4, r5, lr}
 800910c:	4605      	mov	r5, r0
 800910e:	460c      	mov	r4, r1
 8009110:	d904      	bls.n	800911c <_raise_r+0x14>
 8009112:	2316      	movs	r3, #22
 8009114:	6003      	str	r3, [r0, #0]
 8009116:	f04f 30ff 	mov.w	r0, #4294967295
 800911a:	bd38      	pop	{r3, r4, r5, pc}
 800911c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800911e:	b112      	cbz	r2, 8009126 <_raise_r+0x1e>
 8009120:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009124:	b94b      	cbnz	r3, 800913a <_raise_r+0x32>
 8009126:	4628      	mov	r0, r5
 8009128:	f000 f830 	bl	800918c <_getpid_r>
 800912c:	4622      	mov	r2, r4
 800912e:	4601      	mov	r1, r0
 8009130:	4628      	mov	r0, r5
 8009132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009136:	f000 b817 	b.w	8009168 <_kill_r>
 800913a:	2b01      	cmp	r3, #1
 800913c:	d00a      	beq.n	8009154 <_raise_r+0x4c>
 800913e:	1c59      	adds	r1, r3, #1
 8009140:	d103      	bne.n	800914a <_raise_r+0x42>
 8009142:	2316      	movs	r3, #22
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	2001      	movs	r0, #1
 8009148:	e7e7      	b.n	800911a <_raise_r+0x12>
 800914a:	2100      	movs	r1, #0
 800914c:	4620      	mov	r0, r4
 800914e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009152:	4798      	blx	r3
 8009154:	2000      	movs	r0, #0
 8009156:	e7e0      	b.n	800911a <_raise_r+0x12>

08009158 <raise>:
 8009158:	4b02      	ldr	r3, [pc, #8]	@ (8009164 <raise+0xc>)
 800915a:	4601      	mov	r1, r0
 800915c:	6818      	ldr	r0, [r3, #0]
 800915e:	f7ff bfd3 	b.w	8009108 <_raise_r>
 8009162:	bf00      	nop
 8009164:	20000018 	.word	0x20000018

08009168 <_kill_r>:
 8009168:	b538      	push	{r3, r4, r5, lr}
 800916a:	2300      	movs	r3, #0
 800916c:	4d06      	ldr	r5, [pc, #24]	@ (8009188 <_kill_r+0x20>)
 800916e:	4604      	mov	r4, r0
 8009170:	4608      	mov	r0, r1
 8009172:	4611      	mov	r1, r2
 8009174:	602b      	str	r3, [r5, #0]
 8009176:	f7fa ff68 	bl	800404a <_kill>
 800917a:	1c43      	adds	r3, r0, #1
 800917c:	d102      	bne.n	8009184 <_kill_r+0x1c>
 800917e:	682b      	ldr	r3, [r5, #0]
 8009180:	b103      	cbz	r3, 8009184 <_kill_r+0x1c>
 8009182:	6023      	str	r3, [r4, #0]
 8009184:	bd38      	pop	{r3, r4, r5, pc}
 8009186:	bf00      	nop
 8009188:	200006c0 	.word	0x200006c0

0800918c <_getpid_r>:
 800918c:	f7fa bf56 	b.w	800403c <_getpid>

08009190 <_sbrk_r>:
 8009190:	b538      	push	{r3, r4, r5, lr}
 8009192:	2300      	movs	r3, #0
 8009194:	4d05      	ldr	r5, [pc, #20]	@ (80091ac <_sbrk_r+0x1c>)
 8009196:	4604      	mov	r4, r0
 8009198:	4608      	mov	r0, r1
 800919a:	602b      	str	r3, [r5, #0]
 800919c:	f7fa ffda 	bl	8004154 <_sbrk>
 80091a0:	1c43      	adds	r3, r0, #1
 80091a2:	d102      	bne.n	80091aa <_sbrk_r+0x1a>
 80091a4:	682b      	ldr	r3, [r5, #0]
 80091a6:	b103      	cbz	r3, 80091aa <_sbrk_r+0x1a>
 80091a8:	6023      	str	r3, [r4, #0]
 80091aa:	bd38      	pop	{r3, r4, r5, pc}
 80091ac:	200006c0 	.word	0x200006c0

080091b0 <memchr>:
 80091b0:	4603      	mov	r3, r0
 80091b2:	b510      	push	{r4, lr}
 80091b4:	b2c9      	uxtb	r1, r1
 80091b6:	4402      	add	r2, r0
 80091b8:	4293      	cmp	r3, r2
 80091ba:	4618      	mov	r0, r3
 80091bc:	d101      	bne.n	80091c2 <memchr+0x12>
 80091be:	2000      	movs	r0, #0
 80091c0:	e003      	b.n	80091ca <memchr+0x1a>
 80091c2:	7804      	ldrb	r4, [r0, #0]
 80091c4:	3301      	adds	r3, #1
 80091c6:	428c      	cmp	r4, r1
 80091c8:	d1f6      	bne.n	80091b8 <memchr+0x8>
 80091ca:	bd10      	pop	{r4, pc}

080091cc <_realloc_r>:
 80091cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d0:	4607      	mov	r7, r0
 80091d2:	4614      	mov	r4, r2
 80091d4:	460d      	mov	r5, r1
 80091d6:	b921      	cbnz	r1, 80091e2 <_realloc_r+0x16>
 80091d8:	4611      	mov	r1, r2
 80091da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091de:	f7ff b989 	b.w	80084f4 <_malloc_r>
 80091e2:	b92a      	cbnz	r2, 80091f0 <_realloc_r+0x24>
 80091e4:	f7ff f91c 	bl	8008420 <_free_r>
 80091e8:	4625      	mov	r5, r4
 80091ea:	4628      	mov	r0, r5
 80091ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091f0:	f000 f89e 	bl	8009330 <_malloc_usable_size_r>
 80091f4:	4284      	cmp	r4, r0
 80091f6:	4606      	mov	r6, r0
 80091f8:	d802      	bhi.n	8009200 <_realloc_r+0x34>
 80091fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80091fe:	d8f4      	bhi.n	80091ea <_realloc_r+0x1e>
 8009200:	4621      	mov	r1, r4
 8009202:	4638      	mov	r0, r7
 8009204:	f7ff f976 	bl	80084f4 <_malloc_r>
 8009208:	4680      	mov	r8, r0
 800920a:	b908      	cbnz	r0, 8009210 <_realloc_r+0x44>
 800920c:	4645      	mov	r5, r8
 800920e:	e7ec      	b.n	80091ea <_realloc_r+0x1e>
 8009210:	42b4      	cmp	r4, r6
 8009212:	4622      	mov	r2, r4
 8009214:	4629      	mov	r1, r5
 8009216:	bf28      	it	cs
 8009218:	4632      	movcs	r2, r6
 800921a:	f7ff f8ec 	bl	80083f6 <memcpy>
 800921e:	4629      	mov	r1, r5
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff f8fd 	bl	8008420 <_free_r>
 8009226:	e7f1      	b.n	800920c <_realloc_r+0x40>

08009228 <__swhatbuf_r>:
 8009228:	b570      	push	{r4, r5, r6, lr}
 800922a:	460c      	mov	r4, r1
 800922c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009230:	4615      	mov	r5, r2
 8009232:	2900      	cmp	r1, #0
 8009234:	461e      	mov	r6, r3
 8009236:	b096      	sub	sp, #88	@ 0x58
 8009238:	da0c      	bge.n	8009254 <__swhatbuf_r+0x2c>
 800923a:	89a3      	ldrh	r3, [r4, #12]
 800923c:	2100      	movs	r1, #0
 800923e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009242:	bf14      	ite	ne
 8009244:	2340      	movne	r3, #64	@ 0x40
 8009246:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800924a:	2000      	movs	r0, #0
 800924c:	6031      	str	r1, [r6, #0]
 800924e:	602b      	str	r3, [r5, #0]
 8009250:	b016      	add	sp, #88	@ 0x58
 8009252:	bd70      	pop	{r4, r5, r6, pc}
 8009254:	466a      	mov	r2, sp
 8009256:	f000 f849 	bl	80092ec <_fstat_r>
 800925a:	2800      	cmp	r0, #0
 800925c:	dbed      	blt.n	800923a <__swhatbuf_r+0x12>
 800925e:	9901      	ldr	r1, [sp, #4]
 8009260:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009264:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009268:	4259      	negs	r1, r3
 800926a:	4159      	adcs	r1, r3
 800926c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009270:	e7eb      	b.n	800924a <__swhatbuf_r+0x22>

08009272 <__smakebuf_r>:
 8009272:	898b      	ldrh	r3, [r1, #12]
 8009274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009276:	079d      	lsls	r5, r3, #30
 8009278:	4606      	mov	r6, r0
 800927a:	460c      	mov	r4, r1
 800927c:	d507      	bpl.n	800928e <__smakebuf_r+0x1c>
 800927e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009282:	6023      	str	r3, [r4, #0]
 8009284:	6123      	str	r3, [r4, #16]
 8009286:	2301      	movs	r3, #1
 8009288:	6163      	str	r3, [r4, #20]
 800928a:	b003      	add	sp, #12
 800928c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800928e:	466a      	mov	r2, sp
 8009290:	ab01      	add	r3, sp, #4
 8009292:	f7ff ffc9 	bl	8009228 <__swhatbuf_r>
 8009296:	9f00      	ldr	r7, [sp, #0]
 8009298:	4605      	mov	r5, r0
 800929a:	4639      	mov	r1, r7
 800929c:	4630      	mov	r0, r6
 800929e:	f7ff f929 	bl	80084f4 <_malloc_r>
 80092a2:	b948      	cbnz	r0, 80092b8 <__smakebuf_r+0x46>
 80092a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092a8:	059a      	lsls	r2, r3, #22
 80092aa:	d4ee      	bmi.n	800928a <__smakebuf_r+0x18>
 80092ac:	f023 0303 	bic.w	r3, r3, #3
 80092b0:	f043 0302 	orr.w	r3, r3, #2
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	e7e2      	b.n	800927e <__smakebuf_r+0xc>
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092c2:	81a3      	strh	r3, [r4, #12]
 80092c4:	9b01      	ldr	r3, [sp, #4]
 80092c6:	6020      	str	r0, [r4, #0]
 80092c8:	b15b      	cbz	r3, 80092e2 <__smakebuf_r+0x70>
 80092ca:	4630      	mov	r0, r6
 80092cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092d0:	f000 f81e 	bl	8009310 <_isatty_r>
 80092d4:	b128      	cbz	r0, 80092e2 <__smakebuf_r+0x70>
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	f023 0303 	bic.w	r3, r3, #3
 80092dc:	f043 0301 	orr.w	r3, r3, #1
 80092e0:	81a3      	strh	r3, [r4, #12]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	431d      	orrs	r5, r3
 80092e6:	81a5      	strh	r5, [r4, #12]
 80092e8:	e7cf      	b.n	800928a <__smakebuf_r+0x18>
	...

080092ec <_fstat_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	2300      	movs	r3, #0
 80092f0:	4d06      	ldr	r5, [pc, #24]	@ (800930c <_fstat_r+0x20>)
 80092f2:	4604      	mov	r4, r0
 80092f4:	4608      	mov	r0, r1
 80092f6:	4611      	mov	r1, r2
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	f7fa ff05 	bl	8004108 <_fstat>
 80092fe:	1c43      	adds	r3, r0, #1
 8009300:	d102      	bne.n	8009308 <_fstat_r+0x1c>
 8009302:	682b      	ldr	r3, [r5, #0]
 8009304:	b103      	cbz	r3, 8009308 <_fstat_r+0x1c>
 8009306:	6023      	str	r3, [r4, #0]
 8009308:	bd38      	pop	{r3, r4, r5, pc}
 800930a:	bf00      	nop
 800930c:	200006c0 	.word	0x200006c0

08009310 <_isatty_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	2300      	movs	r3, #0
 8009314:	4d05      	ldr	r5, [pc, #20]	@ (800932c <_isatty_r+0x1c>)
 8009316:	4604      	mov	r4, r0
 8009318:	4608      	mov	r0, r1
 800931a:	602b      	str	r3, [r5, #0]
 800931c:	f7fa ff03 	bl	8004126 <_isatty>
 8009320:	1c43      	adds	r3, r0, #1
 8009322:	d102      	bne.n	800932a <_isatty_r+0x1a>
 8009324:	682b      	ldr	r3, [r5, #0]
 8009326:	b103      	cbz	r3, 800932a <_isatty_r+0x1a>
 8009328:	6023      	str	r3, [r4, #0]
 800932a:	bd38      	pop	{r3, r4, r5, pc}
 800932c:	200006c0 	.word	0x200006c0

08009330 <_malloc_usable_size_r>:
 8009330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009334:	1f18      	subs	r0, r3, #4
 8009336:	2b00      	cmp	r3, #0
 8009338:	bfbc      	itt	lt
 800933a:	580b      	ldrlt	r3, [r1, r0]
 800933c:	18c0      	addlt	r0, r0, r3
 800933e:	4770      	bx	lr

08009340 <_init>:
 8009340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009342:	bf00      	nop
 8009344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009346:	bc08      	pop	{r3}
 8009348:	469e      	mov	lr, r3
 800934a:	4770      	bx	lr

0800934c <_fini>:
 800934c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934e:	bf00      	nop
 8009350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009352:	bc08      	pop	{r3}
 8009354:	469e      	mov	lr, r3
 8009356:	4770      	bx	lr
