;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-426
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 104, 10
	SPL <0, 90
	SUB -16, <-80
	CMP 126, @100
	SUB #204, -4
	ADD 710, 20
	JMN 1, @8
	CMP @121, 103
	SUB <0, @2
	JMZ 104, 10
	JMZ 104, 10
	JMZ 104, 10
	SPL 0, -202
	JMN 261, 0
	MOV @127, 100
	SUB <0, @2
	SUB @127, 100
	CMP 126, @100
	JMN @204, -4
	JMZ 104, 10
	SUB @127, 100
	SUB <0, @2
	JMZ 104, 10
	SUB #204, -4
	SUB #0, 20
	JMN 1, @8
	SUB @0, 90
	JMN 1, @8
	SPL 0, 20
	SLT 100, 9
	MOV @127, 100
	CMP @0, 2
	SLT 40, @40
	MOV @122, 100
	MOV @127, 100
	ADD 0, 20
	ADD 0, 20
	ADD 0, 20
	CMP -7, <-426
	SPL 0, -202
	CMP -7, <-426
	SUB #204, -4
	SUB -1, <-20
	MOV -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	ADD -1, <-20
