entity 8_bit_AddDiv is
	port
	(in_Bus : in std_logic_vector(7 downto 0);
	 out_bus : out std_logic_vector(7 downto 0);
	 WindowEnable : in std_logic;
	 clk : in std_logic
	 U_enable : std_logic;
	);
end 8_bit_AddDiv;


architecture str_AddDiv of 8_bit_AddDiv is

process(in_bus, WindowEnable, clk, U_enable)

	begin
	if (WindowEnable && clk && U_enable)
		then 
			out_bus <= in_bus;
	end if
	
	
end Process
	
	
	