0.6
2017.2
Jun 15 2017
18:41:53
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_16x24/fifo_16x24_sim_netlist.vhdl,1513218169,vhdl,,,,fifo_16x24;fifo_16x24_dmem;fifo_16x24_fifo_generator_ramfifo;fifo_16x24_fifo_generator_top;fifo_16x24_fifo_generator_v13_1_4;fifo_16x24_fifo_generator_v13_1_4_synth;fifo_16x24_memory;fifo_16x24_rd_bin_cntr;fifo_16x24_rd_logic;fifo_16x24_rd_status_flags_ss;fifo_16x24_wr_bin_cntr;fifo_16x24_wr_logic;fifo_16x24_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_7680/fifo_7680_sim_netlist.vhdl,1522720418,vhdl,,,,\fifo_7680_blk_mem_gen_prim_width__parameterized0\;\fifo_7680_blk_mem_gen_prim_wrapper__parameterized0\;fifo_7680;fifo_7680_blk_mem_gen_generic_cstr;fifo_7680_blk_mem_gen_prim_width;fifo_7680_blk_mem_gen_prim_wrapper;fifo_7680_blk_mem_gen_top;fifo_7680_blk_mem_gen_v8_3_6;fifo_7680_blk_mem_gen_v8_3_6_synth;fifo_7680_compare;fifo_7680_compare_0;fifo_7680_compare_1;fifo_7680_compare_2;fifo_7680_dc_ss;fifo_7680_fifo_generator_ramfifo;fifo_7680_fifo_generator_top;fifo_7680_fifo_generator_v13_1_4;fifo_7680_fifo_generator_v13_1_4_synth;fifo_7680_memory;fifo_7680_rd_bin_cntr;fifo_7680_rd_logic;fifo_7680_rd_status_flags_ss;fifo_7680_updn_cntr;fifo_7680_wr_bin_cntr;fifo_7680_wr_logic;fifo_7680_wr_pf_ss;fifo_7680_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1_1/fifo_generator_1_sim_netlist.vhdl,1522287305,vhdl,,,,fifo_generator_1;fifo_generator_1_blk_mem_gen_generic_cstr;fifo_generator_1_blk_mem_gen_prim_width;fifo_generator_1_blk_mem_gen_prim_wrapper;fifo_generator_1_blk_mem_gen_top;fifo_generator_1_blk_mem_gen_v8_3_6;fifo_generator_1_blk_mem_gen_v8_3_6_synth;fifo_generator_1_compare;fifo_generator_1_compare_0;fifo_generator_1_compare_1;fifo_generator_1_compare_2;fifo_generator_1_dc_ss;fifo_generator_1_fifo_generator_ramfifo;fifo_generator_1_fifo_generator_top;fifo_generator_1_fifo_generator_v13_1_4;fifo_generator_1_fifo_generator_v13_1_4_synth;fifo_generator_1_memory;fifo_generator_1_rd_bin_cntr;fifo_generator_1_rd_logic;fifo_generator_1_rd_status_flags_ss;fifo_generator_1_updn_cntr;fifo_generator_1_wr_bin_cntr;fifo_generator_1_wr_logic;fifo_generator_1_wr_pf_ss;fifo_generator_1_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2.vhd,1522735159,vhdl,,,,conv_layer_2,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2_tb.vhd,1522732596,vhdl,,,,conv_layer_2_tb,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_unit.vhd,1522693475,vhdl,,,,conv_unit,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/sbl_dsp.vhd,1522693497,vhdl,,,,slope_bias_loader_dsp,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/sim/fir128_0.vhd,1522682057,vhdl,,,,fir128_0,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/sim/fir128_1.vhd,1522682057,vhdl,,,,fir128_1,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd,1522729975,vhdl,,,,conv_relu_pool,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/ip/fifo_16/fifo_16_sim_netlist.vhdl,1519594264,vhdl,,,,fifo_16;fifo_16_dmem;fifo_16_fifo_generator_ramfifo;fifo_16_fifo_generator_top;fifo_16_fifo_generator_v13_1_4;fifo_16_fifo_generator_v13_1_4_synth;fifo_16_memory;fifo_16_rd_bin_cntr;fifo_16_rd_logic;fifo_16_rd_status_flags_ss;fifo_16_wr_bin_cntr;fifo_16_wr_logic;fifo_16_wr_pf_ss;fifo_16_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/ip/fifo_45/fifo_45_sim_netlist.vhdl,1519596466,vhdl,,,,fifo_45;fifo_45_blk_mem_gen_generic_cstr;fifo_45_blk_mem_gen_prim_width;fifo_45_blk_mem_gen_prim_wrapper;fifo_45_blk_mem_gen_top;fifo_45_blk_mem_gen_v8_3_6;fifo_45_blk_mem_gen_v8_3_6_synth;fifo_45_fifo_generator_ramfifo;fifo_45_fifo_generator_top;fifo_45_fifo_generator_v13_1_4;fifo_45_fifo_generator_v13_1_4_synth;fifo_45_memory;fifo_45_rd_bin_cntr;fifo_45_rd_logic;fifo_45_rd_status_flags_ss;fifo_45_wr_bin_cntr;fifo_45_wr_logic;fifo_45_wr_pf_ss;fifo_45_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl,1521832888,vhdl,,,,fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_3_6;fifo_generator_0_blk_mem_gen_v8_3_6_synth;fifo_generator_0_dc_ss;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_1_4;fifo_generator_0_fifo_generator_v13_1_4_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_updn_cntr;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_pf_ss;fifo_generator_0_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/activation_fifo/activation_fifo_sim_netlist.vhdl,1520722690,vhdl,,,,activation_fifo;activation_fifo_dmem;activation_fifo_fifo_generator_ramfifo;activation_fifo_fifo_generator_top;activation_fifo_fifo_generator_v13_1_4;activation_fifo_fifo_generator_v13_1_4_synth;activation_fifo_memory;activation_fifo_rd_bin_cntr;activation_fifo_rd_logic;activation_fifo_rd_status_flags_ss;activation_fifo_wr_bin_cntr;activation_fifo_wr_logic;activation_fifo_wr_status_flags_ss,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1522742516,vhdl,,,,\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_3_6;blk_mem_gen_0_blk_mem_gen_v8_3_6_synth,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/dot_n.vhd,1522738227,vhdl,,,,dot_n,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/matmul.vhd,1522468794,vhdl,,,,matmul,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/matmul/matmul.srcs/sources_1/new/mux_3.vhd,1520205907,vhdl,,,,mux_3,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd,1522023782,vhdl,,,,slope_bias_loader,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/conv2_controller.vhd,1522745355,vhdl,,,,conv2_controller,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd,1522189386,vhdl,,,,conv_0,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd,1522686192,vhdl,,,,conv_1,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd,1522684469,vhdl,,,,conv_layer_0,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd,1522684432,vhdl,,,,conv_layer_1,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/dot.vhd,1519598158,vhdl,,,,dot,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd,1521936524,vhdl,,,,downsample,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd,1522290999,vhdl,,,,maxpool2_1,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd,1521760281,vhdl,,,,mux2_1_1;mux2_1_8,,,,,,,,
/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd,1513216370,vhdl,,,,relu,,,,,,,,
