Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Oct  5 11:26:09 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.800
  Slack (ns):             -2.443
  Arrival (ns):            9.005
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.220
  Slack (ns):             -1.991
  Arrival (ns):            9.396
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.220
  Slack (ns):             -1.991
  Arrival (ns):            9.396
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.219
  Slack (ns):             -1.990
  Arrival (ns):            9.395
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.219
  Slack (ns):             -1.990
  Arrival (ns):            9.395
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 6
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.218
  Slack (ns):             -1.989
  Arrival (ns):            9.394
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.218
  Slack (ns):             -1.989
  Arrival (ns):            9.394
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 8
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.218
  Slack (ns):             -1.989
  Arrival (ns):            9.394
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 9
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.218
  Slack (ns):             -1.989
  Arrival (ns):            9.394
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 10
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.218
  Slack (ns):             -1.989
  Arrival (ns):            9.394
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.217
  Slack (ns):             -1.988
  Arrival (ns):            9.393
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 12
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.217
  Slack (ns):             -1.988
  Arrival (ns):            9.393
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 13
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.217
  Slack (ns):             -1.988
  Arrival (ns):            9.393
  Required (ns):           7.405
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_5_inst:ALn
  Delay (ns):              1.166
  Slack (ns):             -1.936
  Arrival (ns):            9.342
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_4_inst:ALn
  Delay (ns):              1.166
  Slack (ns):             -1.936
  Arrival (ns):            9.342
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 16
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_3_inst:ALn
  Delay (ns):              1.166
  Slack (ns):             -1.936
  Arrival (ns):            9.342
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 17
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_2_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.935
  Arrival (ns):            9.341
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_1_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.935
  Arrival (ns):            9.341
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_11_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.935
  Arrival (ns):            9.341
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_10_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.935
  Arrival (ns):            9.341
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_0_inst:ALn
  Delay (ns):              1.165
  Slack (ns):             -1.935
  Arrival (ns):            9.341
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_9_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.934
  Arrival (ns):            9.340
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_8_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.934
  Arrival (ns):            9.340
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_7_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.934
  Arrival (ns):            9.340
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_6_inst:ALn
  Delay (ns):              1.164
  Slack (ns):             -1.934
  Arrival (ns):            9.340
  Required (ns):           7.406
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49]:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.887
  Arrival (ns):            9.251
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51]:ALn
  Delay (ns):              1.074
  Slack (ns):             -1.886
  Arrival (ns):            9.250
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50]:ALn
  Delay (ns):              1.074
  Slack (ns):             -1.886
  Arrival (ns):            9.250
  Required (ns):           7.364
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_5_inst:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.880
  Arrival (ns):            9.288
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_4_inst:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.880
  Arrival (ns):            9.288
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_3_inst:ALn
  Delay (ns):              1.112
  Slack (ns):             -1.880
  Arrival (ns):            9.288
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_9_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_8_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_7_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_6_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_2_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_1_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_11_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_10_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/R_DATA_0_inst:ALn
  Delay (ns):              1.110
  Slack (ns):             -1.878
  Arrival (ns):            9.286
  Required (ns):           7.408
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[28]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[14]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[12]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[12]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[28]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[14]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[12]:ALn
  Delay (ns):              1.055
  Slack (ns):             -1.836
  Arrival (ns):            9.231
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[18]:ALn
  Delay (ns):              1.054
  Slack (ns):             -1.835
  Arrival (ns):            9.230
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[28]:ALn
  Delay (ns):              1.054
  Slack (ns):             -1.835
  Arrival (ns):            9.230
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[18]:ALn
  Delay (ns):              1.054
  Slack (ns):             -1.835
  Arrival (ns):            9.230
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[14]:ALn
  Delay (ns):              1.054
  Slack (ns):             -1.835
  Arrival (ns):            9.230
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[18]:ALn
  Delay (ns):              1.054
  Slack (ns):             -1.835
  Arrival (ns):            9.230
  Required (ns):           7.395
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:ALn
  Delay (ns):              1.037
  Slack (ns):             -1.825
  Arrival (ns):            9.213
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:ALn
  Delay (ns):              1.037
  Slack (ns):             -1.825
  Arrival (ns):            9.213
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:ALn
  Delay (ns):              1.037
  Slack (ns):             -1.825
  Arrival (ns):            9.213
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[10]:ALn
  Delay (ns):              1.037
  Slack (ns):             -1.825
  Arrival (ns):            9.213
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[8]:ALn
  Delay (ns):              1.036
  Slack (ns):             -1.824
  Arrival (ns):            9.212
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[12]:ALn
  Delay (ns):              1.036
  Slack (ns):             -1.824
  Arrival (ns):            9.212
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[14]:ALn
  Delay (ns):              1.036
  Slack (ns):             -1.823
  Arrival (ns):            9.212
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[0]:ALn
  Delay (ns):              1.036
  Slack (ns):             -1.823
  Arrival (ns):            9.212
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34]:ALn
  Delay (ns):              1.022
  Slack (ns):             -1.813
  Arrival (ns):            9.198
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32]:ALn
  Delay (ns):              1.022
  Slack (ns):             -1.813
  Arrival (ns):            9.198
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.812
  Arrival (ns):            9.197
  Required (ns):           7.385
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.025
  Slack (ns):             -1.804
  Arrival (ns):            9.201
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.025
  Slack (ns):             -1.804
  Arrival (ns):            9.201
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.025
  Slack (ns):             -1.804
  Arrival (ns):            9.201
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.024
  Slack (ns):             -1.803
  Arrival (ns):            9.200
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.024
  Slack (ns):             -1.803
  Arrival (ns):            9.200
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.024
  Slack (ns):             -1.803
  Arrival (ns):            9.200
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.802
  Arrival (ns):            9.199
  Required (ns):           7.397
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[4]:ALn
  Delay (ns):              1.008
  Slack (ns):             -1.798
  Arrival (ns):            9.184
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[6]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.797
  Arrival (ns):            9.183
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[2]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.797
  Arrival (ns):            9.183
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[23]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.797
  Arrival (ns):            9.183
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[20]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.797
  Arrival (ns):            9.183
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[10]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.797
  Arrival (ns):            9.183
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[21]:ALn
  Delay (ns):              1.009
  Slack (ns):             -1.796
  Arrival (ns):            9.185
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[16]:ALn
  Delay (ns):              1.009
  Slack (ns):             -1.796
  Arrival (ns):            9.185
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[15]:ALn
  Delay (ns):              1.009
  Slack (ns):             -1.796
  Arrival (ns):            9.185
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[9]:ALn
  Delay (ns):              1.008
  Slack (ns):             -1.795
  Arrival (ns):            9.184
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[5]:ALn
  Delay (ns):              1.008
  Slack (ns):             -1.795
  Arrival (ns):            9.184
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[30]:ALn
  Delay (ns):              1.009
  Slack (ns):             -1.795
  Arrival (ns):            9.185
  Required (ns):           7.390
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[22]:ALn
  Delay (ns):              1.008
  Slack (ns):             -1.795
  Arrival (ns):            9.184
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/regHADDR[19]:ALn
  Delay (ns):              1.008
  Slack (ns):             -1.795
  Arrival (ns):            9.184
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[9]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.790
  Arrival (ns):            9.183
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[5]:ALn
  Delay (ns):              1.007
  Slack (ns):             -1.790
  Arrival (ns):            9.183
  Required (ns):           7.393
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23]:ALn
  Delay (ns):              0.983
  Slack (ns):             -1.790
  Arrival (ns):            9.159
  Required (ns):           7.369
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19]:ALn
  Delay (ns):              0.982
  Slack (ns):             -1.789
  Arrival (ns):            9.158
  Required (ns):           7.369
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18]:ALn
  Delay (ns):              0.984
  Slack (ns):             -1.789
  Arrival (ns):            9.160
  Required (ns):           7.371
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16]:ALn
  Delay (ns):              0.982
  Slack (ns):             -1.789
  Arrival (ns):            9.158
  Required (ns):           7.369
  Operating Conditions: slow_lv_ht

