.model dual_port_ram
.inputs dual_port_ram^clk dual_port_ram^addr1 dual_port_ram^addr2 dual_port_ram^data1 dual_port_ram^data2 dual_port_ram^we1 dual_port_ram^we2
.outputs dual_port_ram^out1 dual_port_ram^out2

.names gnd
.names unconn
.names vcc
1

.latch dual_port_ram^MEM~1^MUX_2~18 dual_port_ram^MEM~1^FF~19 re dual_port_ram^clk 3

.names dual_port_ram^MEM~1^lOR~10 dual_port_ram^MEM~1^lNOT~17 dual_port_ram^MEM~1^MUX_2~16 dual_port_ram^MEM~1^FF~19 dual_port_ram^MEM~1^MUX_2~18
1-1- 1
-1-1 1

.names dual_port_ram^MEM~1^lAND~3 dual_port_ram^MEM~1^lAND~4 dual_port_ram^MEM~1^FF~19 dual_port_ram^MEM~1^FF~23 dual_port_ram^MEM~1^nMUX~14^MUX_2~24
1-1- 1
-1-1 1

.names dual_port_ram^MEM~1^lAND~6 dual_port_ram^MEM~1^lAND~7 dual_port_ram^MEM~1^FF~19 dual_port_ram^MEM~1^FF~23 dual_port_ram^MEM~1^nMUX~15^MUX_2~25
1-1- 1
-1-1 1

.latch dual_port_ram^MEM~1^MUX_2~22 dual_port_ram^MEM~1^FF~23 re dual_port_ram^clk 3

.names dual_port_ram^MEM~1^lOR~13 dual_port_ram^MEM~1^lNOT~21 dual_port_ram^MEM~1^MUX_2~20 dual_port_ram^MEM~1^FF~23 dual_port_ram^MEM~1^MUX_2~22
1-1- 1
-1-1 1

.names dual_port_ram^addr1 dual_port_ram^MEM~1^lNOT~5
0 1

.names dual_port_ram^MEM~1^lNOT~5 dual_port_ram^MEM~1^lAND~6
1 1

.names dual_port_ram^MEM~1^lAND~6 dual_port_ram^we1 dual_port_ram^MEM~1^lAND~9
11 1

.names dual_port_ram^MEM~1^lAND~8 dual_port_ram^MEM~1^lAND~9 dual_port_ram^MEM~1^lOR~10
1- 1
-1 1

.names dual_port_ram^MEM~1^lOR~10 dual_port_ram^MEM~1^lNOT~17
0 1

.names dual_port_ram^MEM~1^lAND~9 dual_port_ram^MEM~1^lAND~8 dual_port_ram^data1 dual_port_ram^data2 dual_port_ram^MEM~1^MUX_2~16
1-1- 1
-1-1 1

.names dual_port_ram^addr1 dual_port_ram^MEM~1^lAND~7
1 1

.names dual_port_ram^MEM~1^lAND~7 dual_port_ram^we1 dual_port_ram^MEM~1^lAND~12
11 1

.names dual_port_ram^MEM~1^lAND~11 dual_port_ram^MEM~1^lAND~12 dual_port_ram^MEM~1^lOR~13
1- 1
-1 1

.names dual_port_ram^MEM~1^lOR~13 dual_port_ram^MEM~1^lNOT~21
0 1

.names dual_port_ram^MEM~1^lAND~12 dual_port_ram^MEM~1^lAND~11 dual_port_ram^data1 dual_port_ram^data2 dual_port_ram^MEM~1^MUX_2~20
1-1- 1
-1-1 1

.names dual_port_ram^addr2 dual_port_ram^MEM~1^lNOT~2
0 1

.names dual_port_ram^MEM~1^lNOT~2 dual_port_ram^MEM~1^lAND~3
1 1

.names dual_port_ram^MEM~1^lAND~3 dual_port_ram^we2 dual_port_ram^MEM~1^lAND~8
11 1

.names dual_port_ram^addr2 dual_port_ram^MEM~1^lAND~4
1 1

.names dual_port_ram^MEM~1^lAND~4 dual_port_ram^we2 dual_port_ram^MEM~1^lAND~11
11 1

.names dual_port_ram^MEM~1^nMUX~15^MUX_2~25 dual_port_ram^out1
1 1

.names dual_port_ram^MEM~1^nMUX~14^MUX_2~24 dual_port_ram^out2
1 1

.end

