<stg><name>forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1</name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read29

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %p_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %p_read_6 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %p_read_7 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:9 %weights_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_val

]]></Node>
<StgValue><ssdm name="weights_val_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln81 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:0 %i_7 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:1 %icmp_ln81 = icmp_eq  i4 %i_7, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:2 %i_8 = add i4 %i_7, i4 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:3 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.25.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:0 %zext_ln81 = zext i4 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:4 %C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:6 %empty = trunc i4 %i_7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:7 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:8 %zext_ln84 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:9 %lshr_ln84 = lshr i4096 %weights_val_read, i4096 %zext_ln84

]]></Node>
<StgValue><ssdm name="lshr_ln84"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %trunc_ln84 = trunc i4096 %lshr_ln84

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:64 %store_ln81 = store i4 %i_8, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %bitcast_ln84 = bitcast i64 %trunc_ln84

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="76" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="78" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="79" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 64

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %zext_ln84_1 = zext i12 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %lshr_ln84_1 = lshr i4096 %weights_val_read, i4096 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="lshr_ln84_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %trunc_ln84_1 = trunc i4096 %lshr_ln84_1

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %C_0_load = load i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_7

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %bitcast_ln84_64 = bitcast i64 %trunc_ln84_1

]]></Node>
<StgValue><ssdm name="bitcast_ln84_64"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="88" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %C_0_load = load i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="91" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="93" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="95" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %or_ln56_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 128

]]></Node>
<StgValue><ssdm name="or_ln56_1"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %zext_ln84_2 = zext i12 %or_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %lshr_ln84_2 = lshr i4096 %weights_val_read, i4096 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="lshr_ln84_2"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %trunc_ln84_2 = trunc i4096 %lshr_ln84_2

]]></Node>
<StgValue><ssdm name="trunc_ln84_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="101" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %mul_i_1 = dmul i64 %bitcast_ln84_64, i64 %p_read_6

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %bitcast_ln84_65 = bitcast i64 %trunc_ln84_2

]]></Node>
<StgValue><ssdm name="bitcast_ln84_65"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="105" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="107" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="109" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="111" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %or_ln56_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 192

]]></Node>
<StgValue><ssdm name="or_ln56_2"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %zext_ln84_3 = zext i12 %or_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %lshr_ln84_3 = lshr i4096 %weights_val_read, i4096 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="lshr_ln84_3"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %trunc_ln84_3 = trunc i4096 %lshr_ln84_3

]]></Node>
<StgValue><ssdm name="trunc_ln84_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="117" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_2 = dmul i64 %bitcast_ln84_65, i64 %p_read_5

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %bitcast_ln84_66 = bitcast i64 %trunc_ln84_3

]]></Node>
<StgValue><ssdm name="bitcast_ln84_66"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="121" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="123" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="125" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="127" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %or_ln56_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 256

]]></Node>
<StgValue><ssdm name="or_ln56_3"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %zext_ln84_4 = zext i12 %or_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %lshr_ln84_4 = lshr i4096 %weights_val_read, i4096 %zext_ln84_4

]]></Node>
<StgValue><ssdm name="lshr_ln84_4"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %trunc_ln84_4 = trunc i4096 %lshr_ln84_4

]]></Node>
<StgValue><ssdm name="trunc_ln84_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="133" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %mul_i_3 = dmul i64 %bitcast_ln84_66, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %bitcast_ln84_67 = bitcast i64 %trunc_ln84_4

]]></Node>
<StgValue><ssdm name="bitcast_ln84_67"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="137" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="139" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="141" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="143" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %or_ln56_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 320

]]></Node>
<StgValue><ssdm name="or_ln56_4"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:43 %zext_ln84_5 = zext i12 %or_ln56_4

]]></Node>
<StgValue><ssdm name="zext_ln84_5"/></StgValue>
</operation>

<operation id="147" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:44 %lshr_ln84_5 = lshr i4096 %weights_val_read, i4096 %zext_ln84_5

]]></Node>
<StgValue><ssdm name="lshr_ln84_5"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:45 %trunc_ln84_5 = trunc i4096 %lshr_ln84_5

]]></Node>
<StgValue><ssdm name="trunc_ln84_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="149" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %mul_i_4 = dmul i64 %bitcast_ln84_67, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:46 %bitcast_ln84_68 = bitcast i64 %trunc_ln84_5

]]></Node>
<StgValue><ssdm name="bitcast_ln84_68"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="153" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="155" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="157" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>

<operation id="158" st_id="30" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="159" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>

<operation id="160" st_id="31" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:49 %or_ln56_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 384

]]></Node>
<StgValue><ssdm name="or_ln56_5"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:50 %zext_ln84_6 = zext i12 %or_ln56_5

]]></Node>
<StgValue><ssdm name="zext_ln84_6"/></StgValue>
</operation>

<operation id="163" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:51 %lshr_ln84_6 = lshr i4096 %weights_val_read, i4096 %zext_ln84_6

]]></Node>
<StgValue><ssdm name="lshr_ln84_6"/></StgValue>
</operation>

<operation id="164" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:52 %trunc_ln84_6 = trunc i4096 %lshr_ln84_6

]]></Node>
<StgValue><ssdm name="trunc_ln84_6"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
VITIS_LOOP_82_2.i.split:56 %or_ln56_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 448

]]></Node>
<StgValue><ssdm name="or_ln56_6"/></StgValue>
</operation>

<operation id="166" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_82_2.i.split:57 %zext_ln84_7 = zext i12 %or_ln56_6

]]></Node>
<StgValue><ssdm name="zext_ln84_7"/></StgValue>
</operation>

<operation id="167" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:58 %lshr_ln84_7 = lshr i4096 %weights_val_read, i4096 %zext_ln84_7

]]></Node>
<StgValue><ssdm name="lshr_ln84_7"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_82_2.i.split:59 %trunc_ln84_7 = trunc i4096 %lshr_ln84_7

]]></Node>
<StgValue><ssdm name="trunc_ln84_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="169" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:47 %mul_i_5 = dmul i64 %bitcast_ln84_68, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:53 %bitcast_ln84_69 = bitcast i64 %trunc_ln84_6

]]></Node>
<StgValue><ssdm name="bitcast_ln84_69"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:60 %bitcast_ln84_70 = bitcast i64 %trunc_ln84_7

]]></Node>
<StgValue><ssdm name="bitcast_ln84_70"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="175" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:48 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>

<operation id="176" st_id="33" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="178" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:48 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>

<operation id="179" st_id="34" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="180" st_id="34" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="181" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:48 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>

<operation id="182" st_id="35" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="183" st_id="35" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="184" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:48 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>

<operation id="185" st_id="36" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="186" st_id="36" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="187" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:48 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:54 %mul_i_6 = dmul i64 %bitcast_ln84_69, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:61 %mul_i_7 = dmul i64 %bitcast_ln84_70, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="190" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:55 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="191" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:55 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="192" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:55 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="193" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:55 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="194" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:55 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="195" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:62 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="196" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:62 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="197" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:62 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="198" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:62 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>

<operation id="205" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.25.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="199" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:1 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:2 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:3 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="202" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:62 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>

<operation id="203" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:63 %store_ln84 = store i64 %add_i_7, i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="204" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:65 %br_ln81 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
