Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  6 23:10:35 2023
| Host         : LAPTOP-QBFB0P9N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file caravel_control_sets_placed.rpt
| Design       : caravel
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   216 |
|    Minimum number of control sets                        |   216 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   346 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   216 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             317 |          117 |
| No           | No                    | Yes                    |             485 |          185 |
| No           | Yes                   | No                     |             510 |          199 |
| Yes          | No                    | No                     |             731 |          278 |
| Yes          | No                    | Yes                    |             759 |          351 |
| Yes          | Yes                   | No                     |            1020 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                          Enable Signal                                          |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~mprj_io_IBUF_BUFG[4]       |                                                                                                 | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/_zz_iBus_rsp_valid                                                            | soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                        |                1 |              3 |         3.00 |
|  uart/clk                   |                                                                                                 |                                                                                        |                2 |              3 |         1.50 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_1[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG            | soc/core/uart_phy_rx_tick                                                                       | soc/core/p_27_in                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]                             | soc/core/int_rst                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | housekeeping/xfer_count[3]_i_1_n_0                                                              | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/E[0]                                                                                   | soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_CSR_WRITE_OPCODE_reg[0]              | soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                        |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                            | soc/core/VexRiscv/IBusCachedPlugin_cache/SS[0]                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/uart_phy_tx_tick_reg_0[0]                                                              | soc/core/p_23_in                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_state_reg[3][0]                                | soc/core/int_rst                                                                       |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG            | soc/core/uart_rx_fifo_wrport_we__0                                                              | soc/core/int_rst                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/wb_rst_i                                                                           |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG            | soc/core/uart_tx_fifo_syncfifo_re                                                               | soc/core/int_rst                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/dbg_uart_rx_tick                                                                       | soc/core/p_42_in                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/uart_rx_fifo_rdport_re                                                                 | soc/core/int_rst                                                                       |                1 |              4 |         4.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_29[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_24[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_2[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_0[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_3[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_13[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_10[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_26[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_30[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_23[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG            | soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                         | soc/core/int_rst                                                                       |                1 |              5 |         5.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_12[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_1[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  mprj_io_IBUF_BUFG[4]       | housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                  | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                1 |              5 |         5.00 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_5[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_3[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_4[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_27[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              5 |         5.00 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_2[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_7[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_8[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_11[1]                                                | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_10[1]                                                | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_1[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_9[1]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_8[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4][0]                          | soc/core/int_rst                                                                       |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_6[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_2[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              5 |         5.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_33[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_31[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_4[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                   |                                                                                        |                1 |              5 |         5.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_7[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                   |                                                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_5[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_9[1]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_32[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_25[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg[1]                                                             | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              5 |         2.50 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_28[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_11[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              5 |         1.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_22[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              5 |         1.25 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_0[4]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG            |                                                                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              6 |         1.20 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_3[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              6 |         1.50 |
|  csclk                      | housekeeping/hkspi/wrstb_reg_0                                                                  | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              6 |         1.50 |
|  clock_IBUF_BUFG            | soc/core/uart_phy_tx_data1_in0                                                                  |                                                                                        |                1 |              7 |         7.00 |
|  mprj_io_IBUF_BUFG[4]       | housekeeping/hkspi/predata[6]_i_1_n_0                                                           | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG            | housekeeping/wbbd_addr                                                                          | soc/wb_rst_i                                                                           |                4 |              7 |         1.75 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_0[1]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_0[2]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_6                                                    | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_addr_reg[3]                                                             | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              8 |         4.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_34                                                             | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              8 |         4.00 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_1[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_10[0]                                                | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/SR[0]                                         |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/dBus_cmd_rData_address_reg[11]_1              |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_11[0]                                                | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_4[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_2[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_5[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                7 |              8 |         1.14 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_9[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_8[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/FSM_onehot_wbbd_state_reg[1][0]                                               | soc/wb_rst_i                                                                           |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_7[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              8 |         4.00 |
|  mprj_io_IBUF_BUFG[4]       | housekeeping/hkspi/addr[7]_i_1_n_0                                                              | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                4 |              8 |         2.00 |
| ~mprj_io_IBUF_BUFG[4]       | housekeeping/hkspi/ldata                                                                        | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_0[0]                           | soc/core/int_rst                                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/spi_master_mosi_latch                                                                  | soc/core/int_rst                                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_0[0]                            | soc/core/int_rst                                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0][0]                     | soc/core/int_rst                                                                       |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                      | soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0                                   |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG            | soc/core/spi_master_clk_rise                                                                    | soc/core/int_rst                                                                       |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG            | soc/core/uart_phy_rx_data                                                                       |                                                                                        |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/spi_master_miso_latch                                                                  | soc/core/int_rst                                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/uart_tx_fifo_syncfifo_re                                                               |                                                                                        |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/uart_rx_fifo_rdport_re                                                                 |                                                                                        |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/dbg_uart_cmd_uartwishbonebridge_next_value_ce2                                         | soc/core/int_rst                                                                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/dbg_uart_rx_data                                                                       |                                                                                        |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/dbg_uart_length_uartwishbonebridge_next_value_ce3                                      |                                                                                        |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/dbg_uart_tx_data0                                                                      | soc/core/int_rst                                                                       |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0                                            |                                                                                        |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG            | housekeeping/hkspi/FSM_onehot_wbbd_state_reg[6]                                                 |                                                                                        |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG            | housekeeping/hkspi/FSM_onehot_wbbd_state_reg[4]                                                 | housekeeping/hkspi/FSM_onehot_wbbd_state_reg[0]_15                                     |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG            | housekeeping/hkspi/FSM_onehot_wbbd_state_reg[2]                                                 |                                                                                        |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG            | housekeeping/hkspi/FSM_onehot_wbbd_state_reg[8]                                                 |                                                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/FSM_onehot_state_reg[3]_3[0]                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_28[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_12[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_3[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_10[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_25[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_30[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_0[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_22[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_23[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_1[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                7 |              8 |         1.14 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_24[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_11[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_13[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg[0]                                                             | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_26[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_27[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_2[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_29[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                6 |              8 |         1.33 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_32[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              8 |         4.00 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg[2]                                                            | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              8 |         8.00 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_0[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg_0[3]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_9[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                7 |              8 |         1.14 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_4[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                5 |              8 |         1.60 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_8[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_33[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                8 |              8 |         1.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_31[0]                                                          | housekeeping/pad_flash_csb_oeb0                                                        |                4 |              8 |         2.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_7[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              8 |         8.00 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_5[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                7 |              8 |         1.14 |
|  csclk                      | housekeeping/hkspi/wbbd_busy_reg_6[0]                                                           | housekeeping/pad_flash_csb_oeb0                                                        |                3 |              8 |         2.67 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg[1]                                                            | housekeeping/pad_flash_csb_oeb0                                                        |                2 |              8 |         4.00 |
|  csclk                      | housekeeping/hkspi/wbbd_write_reg[0]                                                            | housekeeping/pad_flash_csb_oeb0                                                        |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_litespimmap_count_reg[8]_0[0]                                                  | soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                                          |                2 |              9 |         4.50 |
|  clock_IBUF_BUFG            | housekeeping/hkspi/E[0]                                                                         | soc/wb_rst_i                                                                           |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG            | housekeeping/xfer_state__0[1]                                                                   | housekeeping/pad_flash_csb_oeb0                                                        |                5 |             11 |         2.20 |
|  csclk                      |                                                                                                 | housekeeping/pad_flash_csb_oeb0                                                        |                8 |             14 |         1.75 |
|  mprj_io_IBUF_BUFG[4]       |                                                                                                 | housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                         |                7 |             15 |         2.14 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/spi_master_clk_divider1[0]_i_1_n_0                                            |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/uart_rx_fifo_wrport_we__0                                                              |                                                                                        |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                 |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[63]_i_2_2[0]                            | soc/core/int_rst                                                                       |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_3[0]                           | soc/core/int_rst                                                                       |                6 |             16 |         2.67 |
|  uart/clk                   | soc/core/VexRiscv/IBusCachedPlugin_cache/ready_reg[0]                                           | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage_reg[65][0]                      |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]                             |                                                                                        |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/spi_master_control_storage[15]_i_3_0[0]       |                7 |             17 |         2.43 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_3_1[0]                            | soc/core/int_rst                                                                       |                8 |             17 |         2.12 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                        |               10 |             19 |         1.90 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/count_reg_16_sn_1                                      | soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0                                 |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/sel                                                                                    | soc/core/dbg_uart_count[0]_i_1_n_0                                                     |                5 |             20 |         4.00 |
|  uart/clk_u                 |                                                                                                 | housekeeping/hkspi/pre_pass_thru_mgmt_reg_1                                            |                9 |             20 |         2.22 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[63]_i_2_0[0]                            | soc/core/int_rst                                                                       |                5 |             24 |         4.80 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_phyconfig_storage[23]_i_2_0[0] |                9 |             24 |         2.67 |
|  clock_IBUF_BUFG            | housekeeping/serial_data_staging_1[12]_i_1_n_0                                                  | housekeeping/pad_flash_csb_oeb0                                                        |               10 |             26 |         2.60 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                    | soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                        |                8 |             26 |         3.25 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/when_IBusCachedPlugin_l250                             |                                                                                        |                5 |             27 |         5.40 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/p_23_in                                                                       |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/p_27_in                                                                       |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_773_reg[0]                       |                                                                                        |               10 |             30 |         3.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/when_Pipeline_l124_2                                                          |                                                                                        |                5 |             30 |         6.00 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                   |                                                                                        |               10 |             30 |         3.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_0[0]                   | soc/core/int_rst                                                                       |               14 |             30 |         2.14 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/dbg_uart_rx_phase[30]_i_1_n_0                                                 |                9 |             31 |         3.44 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[0]                  |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_3_1[0]             |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_1                  |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0              |                                                                                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/CsrPlugin_hadException                                                        |                                                                                        |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                        |                                                                                        |               16 |             32 |         2.00 |
|  uart/clk                   | soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_8_0[0]                                     |                                                                                        |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready |                                                                                        |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_bus_errors                                                                     | soc/core/int_rst                                                                       |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1[0]                         | soc/core/int_rst                                                                       |                9 |             32 |         3.56 |
|  uart/clk_u                 | mprj/uart/transmission/clk_cnt                                                                  | housekeeping/hkspi/pre_pass_thru_mgmt_reg_1                                            |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_3_0[3]                            | soc/core/int_rst                                                                       |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg_1[0]                   |                                                                                        |               27 |             32 |         1.19 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_3_0[0]                            | soc/core/int_rst                                                                       |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1[1]                         | soc/core/int_rst                                                                       |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                           |                                                                                        |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_1[2]                           | soc/core/int_rst                                                                       |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_1[3]                           | soc/core/int_rst                                                                       |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1[2]                         | soc/core/int_rst                                                                       |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1[3]                         | soc/core/int_rst                                                                       |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_3_0[2]                            | soc/core/int_rst                                                                       |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_3008_reg[0]                      | soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_3_0[0]                            | soc/core/int_rst                                                                       |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_833_reg[0]                       |                                                                                        |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_1[0]                           | soc/core/int_rst                                                                       |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_2[0]                   | soc/core/int_rst                                                                       |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_update_value_re                                                                | soc/core/int_rst                                                                       |                6 |             32 |         5.33 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_3_0[1]                            | soc/core/int_rst                                                                       |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_1[1]                           | soc/core/int_rst                                                                       |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[31]_i_1_0[0]                 | soc/core/int_rst                                                                       |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr   |                                                                                        |               17 |             32 |         1.88 |
|  uart/clk_u                 | mprj/uart/receive/clk_cnt                                                                       | housekeeping/hkspi/pre_pass_thru_mgmt_reg_1                                            |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_5_2[0]                           | soc/core/int_rst                                                                       |                9 |             32 |         3.56 |
|  uart/clk                   |                                                                                                 | soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage_reg[65][0]                      |                9 |             33 |         3.67 |
| ~mprj_io_loader_clock_BUFG  |                                                                                                 | housekeeping/serial_resetn_pre_reg_0                                                   |               25 |             36 |         1.44 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_in_progress_reg              | soc/core/int_rst                                                                       |               15 |             38 |         2.53 |
|  clock_IBUF_BUFG            | soc/core/mgmtsoc_master_tx_fifo_sink_ready                                                      | soc/core/int_rst                                                                       |               18 |             43 |         2.39 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/dBus_cmd_ready                                                                |                                                                                        |               28 |             67 |         2.39 |
|  mprj_io_loader_clock_BUFG  |                                                                                                 |                                                                                        |               10 |             76 |         7.60 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2                                  |                                                                                        |               21 |             79 |         3.76 |
|  clock_IBUF_BUFG            | soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1                                  |                                                                                        |               29 |             91 |         3.14 |
|  clock_IBUF_BUFG            |                                                                                                 | soc/core/int_rst                                                                       |               73 |            180 |         2.47 |
|  mprj_io_loader_strobe_BUFG |                                                                                                 | housekeeping/serial_resetn_pre_reg_0                                                   |               61 |            190 |         3.11 |
|  mprj_io_loader_clock_BUFG  |                                                                                                 | housekeeping/serial_resetn_pre_reg_0                                                   |               65 |            198 |         3.05 |
|  clock_IBUF_BUFG            |                                                                                                 |                                                                                        |              105 |            276 |         2.63 |
+-----------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


