{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727968008355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727968008362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 17:06:48 2024 " "Processing started: Thu Oct 03 17:06:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727968008362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968008362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_project -c main_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_project -c main_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968008362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727968008895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727968008895 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "softcore.qsys " "Elaborating Platform Designer system entity \"softcore.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968015708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:06:58 Progress: Loading db/softcore.qsys " "2024.10.03.17:06:58 Progress: Loading db/softcore.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968018879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:06:59 Progress: Reading input file " "2024.10.03.17:06:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968019387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:06:59 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2024.10.03.17:06:59 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968019453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module CPU " "2024.10.03.17:07:00 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2024.10.03.17:07:00 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module LEDs " "2024.10.03.17:07:00 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2024.10.03.17:07:00 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module SDRAM_controller " "2024.10.03.17:07:00 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding altpll_0 \[altpll 18.1\] " "2024.10.03.17:07:00 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module altpll_0 " "2024.10.03.17:07:00 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.10.03.17:07:00 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module clk_0 " "2024.10.03.17:07:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.10.03.17:07:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module jtag_uart " "2024.10.03.17:07:00 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.10.03.17:07:00 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module sysid_qsys_0 " "2024.10.03.17:07:00 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.10.03.17:07:00 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing module timer_0 " "2024.10.03.17:07:00 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Building connections " "2024.10.03.17:07:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Parameterizing connections " "2024.10.03.17:07:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:00 Progress: Validating " "2024.10.03.17:07:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968020915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.03.17:07:01 Progress: Done reading input file " "2024.10.03.17:07:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968021694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Softcore.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968022624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Softcore.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968022624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Softcore.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968022624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Softcore.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968022624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore: Generating softcore \"softcore\" for QUARTUS_SYNTH " "Softcore: Generating softcore \"softcore\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968023049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968024933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968024941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"softcore\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"softcore\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'softcore_LEDs' " "LEDs: Starting RTL generation for module 'softcore_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=softcore_LEDs --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0002_LEDs_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0002_LEDs_gen//softcore_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=softcore_LEDs --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0002_LEDs_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0002_LEDs_gen//softcore_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'softcore_LEDs' " "LEDs: Done RTL generation for module 'softcore_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"softcore\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"softcore\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'softcore_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'softcore_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=softcore_SDRAM_controller --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0003_SDRAM_controller_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0003_SDRAM_controller_gen//softcore_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=softcore_SDRAM_controller --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0003_SDRAM_controller_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0003_SDRAM_controller_gen//softcore_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'softcore_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'softcore_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"softcore\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"softcore\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968028784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"softcore\" instantiated altpll \"altpll_0\" " "Altpll_0: \"softcore\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'softcore_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'softcore_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=softcore_jtag_uart --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0006_jtag_uart_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0006_jtag_uart_gen//softcore_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=softcore_jtag_uart --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0006_jtag_uart_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0006_jtag_uart_gen//softcore_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'softcore_jtag_uart' " "Jtag_uart: Done RTL generation for module 'softcore_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"softcore\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"softcore\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"softcore\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"softcore\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'softcore_timer_0' " "Timer_0: Starting RTL generation for module 'softcore_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/FPGA/quartus/bin64//perl/bin/perl.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=softcore_timer_0 --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0008_timer_0_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0008_timer_0_gen//softcore_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/FPGA/quartus/bin64//perl/bin/perl.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=softcore_timer_0 --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0008_timer_0_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0008_timer_0_gen//softcore_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'softcore_timer_0' " "Timer_0: Done RTL generation for module 'softcore_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"softcore\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"softcore\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968029972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968033788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968034165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968034506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968034849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968035191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968035545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968035899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"softcore\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"softcore\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968038631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"softcore\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"softcore\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968038639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"softcore\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"softcore\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968038639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'softcore_CPU_cpu' " "Cpu: Starting RTL generation for module 'softcore_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968038656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=softcore_CPU_cpu --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0011_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0011_cpu_gen//softcore_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=softcore_CPU_cpu --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0011_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9999_862447368979589810.dir/0011_cpu_gen//softcore_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968038656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:18 (*) Starting Nios II generation " "Cpu: # 2024.10.03 17:07:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Checking for plaintext license. " "Cpu: # 2024.10.03 17:07:19 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/ " "Cpu: # 2024.10.03 17:07:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.10.03 17:07:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.10.03 17:07:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Plaintext license not found. " "Cpu: # 2024.10.03 17:07:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.10.03 17:07:19 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/ " "Cpu: # 2024.10.03 17:07:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.10.03 17:07:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.10.03 17:07:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.10.03 17:07:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.10.03 17:07:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)   Creating all objects for CPU " "Cpu: # 2024.10.03 17:07:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)     Testbench " "Cpu: # 2024.10.03 17:07:19 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)     Instruction decoding " "Cpu: # 2024.10.03 17:07:19 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)       Instruction fields " "Cpu: # 2024.10.03 17:07:19 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:19 (*)       Instruction decodes " "Cpu: # 2024.10.03 17:07:19 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:20 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.10.03 17:07:20 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:20 (*)       Instruction controls " "Cpu: # 2024.10.03 17:07:20 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:20 (*)     Pipeline frontend " "Cpu: # 2024.10.03 17:07:20 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:20 (*)     Pipeline backend " "Cpu: # 2024.10.03 17:07:20 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:21 (*)   Generating RTL from CPU objects " "Cpu: # 2024.10.03 17:07:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:22 (*)   Creating encrypted RTL " "Cpu: # 2024.10.03 17:07:22 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.03 17:07:23 (*) Done Nios II generation " "Cpu: # 2024.10.03 17:07:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'softcore_CPU_cpu' " "Cpu: Done RTL generation for module 'softcore_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\" " "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968043814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968044453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968045098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968045098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968045106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Softcore: Done \"softcore\" with 38 modules, 68 files " "Softcore: Done \"softcore\" with 38 modules, 68 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968045106 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "softcore.qsys " "Finished elaborating Platform Designer system entity \"softcore.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968045960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file db/main_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_project " "Found entity 1: main_project" {  } { { "db/main_project.bdf" "" { Schematic "E:/Labo/EmbHard/EmbHard_Phase_1/db/main_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/softcore.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/softcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore " "Found entity 1: softcore" {  } { { "db/ip/softcore/softcore.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/softcore/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/softcore/submodules/altera_default_burst_converter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/softcore/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/softcore/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/softcore/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/softcore/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046352 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046352 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046352 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046352 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968046369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/softcore/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/softcore/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/softcore/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046402 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/softcore/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/softcore/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/softcore/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/softcore/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/softcore/submodules/altera_reset_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/softcore/submodules/altera_reset_synchronizer.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/softcore/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/softcore/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968046469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/softcore/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU " "Found entity 1: softcore_CPU" {  } { { "db/ip/softcore/submodules/softcore_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_ic_data_module " "Found entity 1: softcore_CPU_cpu_ic_data_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_CPU_cpu_ic_tag_module " "Found entity 2: softcore_CPU_cpu_ic_tag_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "3 softcore_CPU_cpu_bht_module " "Found entity 3: softcore_CPU_cpu_bht_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "4 softcore_CPU_cpu_register_bank_a_module " "Found entity 4: softcore_CPU_cpu_register_bank_a_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "5 softcore_CPU_cpu_register_bank_b_module " "Found entity 5: softcore_CPU_cpu_register_bank_b_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "6 softcore_CPU_cpu_dc_tag_module " "Found entity 6: softcore_CPU_cpu_dc_tag_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "7 softcore_CPU_cpu_dc_data_module " "Found entity 7: softcore_CPU_cpu_dc_data_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "8 softcore_CPU_cpu_dc_victim_module " "Found entity 8: softcore_CPU_cpu_dc_victim_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "9 softcore_CPU_cpu_nios2_oci_debug " "Found entity 9: softcore_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "10 softcore_CPU_cpu_nios2_oci_break " "Found entity 10: softcore_CPU_cpu_nios2_oci_break" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "11 softcore_CPU_cpu_nios2_oci_xbrk " "Found entity 11: softcore_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "12 softcore_CPU_cpu_nios2_oci_dbrk " "Found entity 12: softcore_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "13 softcore_CPU_cpu_nios2_oci_itrace " "Found entity 13: softcore_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "14 softcore_CPU_cpu_nios2_oci_td_mode " "Found entity 14: softcore_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "15 softcore_CPU_cpu_nios2_oci_dtrace " "Found entity 15: softcore_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "16 softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "17 softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "18 softcore_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: softcore_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "19 softcore_CPU_cpu_nios2_oci_fifo " "Found entity 19: softcore_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "20 softcore_CPU_cpu_nios2_oci_pib " "Found entity 20: softcore_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "21 softcore_CPU_cpu_nios2_oci_im " "Found entity 21: softcore_CPU_cpu_nios2_oci_im" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "22 softcore_CPU_cpu_nios2_performance_monitors " "Found entity 22: softcore_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "23 softcore_CPU_cpu_nios2_avalon_reg " "Found entity 23: softcore_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "24 softcore_CPU_cpu_ociram_sp_ram_module " "Found entity 24: softcore_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "25 softcore_CPU_cpu_nios2_ocimem " "Found entity 25: softcore_CPU_cpu_nios2_ocimem" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "26 softcore_CPU_cpu_nios2_oci " "Found entity 26: softcore_CPU_cpu_nios2_oci" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""} { "Info" "ISGN_ENTITY_NAME" "27 softcore_CPU_cpu " "Found entity 27: softcore_CPU_cpu" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968046997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968046997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_debug_slave_sysclk " "Found entity 1: softcore_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_debug_slave_tck " "Found entity 1: softcore_CPU_cpu_debug_slave_tck" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_debug_slave_wrapper " "Found entity 1: softcore_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_mult_cell " "Found entity 1: softcore_CPU_cpu_mult_cell" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_CPU_cpu_test_bench " "Found entity 1: softcore_CPU_cpu_test_bench" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_LEDs " "Found entity 1: softcore_LEDs" {  } { { "db/ip/softcore/submodules/softcore_leds.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_SDRAM_controller_input_efifo_module " "Found entity 1: softcore_SDRAM_controller_input_efifo_module" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047063 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_SDRAM_controller " "Found entity 2: softcore_SDRAM_controller" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/softcore/submodules/softcore_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_altpll_0_dffpipe_l2c " "Found entity 1: softcore_altpll_0_dffpipe_l2c" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047244 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_altpll_0_stdsync_sv6 " "Found entity 2: softcore_altpll_0_stdsync_sv6" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047244 ""} { "Info" "ISGN_ENTITY_NAME" "3 softcore_altpll_0_altpll_pka2 " "Found entity 3: softcore_altpll_0_altpll_pka2" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047244 ""} { "Info" "ISGN_ENTITY_NAME" "4 softcore_altpll_0 " "Found entity 4: softcore_altpll_0" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_irq_mapper " "Found entity 1: softcore_irq_mapper" {  } { { "db/ip/softcore/submodules/softcore_irq_mapper.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/softcore/submodules/softcore_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_jtag_uart_sim_scfifo_w " "Found entity 1: softcore_jtag_uart_sim_scfifo_w" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047270 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_jtag_uart_scfifo_w " "Found entity 2: softcore_jtag_uart_scfifo_w" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047270 ""} { "Info" "ISGN_ENTITY_NAME" "3 softcore_jtag_uart_sim_scfifo_r " "Found entity 3: softcore_jtag_uart_sim_scfifo_r" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047270 ""} { "Info" "ISGN_ENTITY_NAME" "4 softcore_jtag_uart_scfifo_r " "Found entity 4: softcore_jtag_uart_scfifo_r" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047270 ""} { "Info" "ISGN_ENTITY_NAME" "5 softcore_jtag_uart " "Found entity 5: softcore_jtag_uart" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0 " "Found entity 1: softcore_mm_interconnect_0" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_cmd_demux " "Found entity 1: softcore_mm_interconnect_0_cmd_demux" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_cmd_demux_001 " "Found entity 1: softcore_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_cmd_mux " "Found entity 1: softcore_mm_interconnect_0_cmd_mux" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_cmd_mux_002 " "Found entity 1: softcore_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_router_default_decode " "Found entity 1: softcore_mm_interconnect_0_router_default_decode" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047371 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_mm_interconnect_0_router " "Found entity 2: softcore_mm_interconnect_0_router" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_router_001_default_decode " "Found entity 1: softcore_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047385 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_mm_interconnect_0_router_001 " "Found entity 2: softcore_mm_interconnect_0_router_001" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_router_002_default_decode " "Found entity 1: softcore_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047387 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_mm_interconnect_0_router_002 " "Found entity 2: softcore_mm_interconnect_0_router_002" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_router_004_default_decode " "Found entity 1: softcore_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047392 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_mm_interconnect_0_router_004 " "Found entity 2: softcore_mm_interconnect_0_router_004" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softcore_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softcore_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at softcore_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727968047392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_router_006_default_decode " "Found entity 1: softcore_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047397 ""} { "Info" "ISGN_ENTITY_NAME" "2 softcore_mm_interconnect_0_router_006 " "Found entity 2: softcore_mm_interconnect_0_router_006" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_rsp_demux " "Found entity 1: softcore_mm_interconnect_0_rsp_demux" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_rsp_demux_002 " "Found entity 1: softcore_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_rsp_mux " "Found entity 1: softcore_mm_interconnect_0_rsp_mux" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_mm_interconnect_0_rsp_mux_001 " "Found entity 1: softcore_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_sysid_qsys_0 " "Found entity 1: softcore_sysid_qsys_0" {  } { { "db/ip/softcore/submodules/softcore_sysid_qsys_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/softcore/submodules/softcore_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softcore_timer_0 " "Found entity 1: softcore_timer_0" {  } { { "db/ip/softcore/submodules/softcore_timer_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968047445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968047445 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softcore_sdram_controller.v(318) " "Verilog HDL or VHDL warning at softcore_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727968047467 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softcore_sdram_controller.v(328) " "Verilog HDL or VHDL warning at softcore_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727968047467 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softcore_sdram_controller.v(338) " "Verilog HDL or VHDL warning at softcore_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727968047467 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softcore_sdram_controller.v(682) " "Verilog HDL or VHDL warning at softcore_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1727968047467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_project " "Elaborating entity \"main_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727968047571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore softcore:inst " "Elaborating entity \"softcore\" for hierarchy \"softcore:inst\"" {  } { { "db/main_project.bdf" "inst" { Schematic "E:/Labo/EmbHard/EmbHard_Phase_1/db/main_project.bdf" { { 272 488 968 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968047595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU softcore:inst\|softcore_CPU:cpu " "Elaborating entity \"softcore_CPU\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\"" {  } { { "db/ip/softcore/softcore.v" "cpu" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968047645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu " "Elaborating entity \"softcore_CPU_cpu\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\"" {  } { { "db/ip/softcore/submodules/softcore_cpu.v" "cpu" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968047678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_test_bench softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_test_bench:the_softcore_CPU_cpu_test_bench " "Elaborating entity \"softcore_CPU_cpu_test_bench\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_test_bench:the_softcore_CPU_cpu_test_bench\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_test_bench" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_ic_data_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data " "Elaborating entity \"softcore_CPU_cpu_ic_data_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_ic_data" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968048291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968048291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_ic_tag_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag " "Elaborating entity \"softcore_CPU_cpu_ic_tag_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_ic_tag" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968048470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968048470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_bht_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht " "Elaborating entity \"softcore_CPU_cpu_bht_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_bht" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968048593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968048593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_register_bank_a_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a " "Elaborating entity \"softcore_CPU_cpu_register_bank_a_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_register_bank_a" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968048700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968048700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_register_bank_b_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b " "Elaborating entity \"softcore_CPU_cpu_register_bank_b_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_register_bank_b" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_mult_cell softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell " "Elaborating entity \"softcore_CPU_cpu_mult_cell\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_mult_cell" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968048910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968048910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968048918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968049922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_dc_tag_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag " "Elaborating entity \"softcore_CPU_cpu_dc_tag_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_dc_tag" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968051427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968051427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_dc_data_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data " "Elaborating entity \"softcore_CPU_cpu_dc_data_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_dc_data" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968051535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968051535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_dc_victim_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim " "Elaborating entity \"softcore_CPU_cpu_dc_victim_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_dc_victim" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968051642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968051642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci " "Elaborating entity \"softcore_CPU_cpu_nios2_oci\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_debug softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_debug\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_debug" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_break softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_break\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_break" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_xbrk softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_xbrk" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_dbrk softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_dbrk" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_itrace softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_itrace:the_softcore_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_itrace\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_itrace:the_softcore_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_itrace" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_dtrace softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_dtrace" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_td_mode softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace\|softcore_CPU_cpu_nios2_oci_td_mode:softcore_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace\|softcore_CPU_cpu_nios2_oci_td_mode:softcore_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968051997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_fifo softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_fifo\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_fifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_fifo_cnt_inc softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_fifo_cnt_inc:the_softcore_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo\|softcore_CPU_cpu_nios2_oci_fifo_cnt_inc:the_softcore_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_pib softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_pib:the_softcore_CPU_cpu_nios2_oci_pib " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_pib\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_pib:the_softcore_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_pib" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_oci_im softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im " "Elaborating entity \"softcore_CPU_cpu_nios2_oci_im\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_im" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_avalon_reg softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"softcore_CPU_cpu_nios2_avalon_reg\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_avalon_reg" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_nios2_ocimem softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem " "Elaborating entity \"softcore_CPU_cpu_nios2_ocimem\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_ocimem" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_ociram_sp_ram_module softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram " "Elaborating entity \"softcore_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "softcore_CPU_cpu_ociram_sp_ram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_altsyncram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968052344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968052344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem\|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_debug_slave_wrapper softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"softcore_CPU_cpu_debug_slave_wrapper\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_debug_slave_wrapper" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_debug_slave_tck softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck " "Elaborating entity \"softcore_CPU_cpu_debug_slave_tck\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" "the_softcore_CPU_cpu_debug_slave_tck" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_CPU_cpu_debug_slave_sysclk softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"softcore_CPU_cpu_debug_slave_sysclk\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" "the_softcore_CPU_cpu_debug_slave_sysclk" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" "softcore_CPU_cpu_debug_slave_phy" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968052484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci\|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_LEDs softcore:inst\|softcore_LEDs:leds " "Elaborating entity \"softcore_LEDs\" for hierarchy \"softcore:inst\|softcore_LEDs:leds\"" {  } { { "db/ip/softcore/softcore.v" "leds" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_SDRAM_controller softcore:inst\|softcore_SDRAM_controller:sdram_controller " "Elaborating entity \"softcore_SDRAM_controller\" for hierarchy \"softcore:inst\|softcore_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/softcore/softcore.v" "sdram_controller" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_SDRAM_controller_input_efifo_module softcore:inst\|softcore_SDRAM_controller:sdram_controller\|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module " "Elaborating entity \"softcore_SDRAM_controller_input_efifo_module\" for hierarchy \"softcore:inst\|softcore_SDRAM_controller:sdram_controller\|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "the_softcore_SDRAM_controller_input_efifo_module" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_altpll_0 softcore:inst\|softcore_altpll_0:altpll_0 " "Elaborating entity \"softcore_altpll_0\" for hierarchy \"softcore:inst\|softcore_altpll_0:altpll_0\"" {  } { { "db/ip/softcore/softcore.v" "altpll_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_altpll_0_stdsync_sv6 softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"softcore_altpll_0_stdsync_sv6\" for hierarchy \"softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "stdsync2" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_altpll_0_dffpipe_l2c softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_stdsync_sv6:stdsync2\|softcore_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"softcore_altpll_0_dffpipe_l2c\" for hierarchy \"softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_stdsync_sv6:stdsync2\|softcore_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "dffpipe3" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_altpll_0_altpll_pka2 softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"softcore_altpll_0_altpll_pka2\" for hierarchy \"softcore:inst\|softcore_altpll_0:altpll_0\|softcore_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/softcore/submodules/softcore_altpll_0.v" "sd1" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_jtag_uart softcore:inst\|softcore_jtag_uart:jtag_uart " "Elaborating entity \"softcore_jtag_uart\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\"" {  } { { "db/ip/softcore/softcore.v" "jtag_uart" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_jtag_uart_scfifo_w softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w " "Elaborating entity \"softcore_jtag_uart_scfifo_w\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "the_softcore_jtag_uart_scfifo_w" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "wfifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968053982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968053982 ""}  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727968053982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968054220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968054220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_jtag_uart_scfifo_r softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r " "Elaborating entity \"softcore_jtag_uart_scfifo_r\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "the_softcore_jtag_uart_scfifo_r" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "softcore_jtag_uart_alt_jtag_atlantic" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968054657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968054657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968054657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968054657 ""}  } { { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727968054657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softcore:inst\|softcore_jtag_uart:jtag_uart\|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_sysid_qsys_0 softcore:inst\|softcore_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"softcore_sysid_qsys_0\" for hierarchy \"softcore:inst\|softcore_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/softcore/softcore.v" "sysid_qsys_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_timer_0 softcore:inst\|softcore_timer_0:timer_0 " "Elaborating entity \"softcore_timer_0\" for hierarchy \"softcore:inst\|softcore_timer_0:timer_0\"" {  } { { "db/ip/softcore/softcore.v" "timer_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"softcore_mm_interconnect_0\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/softcore/softcore.v" "mm_interconnect_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968054731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "timer_0_s1_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "leds_s1_translator" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/softcore/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/softcore/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router:router " "Elaborating entity \"softcore_mm_interconnect_0_router\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router:router\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "router" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_default_decode softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router:router\|softcore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"softcore_mm_interconnect_0_router_default_decode\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router:router\|softcore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_001 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"softcore_mm_interconnect_0_router_001\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "router_001" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_001_default_decode softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_001:router_001\|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"softcore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_001:router_001\|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_002 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"softcore_mm_interconnect_0_router_002\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "router_002" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_002_default_decode softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_002:router_002\|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"softcore_mm_interconnect_0_router_002_default_decode\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_002:router_002\|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_004 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"softcore_mm_interconnect_0_router_004\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "router_004" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_004_default_decode softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_004:router_004\|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"softcore_mm_interconnect_0_router_004_default_decode\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_004:router_004\|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_006 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"softcore_mm_interconnect_0_router_006\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "router_006" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_router_006_default_decode softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_006:router_006\|softcore_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"softcore_mm_interconnect_0_router_006_default_decode\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_router_006:router_006\|softcore_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/softcore/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_cmd_demux softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"softcore_mm_interconnect_0_cmd_demux\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cmd_demux" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_cmd_demux_001 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"softcore_mm_interconnect_0_cmd_demux_001\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_cmd_mux softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"softcore_mm_interconnect_0_cmd_mux\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cmd_mux" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_cmd_mux_002 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"softcore_mm_interconnect_0_cmd_mux_002\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/softcore/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_rsp_demux softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"softcore_mm_interconnect_0_rsp_demux\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "rsp_demux" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_rsp_demux_002 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"softcore_mm_interconnect_0_rsp_demux_002\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_rsp_mux softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"softcore_mm_interconnect_0_rsp_mux\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "rsp_mux" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/softcore/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_rsp_mux_001 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"softcore_mm_interconnect_0_rsp_mux_001\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/softcore/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727968055642 "|main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/softcore/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727968055642 "|main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/softcore/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727968055642 "|main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "crosser" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_avalon_st_adapter softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"softcore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_avalon_st_adapter_004 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"softcore_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|softcore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|softcore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softcore_irq_mapper softcore:inst\|softcore_irq_mapper:irq_mapper " "Elaborating entity \"softcore_irq_mapper\" for hierarchy \"softcore:inst\|softcore_irq_mapper:irq_mapper\"" {  } { { "db/ip/softcore/softcore.v" "irq_mapper" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softcore:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softcore:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/softcore/softcore.v" "rst_controller" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softcore:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softcore:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/softcore/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softcore:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softcore:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/softcore/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softcore:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softcore:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/softcore/softcore.v" "rst_controller_001" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968055815 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_softcore_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_softcore_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "the_softcore_CPU_cpu_nios2_oci_itrace" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727968056916 "|main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_itrace:the_softcore_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727968057598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.03.17:07:40 Progress: Loading sld2e577f5d/alt_sld_fab_wrapper_hw.tcl " "2024.10.03.17:07:40 Progress: Loading sld2e577f5d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968060471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968063103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968063244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968065896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968065979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968066060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968066152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968066327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968066327 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727968067026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2e577f5d/alt_sld_fab.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968067665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968067665 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"softcore:inst\|softcore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/softcore/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727968070829 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727968070829 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727968072786 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727968072786 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727968072786 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727968072786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968072911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968072911 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727968072911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968072952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968072952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968073011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"softcore:inst\|softcore_CPU:cpu\|softcore_CPU_cpu:cpu\|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727968073011 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727968073011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727968073044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968073044 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1727968073647 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1727968073647 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1727968073839 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1727968073839 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1727968073839 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1727968073839 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1727968073839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727968073847 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 442 -1 0 } } { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/softcore/submodules/softcore_sdram_controller.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v" 306 -1 0 } } { "db/ip/softcore/submodules/altera_reset_synchronizer.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/softcore/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 7651 -1 0 } } { "db/ip/softcore/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/softcore/submodules/softcore_jtag_uart.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v" 398 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/softcore/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 5903 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 7660 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 4045 -1 0 } } { "db/ip/softcore/submodules/softcore_cpu_cpu.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v" 5822 -1 0 } } { "db/ip/softcore/submodules/softcore_timer_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_timer_0.v" 167 -1 0 } } { "db/ip/softcore/submodules/softcore_timer_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_timer_0.v" 176 -1 0 } } { "db/ip/softcore/submodules/softcore_altpll_0.v" "" { Text "E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727968073971 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727968073971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "db/main_project.bdf" "" { Schematic "E:/Labo/EmbHard/EmbHard_Phase_1/db/main_project.bdf" { { 504 240 416 520 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727968075287 "|main_project|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727968075287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968075705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "302 " "302 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727968078802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968079022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Labo/EmbHard/EmbHard_Phase_1/output_files/main_project.map.smsg " "Generated suppressed messages file E:/Labo/EmbHard/EmbHard_Phase_1/output_files/main_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968079978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727968081828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727968081828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5497 " "Implemented 5497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5188 " "Implemented 5188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_RAMS" "249 " "Implemented 249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1727968082356 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727968082356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727968082356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727968082406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 17:08:02 2024 " "Processing ended: Thu Oct 03 17:08:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727968082406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727968082406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727968082406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727968082406 ""}
