
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b04.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_1164' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_1164.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.textio' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/textio.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_arith' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_arith.vdb'
VERIFIC-INFO [VHDL-1012] b04.vhd:5: analyzing entity 'b04'
VERIFIC-INFO [VHDL-1010] b04.vhd:16: analyzing architecture 'behav'

3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b04.vhd:5: processing 'b04(BEHAV)'
Importing module b04.
Importing module std_logic_arith.
Importing module standard.
Importing module TEXTIO.
Importing module std_logic_1164.

3.1. Analyzing design hierarchy..
Top module:  \b04

3.2. Analyzing design hierarchy..
Top module:  \b04
Removing unused module `\std_logic_1164'.
Removing unused module `\TEXTIO'.
Removing unused module `\standard'.
Removing unused module `\std_logic_arith'.
Removed 4 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~1 debug messages>

5. Executing FLATTEN pass (flatten design).

6. Executing TRIBUF pass.

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~2 debug messages>

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 27 unused wires.
<suppressed ~23 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module b04...
Found and reported 0 problems.

10. Executing DEMINOUT pass (demote inout ports to input or output).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$stato_reg$b04.vhd:99$121 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$RMIN_reg$b04.vhd:99$123 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$RMAX_reg$b04.vhd:99$122 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$RLAST_reg$b04.vhd:99$124 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$REG4_reg$b04.vhd:99$128 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$REG3_reg$b04.vhd:99$127 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$REG2_reg$b04.vhd:99$126 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$REG1_reg$b04.vhd:99$125 ($aldff) from module b04.
Changing const-value async load to async reset on $verific$DATA_OUT_reg$b04.vhd:99$129 ($aldff) from module b04.

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

11.16. Finished OPT passes. (There is nothing left to do.)

12. Executing FSM pass (extract and optimize FSM).

12.1. Executing FSM_DETECT pass (finding FSMs in design).

12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 9) from port B of cell b04.$verific$LessThan_20$b04.vhd:67$77 ($le).
Removed top 1 bits (of 8) from port A of cell b04.$verific$unary_minus_22$b04.vhd:70$78 ($neg).
Removed top 1 bits (of 9) from port B of cell b04.$verific$LessThan_38$b04.vhd:79$91 ($le).
Removed top 1 bits (of 8) from port A of cell b04.$verific$unary_minus_40$b04.vhd:82$92 ($neg).
Removed top 1 bits (of 9) from FF cell b04.$verific$DATA_OUT_reg$b04.vhd:99$129 ($adff).
Removed top 1 bits (of 8) from wire b04.$verific$n112$22.
Removed top 1 bits (of 8) from wire b04.$verific$n218$33.

15. Executing PEEPOPT pass (run peephole optimizers).

16. Executing PMUXTREE pass.

17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b04:
  creating $macc model for $verific$add_14$b04.vhd:64$72 ($add).
  creating $macc model for $verific$add_25$b04.vhd:70$80 ($add).
  creating $macc model for $verific$add_32$b04.vhd:76$86 ($add).
  creating $macc model for $verific$add_43$b04.vhd:82$94 ($add).
  creating $macc model for $verific$unary_minus_22$b04.vhd:70$78 ($neg).
  creating $macc model for $verific$unary_minus_26$b04.vhd:70$83 ($neg).
  creating $macc model for $verific$unary_minus_40$b04.vhd:82$92 ($neg).
  creating $macc model for $verific$unary_minus_44$b04.vhd:82$97 ($neg).
  creating $alu model for $macc $verific$unary_minus_44$b04.vhd:82$97.
  creating $alu model for $macc $verific$unary_minus_40$b04.vhd:82$92.
  creating $alu model for $macc $verific$unary_minus_26$b04.vhd:70$83.
  creating $alu model for $macc $verific$unary_minus_22$b04.vhd:70$78.
  creating $alu model for $macc $verific$add_43$b04.vhd:82$94.
  creating $alu model for $macc $verific$add_32$b04.vhd:76$86.
  creating $alu model for $macc $verific$add_25$b04.vhd:70$80.
  creating $alu model for $macc $verific$add_14$b04.vhd:64$72.
  creating $alu model for $verific$LessThan_20$b04.vhd:67$77 ($le): new $alu
  creating $alu model for $verific$LessThan_38$b04.vhd:79$91 ($le): new $alu
  creating $alu model for $verific$LessThan_53$b04.vhd:88$104 ($lt): new $alu
  creating $alu model for $verific$LessThan_55$b04.vhd:90$105 ($lt): new $alu
  creating $alu cell for $verific$LessThan_55$b04.vhd:90$105: $auto$alumacc.cc:485:replace_alu$170
  creating $alu cell for $verific$LessThan_53$b04.vhd:88$104: $auto$alumacc.cc:485:replace_alu$181
  creating $alu cell for $verific$LessThan_38$b04.vhd:79$91: $auto$alumacc.cc:485:replace_alu$186
  creating $alu cell for $verific$LessThan_20$b04.vhd:67$77: $auto$alumacc.cc:485:replace_alu$199
  creating $alu cell for $verific$add_14$b04.vhd:64$72: $auto$alumacc.cc:485:replace_alu$212
  creating $alu cell for $verific$add_25$b04.vhd:70$80: $auto$alumacc.cc:485:replace_alu$215
  creating $alu cell for $verific$add_32$b04.vhd:76$86: $auto$alumacc.cc:485:replace_alu$218
  creating $alu cell for $verific$add_43$b04.vhd:82$94: $auto$alumacc.cc:485:replace_alu$221
  creating $alu cell for $verific$unary_minus_22$b04.vhd:70$78: $auto$alumacc.cc:485:replace_alu$224
  creating $alu cell for $verific$unary_minus_26$b04.vhd:70$83: $auto$alumacc.cc:485:replace_alu$227
  creating $alu cell for $verific$unary_minus_40$b04.vhd:82$92: $auto$alumacc.cc:485:replace_alu$230
  creating $alu cell for $verific$unary_minus_44$b04.vhd:82$97: $auto$alumacc.cc:485:replace_alu$233
  created 12 $alu and 0 $macc cells.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~3 debug messages>

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

19.6. Executing OPT_DFF pass (perform DFF optimizations).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

19.9. Rerunning OPT passes. (Maybe there is more to do..)

19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

19.13. Executing OPT_DFF pass (perform DFF optimizations).

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

19.16. Finished OPT passes. (There is nothing left to do.)

20. Executing MEMORY pass.

20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

23. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping b04.$auto$alumacc.cc:520:replace_alu$197 ($reduce_or).
Mapping b04.$auto$alumacc.cc:520:replace_alu$210 ($reduce_or).
Mapping b04.$auto$alumacc.cc:67:get_gt$177 ($or).
Mapping b04.$auto$alumacc.cc:67:get_gt$193 ($or).
Mapping b04.$auto$alumacc.cc:67:get_gt$206 ($or).
Mapping b04.$auto$alumacc.cc:68:get_gt$195 ($not).
Mapping b04.$auto$alumacc.cc:68:get_gt$208 ($not).
Mapping b04.$auto$alumacc.cc:75:get_eq$175 ($reduce_and).
Mapping b04.$auto$alumacc.cc:75:get_eq$191 ($reduce_and).
Mapping b04.$auto$alumacc.cc:75:get_eq$204 ($reduce_and).
Mapping b04.$auto$alumacc.cc:89:get_cf$173 ($not).
Mapping b04.$auto$alumacc.cc:89:get_cf$189 ($not).
Mapping b04.$auto$alumacc.cc:89:get_cf$202 ($not).
Mapping b04.$verific$DATA_OUT_reg$b04.vhd:99$129 ($adff).
Mapping b04.$verific$REG1_reg$b04.vhd:99$125 ($adff).
Mapping b04.$verific$REG2_reg$b04.vhd:99$126 ($adff).
Mapping b04.$verific$REG3_reg$b04.vhd:99$127 ($adff).
Mapping b04.$verific$REG4_reg$b04.vhd:99$128 ($adff).
Mapping b04.$verific$RLAST_reg$b04.vhd:99$124 ($adff).
Mapping b04.$verific$RMAX_reg$b04.vhd:99$122 ($adff).
Mapping b04.$verific$RMIN_reg$b04.vhd:99$123 ($adff).
Mapping b04.$verific$i17$b04.vhd:65$74 ($xor).
Mapping b04.$verific$i18$b04.vhd:65$75 ($xor).
Mapping b04.$verific$i24$b04.vhd:70$79 ($and).
Mapping b04.$verific$i35$b04.vhd:77$88 ($xor).
Mapping b04.$verific$i36$b04.vhd:77$89 ($xor).
Mapping b04.$verific$i42$b04.vhd:82$93 ($and).
Mapping b04.$verific$mux_11$b04.vhd:62$71 ($mux).
Mapping b04.$verific$mux_28$b04.vhd:71$84 ($mux).
Mapping b04.$verific$mux_46$b04.vhd:83$99 ($mux).
Mapping b04.$verific$mux_47$b04.vhd:84$100 ($mux).
Mapping b04.$verific$mux_51$b04.vhd:87$102 ($mux).
Mapping b04.$verific$mux_52$b04.vhd:87$103 ($mux).
Mapping b04.$verific$mux_57$b04.vhd:92$106 ($mux).
Mapping b04.$verific$mux_58$b04.vhd:92$107 ($mux).
Mapping b04.$verific$mux_59$b04.vhd:92$108 ($mux).
Mapping b04.$verific$mux_64$b04.vhd:98$112 ($bmux).
Mapping b04.$verific$mux_65$b04.vhd:98$113 ($bmux).
Mapping b04.$verific$mux_66$b04.vhd:98$114 ($bmux).
Mapping b04.$verific$mux_67$b04.vhd:98$115 ($bmux).
Mapping b04.$verific$mux_68$b04.vhd:98$116 ($bmux).
Mapping b04.$verific$mux_69$b04.vhd:98$117 ($bmux).
Mapping b04.$verific$mux_70$b04.vhd:98$118 ($bmux).
Mapping b04.$verific$mux_71$b04.vhd:98$119 ($bmux).
Mapping b04.$verific$mux_72$b04.vhd:98$120 ($bmux).
Mapping b04.$verific$stato_reg$b04.vhd:99$121 ($adff).

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~1 debug messages>

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

26. Executing OPT_DFF pass (perform DFF optimizations).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

28.9. Finished OPT passes. (There is nothing left to do.)

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~68 debug messages>

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$319 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [5], Q = \REG4 [5]).
Adding EN signal on $auto$ff.cc:262:slice$318 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [4], Q = \REG4 [4]).
Adding EN signal on $auto$ff.cc:262:slice$317 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [3], Q = \REG4 [3]).
Adding EN signal on $auto$ff.cc:262:slice$316 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [2], Q = \REG4 [2]).
Adding EN signal on $auto$ff.cc:262:slice$315 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [1], Q = \REG4 [1]).
Adding EN signal on $auto$ff.cc:262:slice$314 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [0], Q = \REG4 [0]).
Adding EN signal on $auto$ff.cc:262:slice$313 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [7], Q = \REG3 [7]).
Adding EN signal on $auto$ff.cc:262:slice$312 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [6], Q = \REG3 [6]).
Adding EN signal on $auto$ff.cc:262:slice$311 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [5], Q = \REG3 [5]).
Adding EN signal on $auto$ff.cc:262:slice$310 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [4], Q = \REG3 [4]).
Adding EN signal on $auto$ff.cc:262:slice$309 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [3], Q = \REG3 [3]).
Adding EN signal on $auto$ff.cc:262:slice$308 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [2], Q = \REG3 [2]).
Adding EN signal on $auto$ff.cc:262:slice$307 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [1], Q = \REG3 [1]).
Adding EN signal on $auto$ff.cc:262:slice$306 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$553 [0], Q = \REG3 [0]).
Adding EN signal on $auto$ff.cc:262:slice$305 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [7], Q = \REG2 [7]).
Adding EN signal on $auto$ff.cc:262:slice$304 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [6], Q = \REG2 [6]).
Adding EN signal on $auto$ff.cc:262:slice$303 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [5], Q = \REG2 [5]).
Adding EN signal on $auto$ff.cc:262:slice$302 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [4], Q = \REG2 [4]).
Adding EN signal on $auto$ff.cc:262:slice$301 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [3], Q = \REG2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$300 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [2], Q = \REG2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$299 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [1], Q = \REG2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$298 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$527 [0], Q = \REG2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$297 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [7], Q = \REG1 [7]).
Adding EN signal on $auto$ff.cc:262:slice$296 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [6], Q = \REG1 [6]).
Adding EN signal on $auto$ff.cc:262:slice$295 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [5], Q = \REG1 [5]).
Adding EN signal on $auto$ff.cc:262:slice$294 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [4], Q = \REG1 [4]).
Adding EN signal on $auto$ff.cc:262:slice$293 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [3], Q = \REG1 [3]).
Adding EN signal on $auto$ff.cc:262:slice$292 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [2], Q = \REG1 [2]).
Adding EN signal on $auto$ff.cc:262:slice$291 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [1], Q = \REG1 [1]).
Adding EN signal on $auto$ff.cc:262:slice$290 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$501 [0], Q = \REG1 [0]).
Adding EN signal on $auto$ff.cc:262:slice$289 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [8], Q = \DATA_OUT [7]).
Adding EN signal on $auto$ff.cc:262:slice$288 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [6], Q = \DATA_OUT [6]).
Adding EN signal on $auto$ff.cc:262:slice$287 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [5], Q = \DATA_OUT [5]).
Adding EN signal on $auto$ff.cc:262:slice$286 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [4], Q = \DATA_OUT [4]).
Adding EN signal on $auto$ff.cc:262:slice$285 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [3], Q = \DATA_OUT [3]).
Adding EN signal on $auto$ff.cc:262:slice$284 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [2], Q = \DATA_OUT [2]).
Adding EN signal on $auto$ff.cc:262:slice$283 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [1], Q = \DATA_OUT [1]).
Adding EN signal on $auto$ff.cc:262:slice$282 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$633 [0], Q = \DATA_OUT [0]).
Adding EN signal on $auto$ff.cc:262:slice$345 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [7], Q = \RMIN [7]).
Adding EN signal on $auto$ff.cc:262:slice$344 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [6], Q = \RMIN [6]).
Adding EN signal on $auto$ff.cc:262:slice$343 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [5], Q = \RMIN [5]).
Adding EN signal on $auto$ff.cc:262:slice$342 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [4], Q = \RMIN [4]).
Adding EN signal on $auto$ff.cc:262:slice$341 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [3], Q = \RMIN [3]).
Adding EN signal on $auto$ff.cc:262:slice$340 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [2], Q = \RMIN [2]).
Adding EN signal on $auto$ff.cc:262:slice$339 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [1], Q = \RMIN [1]).
Adding EN signal on $auto$ff.cc:262:slice$338 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$475 [0], Q = \RMIN [0]).
Adding EN signal on $auto$ff.cc:262:slice$337 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [7], Q = \RMAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$336 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [6], Q = \RMAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$335 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [5], Q = \RMAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$334 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [4], Q = \RMAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$333 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [3], Q = \RMAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$332 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [2], Q = \RMAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$331 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [1], Q = \RMAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$330 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$449 [0], Q = \RMAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$329 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [7], Q = \RLAST [7]).
Adding EN signal on $auto$ff.cc:262:slice$328 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [6], Q = \RLAST [6]).
Adding EN signal on $auto$ff.cc:262:slice$327 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [5], Q = \RLAST [5]).
Adding EN signal on $auto$ff.cc:262:slice$326 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [4], Q = \RLAST [4]).
Adding EN signal on $auto$ff.cc:262:slice$325 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [3], Q = \RLAST [3]).
Adding EN signal on $auto$ff.cc:262:slice$324 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [2], Q = \RLAST [2]).
Adding EN signal on $auto$ff.cc:262:slice$323 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [1], Q = \RLAST [1]).
Adding EN signal on $auto$ff.cc:262:slice$322 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$605 [0], Q = \RLAST [0]).
Adding EN signal on $auto$ff.cc:262:slice$321 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [7], Q = \REG4 [7]).
Adding EN signal on $auto$ff.cc:262:slice$320 ($_DFF_PP0_) from module b04 (D = $auto$simplemap.cc:309:simplemap_bmux$579 [6], Q = \REG4 [6]).

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 128 unused wires.
<suppressed ~1 debug messages>

29.5. Rerunning OPT passes. (Removed registers in this run.)

29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~289 debug messages>

29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
<suppressed ~477 debug messages>
Removed a total of 159 cells.

29.8. Executing OPT_DFF pass (perform DFF optimizations).

29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 255 unused wires.
<suppressed ~1 debug messages>

29.10. Finished fast OPT passes.

30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~48 debug messages>

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

31.6. Executing OPT_SHARE pass.

31.7. Executing OPT_DFF pass (perform DFF optimizations).

31.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

31.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

31.10. Finished OPT passes. (There is nothing left to do.)

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$c9d98d2d0793a6d8797b9c088dbedb26a7be7121\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1006 debug messages>

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.
<suppressed ~328 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 71 unused cells and 430 unused wires.
<suppressed ~72 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing ABC pass (technology mapping using ABC).

34.1. Extracting gate netlist of module `\b04' to `<abc-temp-dir>/input.blif'..
Extracted 430 gates and 500 wires to a netlist network with 69 inputs and 52 outputs.

34.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/scripts/synth/abc/abc_base6.a21.scr 
ABC: netlist  : i/o =     69/     52  and =     385  lev =   22 (3.88)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     81  edge =     285  lev =    6 (1.50)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     379  lev =   21 (3.88)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     77  edge =     270  lev =    6 (1.50)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     387  lev =   21 (3.88)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     76  edge =     272  lev =    6 (1.48)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     350  lev =   22 (3.83)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     76  edge =     272  lev =    6 (1.48)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     390  lev =   22 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     77  edge =     273  lev =    5 (1.48)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     395  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     76  edge =     273  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     363  lev =   19 (3.56)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     76  edge =     273  lev =    6 (1.48)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.88)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   21 (3.90)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: netlist  : i/o =     69/     52  and =     397  lev =   22 (3.96)  mem = 0.01 MB
ABC: Mapping (K=6)  :  lut =     75  edge =     272  lev =    5 (1.46)  mem = 0.00 MB
ABC: + write_blif <abc-temp-dir>/output.blif 

34.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       76
ABC RESULTS:        internal signals:      379
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       52
Removing temp directory.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..
Removed 0 unused cells and 226 unused wires.
<suppressed ~1 debug messages>

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b04.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b04'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b04.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing HIERARCHY pass (managing design hierarchy).

36.1. Analyzing design hierarchy..
Top module:  \b04

36.2. Analyzing design hierarchy..
Top module:  \b04
Removed 0 unused modules.

37. Printing statistics.

=== b04 ===

   Number of wires:                 91
   Number of wire bits:            155
   Number of public wires:          15
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_DFFE_PP0P_                   64
     $_DFF_PP0_                      2
     $lut                           76

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b04..

39. Executing BLIF backend.

End of script. Logfile hash: 0c21c6e1d3, CPU: user 0.74s system 0.02s, MEM: 21.88 MB peak
Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)
Time spent: 57% 1x abc (0 sec), 15% 32x opt_expr (0 sec), ...
