Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Mar  1 18:06:27 2019
| Host         : raleigh-Z170X-UD5 running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file MainModule_timing_summary_routed.rpt -pb MainModule_timing_summary_routed.pb -rpx MainModule_timing_summary_routed.rpx -warn_on_violation
| Design       : MainModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.990        0.000                      0                  110        0.131        0.000                      0                  110        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.990        0.000                      0                  110        0.131        0.000                      0                  110        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit1_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.773ns (30.764%)  route 1.740ns (69.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          1.022     7.651    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.845    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit2_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    myHexDisplay/MyHex2BCD/digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.773ns (36.385%)  route 1.352ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          0.634     7.263    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[1]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.579    myHexDisplay/MyHex2BCD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.773ns (36.385%)  route 1.352ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  myHexDisplay/MyHex2BCD/counter_reg[2]/Q
                         net (fo=9, routed)           0.717     6.334    myHexDisplay/MyHex2BCD/counter[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     6.629 r  myHexDisplay/MyHex2BCD/counter[4]_i_1/O
                         net (fo=20, routed)          0.634     7.263    myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.579    myHexDisplay/MyHex2BCD/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/digit3_reg[2]/Q
                         net (fo=2, routed)           0.068     1.673    myHexDisplay/MyHex2BCD/digit3[2]
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.078     1.542    myHexDisplay/MyHex2BCD/digit3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/counter_reg[0]/Q
                         net (fo=9, routed)           0.134     1.739    myHexDisplay/MyHex2BCD/counter[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.048     1.787 r  myHexDisplay/MyHex2BCD/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    myHexDisplay/MyHex2BCD/counter[2]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131     1.608    myHexDisplay/MyHex2BCD/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/BCD_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  myHexDisplay/MyHex2BCD/digit3_reg[1]/Q
                         net (fo=2, routed)           0.075     1.667    myHexDisplay/MyHex2BCD/digit3[1]
    SLICE_X60Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[13]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.009     1.486    myHexDisplay/MyHex2BCD/BCD_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/counter_reg[0]/Q
                         net (fo=9, routed)           0.138     1.743    myHexDisplay/MyHex2BCD/counter[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.048     1.791 r  myHexDisplay/MyHex2BCD/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.791    myHexDisplay/MyHex2BCD/counter[4]_i_3_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[4]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131     1.608    myHexDisplay/MyHex2BCD/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/counter_reg[0]/Q
                         net (fo=9, routed)           0.134     1.739    myHexDisplay/MyHex2BCD/counter[0]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  myHexDisplay/MyHex2BCD/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    myHexDisplay/MyHex2BCD/counter[1]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    myHexDisplay/MyHex2BCD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/counter_reg[0]/Q
                         net (fo=9, routed)           0.138     1.743    myHexDisplay/MyHex2BCD/counter[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  myHexDisplay/MyHex2BCD/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    myHexDisplay/MyHex2BCD/counter[3]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/counter_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     1.598    myHexDisplay/MyHex2BCD/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/BCD_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.996%)  route 0.130ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myHexDisplay/MyHex2BCD/digit0_reg[0]/Q
                         net (fo=5, routed)           0.130     1.735    myHexDisplay/MyHex2BCD/digit0_0[0]
    SLICE_X62Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.977    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.046     1.545    myHexDisplay/MyHex2BCD/BCD_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/BCD_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.182%)  route 0.140ns (49.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  myHexDisplay/MyHex2BCD/digit0_reg[2]/Q
                         net (fo=5, routed)           0.140     1.747    myHexDisplay/MyHex2BCD/digit0_0[2]
    SLICE_X62Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.977    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.072     1.550    myHexDisplay/MyHex2BCD/BCD_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/BCD_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  myHexDisplay/MyHex2BCD/digit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  myHexDisplay/MyHex2BCD/digit0_reg[1]/Q
                         net (fo=5, routed)           0.177     1.785    myHexDisplay/MyHex2BCD/digit0_0[1]
    SLICE_X62Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.977    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  myHexDisplay/MyHex2BCD/BCD_out_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.070     1.569    myHexDisplay/MyHex2BCD/BCD_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 myHexDisplay/MyHex2BCD/digit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myHexDisplay/MyHex2BCD/digit3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.486%)  route 0.116ns (33.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  myHexDisplay/MyHex2BCD/digit2_reg[3]/Q
                         net (fo=5, routed)           0.116     1.708    myHexDisplay/MyHex2BCD/digit2[3]
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.102     1.810 r  myHexDisplay/MyHex2BCD/carry2/O
                         net (fo=1, routed)           0.000     1.810    myHexDisplay/MyHex2BCD/carry2__0
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    myHexDisplay/MyHex2BCD/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  myHexDisplay/MyHex2BCD/digit3_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107     1.571    myHexDisplay/MyHex2BCD/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   myHexDisplay/MyHex2BCD/BCD_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   myHexDisplay/MyHex2BCD/BCD_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   myHexDisplay/MyHex2BCD/BCD_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   myHexDisplay/MyHex2BCD/BCD_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   myHexDisplay/MyHex2BCD/BCD_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   myHexDisplay/MyHex2BCD/BCD_out_reg[15]/C



