// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xmatrix_mult.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XMatrix_mult_CfgInitialize(XMatrix_mult *InstancePtr, XMatrix_mult_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XMatrix_mult_Start(XMatrix_mult *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL) & 0x80;
    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XMatrix_mult_IsDone(XMatrix_mult *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XMatrix_mult_IsIdle(XMatrix_mult *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XMatrix_mult_IsReady(XMatrix_mult *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XMatrix_mult_EnableAutoRestart(XMatrix_mult *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XMatrix_mult_DisableAutoRestart(XMatrix_mult *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_AP_CTRL, 0);
}

void XMatrix_mult_Set_phase(XMatrix_mult *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_PHASE_DATA, Data);
}

u32 XMatrix_mult_Get_phase(XMatrix_mult *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_PHASE_DATA);
    return Data;
}

void XMatrix_mult_InterruptGlobalEnable(XMatrix_mult *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_GIE, 1);
}

void XMatrix_mult_InterruptGlobalDisable(XMatrix_mult *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_GIE, 0);
}

void XMatrix_mult_InterruptEnable(XMatrix_mult *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_IER);
    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_IER, Register | Mask);
}

void XMatrix_mult_InterruptDisable(XMatrix_mult *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_IER);
    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_IER, Register & (~Mask));
}

void XMatrix_mult_InterruptClear(XMatrix_mult *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMatrix_mult_WriteReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_ISR, Mask);
}

u32 XMatrix_mult_InterruptGetEnabled(XMatrix_mult *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_IER);
}

u32 XMatrix_mult_InterruptGetStatus(XMatrix_mult *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMatrix_mult_ReadReg(InstancePtr->Control_BaseAddress, XMATRIX_MULT_CONTROL_ADDR_ISR);
}

