<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=wAPX1HepqA24RkYW1AuHYA');ol{margin:0;padding:0}table td,table th{padding:0}.c6{-webkit-text-decoration-skip:none;color:#000000;font-weight:700;text-decoration:underline;vertical-align:baseline;text-decoration-skip-ink:none;font-size:12pt;font-family:"Verdana";font-style:normal}.c8{background-color:#ffffff;color:#1f497d;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Calibri";font-style:normal}.c15{-webkit-text-decoration-skip:none;color:#222222;text-decoration:underline;vertical-align:baseline;text-decoration-skip-ink:none;font-size:12pt;font-family:"Arial";font-style:normal}.c7{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Verdana";font-style:normal}.c0{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left;height:11pt}.c4{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c1{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Verdana";font-style:normal}.c11{color:#222222;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c3{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c2{-webkit-text-decoration-skip:none;font-weight:400;text-decoration:underline;text-decoration-skip-ink:none;font-size:10pt;font-family:"Verdana"}.c17{-webkit-text-decoration-skip:none;text-decoration:underline;text-decoration-skip-ink:none;font-size:12pt;font-family:"Arial"}.c16{font-weight:400;text-decoration:none;font-size:11pt;font-family:"Verdana"}.c5{background-color:#ffffff;max-width:468pt;padding:72pt 72pt 72pt 72pt}.c14{text-decoration:none;font-size:11pt;font-family:"Arial"}.c9{font-size:10pt;font-family:"Verdana";font-weight:400}.c12{font-size:10pt;font-family:"Verdana";font-weight:700}.c10{color:#000000;vertical-align:baseline;font-style:normal}.c13{font-weight:700}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c5"><p class="c3"><span class="c10 c13 c17">WOSET Agenda</span></p><p class="c0"><span class="c4"></span></p><p class="c3"><span class="c4">8:00 - 8:30 Morning Coffee Break (beverages only)</span></p><p class="c0"><span class="c14 c10 c13"></span></p><p class="c3"><span class="c10 c13 c14">Introduction (8:30am - 9:20 am)</span></p><p class="c3"><span class="c4">8:30 am - 8:35 am. Opening statement (Sherief Reda)</span></p><p class="c3"><span class="c4">8:35 am - 8:50 am. Andreas Olofsson (DARPA)</span></p><p class="c3"><span class="c4">8:50 am - 9:00 am. State of the digital flow (A. B. Kahng)</span></p><p class="c3"><span class="c4">9:00 am - 9:10 am. State of the analog flow (S. Sapatnekar)</span></p><p class="c0"><span class="c4"></span></p><p class="c3"><span class="c7">Infrastructure, Interfaces and Standards (9:10 - 09:40) </span></p><p class="c3"><span class="c1">09:10 - 09:20: LGraph: A multilanguage open-source database.</span></p><p class="c3"><span class="c9">Rafael Trapani Possignolo, Sheng Hong Wang, Haven Skinner and </span><span class="c2 c10">Jose Renau</span></p><p class="c0"><span class="c2 c10"></span></p><p class="c3"><span class="c1">09:20 - 09:30: OpenPiton: An Emerging Standard for Open-Source EDA Tool Development</span></p><p class="c3"><span class="c2">Jonathan Balkind</span><span class="c1">, Alexey Lavrov, Michael McKeown, Yaosheng Fu, Tri Nguyen, Mohammad Shahrad, Ang Li, Katie Lim, Yanqi Zhou, Ting-Jung Chang, Paul Jackson, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl and David Wentzlaff</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">09:30 - 09:40: Cpp-Taskflow: Fast Parallel Programming with Task Dependency Graphs</span></p><p class="c3"><span class="c2">Chun-Xun Lin</span><span class="c1">, Tsung-Wei Huang, Guannan Guo and Martin Wong</span></p><p class="c0"><span class="c4"></span></p><p class="c3"><span class="c13">9:40 - 10:15 </span><span class="c7">First poster session (all papers)</span></p><p class="c3"><span class="c4">Mid-morning Coffee Break (beverages only): &nbsp;10:00am &ndash; 11:00am</span></p><p class="c0"><span class="c8"></span></p><p class="c3"><span class="c14 c10 c13">Almost-full flow tools and Infrastructure (10:15 - 10:55)</span></p><p class="c3"><span class="c1">10:15 - 10:25: DATC RDF: An Open Design Flow from Logic Synthesis to Detailed Routing</span></p><p class="c3"><span class="c9">Jinwook Jung, Iris Hui-Ru Jiang, Jianli Chen, Shih-Ting Lin, Yih-Lang Li, Victor N. Kravets and</span><span class="c2 c10">&nbsp;Gi-Joon Nam</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">10:25 - 10:35: Rsyn - A Physical Synthesis Framework for Research and Education</span></p><p class="c3"><span class="c2">Mateus Foga&ccedil;a</span><span class="c1">, Jucemar Monteiro, Marcelo Johann and Ricardo Reis</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">10:35 - 10:45: An Almost-There, Open-Source Netlist Through Detailed Routing Tool Chain for FinFET Nodes</span></p><p class="c3"><span class="c2">Bangqi Xu</span><span class="c1">, Andrew B. Kahng, Mingyu Woo, Uday Mallappa, Minsoo Kim, Mateus Foga&ccedil;a and Ricardo Reis</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">10:45 - 10:55: Parallel Tools for Asynchronous VLSI Systems</span></p><p class="c3"><span class="c2">Yi-Shan Lu</span><span class="c1">, Samira Ataei, Jiayuan He, Wenmian Hua, Sepideh Maleki, Yihang Yang, Martin Burtscher, Keshav Pingali and Rajit Manohar</span></p><p class="c0"><span class="c1"></span></p><p class="c0"><span class="c1"></span></p><p class="c0"><span class="c1"></span></p><p class="c0"><span class="c1"></span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c14 c10 c13">Designers using Open-Source Tools (10:5 - 11:15) </span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">10:55 - 11:05: ARL:UT&rsquo;s Experiences in the Free Open-Source VLSI EDA Landscape</span></p><p class="c3"><span class="c2">Russell Friesenhahn</span><span class="c1">&nbsp;and Johnathan York</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">11:05 - 11:15: How to Make Open-Source EDA Project Sustainable: a Perspective from Industry</span></p><p class="c3"><span class="c2 c10">Frank Liu</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">11:15 - 11:45 Second poster session (all papers)</span></p><p class="c3"><span class="c12">11:45 - 12:30 Lunch</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">High-Level Tools: Simulation, RTL Synthesis, Verification (12:30 - 02:10)</span></p><p class="c0"><span class="c7"></span></p><p class="c3"><span class="c1">12:30 - 12:40: SystemVerilog Productivity Tools</span></p><p class="c3"><span class="c2 c10">David Fang</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">12:40 - 12:50: Invoking and Linking Generators from Multiple Hardware Languages using CoreIR</span></p><p class="c3"><span class="c2">Ross Daly</span><span class="c1">, Leonard Truong and Pat Hanrahan</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">12:50 - 01:00: Open-source SoC Workflow in Cloud V&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><p class="c3"><span class="c9">Sherief Reda and </span><span class="c2 c10">Mohamed Shalan</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:00 - 01:10: An Open-Source Python-based Hardware Generation, Simulation, and Verification Framework</span></p><p class="c3"><span class="c2">Shunning Jiang</span><span class="c1">, Christopher Torng and Christopher Batten</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:10 - 01:20: An Open Source Code Base for Digital Circuit Analysis, Simulation, and Modification</span></p><p class="c3"><span class="c2 c10">Spencer Millican</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:20 - 01:30: Xyce: Open Source Simulation for Large-Scale Circuits</span></p><p class="c3"><span class="c2">Jason Verley</span><span class="c1">, Eric Keiter and Heidi Thornquist</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:30 - 01:40: System-on-chip Scheduling Benchmarks for New Technologies</span></p><p class="c3"><span class="c2">Spencer Millican</span><span class="c1">&nbsp;and Kewal Saluja</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:40 - 01:50: The EPFL Logic Synthesis Libraries</span></p><p class="c3"><span class="c2">Mathias Soeken</span><span class="c1">, Heinz Riener, Winston Haaswijk, Eleonora Testa and Giovanni De Micheli</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">01:50 - 02:00: Hierarchical Asynchronous Circuit Kompiler Toolkit</span></p><p class="c3"><span class="c2 c10">David Fang</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">02:00 - 02:10: RISC: Recoding Infrastructure for SystemC, Open Source Framework for Parallel Simulation</span></p><p class="c3"><span class="c2">Rainer Doemer</span><span class="c1">, Zhongqi Cheng, Daniel Mendoza and Ajit Dingankar</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">2:10 - 2:40 Third Poster Session (all papers)</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">Planned &amp; Educational Tools (02:40 - 03:10)</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">02:40 - 02:50: An EDA Tool for Co-designing High-Performance Processors and Emerging Cooling Technologies</span></p><p class="c3"><span class="c9">Zihao Yuan, Geoffrey Vaartstra, </span><span class="c2">Prachi Shukla</span><span class="c1">, Mostafa Said, Sherief Reda, Evelyn Wang and Ayse Kivilcim Coskun</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">02:50 - 03:00: METRICS 2.0: A Machine-Learning Based Optimization System for IC Design</span></p><p class="c3"><span class="c9">Soheil Hashemi, Andrew Kahng, </span><span class="c2">Sherief Reda</span><span class="c1">&nbsp;and Mingyu Woo</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:00 - 03:10: TESTCAD: A Verified Education Toolset for a Course in Digital Testing</span></p><p class="c3"><span class="c2">Spencer Millican</span><span class="c1">&nbsp;and Kewal Saluja</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">Physical Design Tools (03:10 - 04:00) </span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:10 - 03:20: OpenTimer 2.0: A High-performance Timing Analysis Tool for VLSI Systems</span></p><p class="c3"><span class="c2">Tsung-Wei Huang</span><span class="c1">, Chun-Xun Lin and Martin Wong</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:20 - 03:30: Low-Power Design with Open-Source Hardware: Opportunities and Challenges</span></p><p class="c3"><span class="c2">Vaibhav Verma</span><span class="c1">, Xinfei Guo and Mircea Stan</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:30 - 03:40: Ophidian: an Open-Source Library for Physical Design Research and Teaching</span></p><p class="c3"><span class="c2">Renan Netto</span><span class="c1">, Tiago Augusto Fontana, Sheiny Fabre, Bernardo Ferrari, Vinicius Livramento, Thiago Barbato, Jo&atilde;o Souto, Chrystian Guth, La&eacute;rcio Pilla and Jos&eacute; Lu&iacute;s G&uuml;ntzel</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:40 - 03:50: OpenMPL: An Open Source Layout Decomposer</span></p><p class="c3"><span class="c1">Qi Sun, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu and David Z. Pan</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c1">03:50 - 04:00: Hammer: Enabling Reusable Physical Design</span></p><p class="c3"><span class="c1">Edward Wang, Adam Izraelevitz, Colin Schmidt, Borivoje Nikoli&#263;, Elad Alon and Jonathan Bachrach</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">4:00 - 4:30 Fourth poster Session (all papers)</span></p><p class="c3"><span class="c4">Afternoon Coffee Break with snacks: &nbsp;3:00 &ndash; 4:15pm</span></p><p class="c0"><span class="c1"></span></p><p class="c3"><span class="c7">4:30 - 5:00 Panel: Where are we and where to head next? </span></p><p class="c0"><span class="c6"></span></p><p class="c3"><span class="c6">5:00 announcement of best tool based on votes</span></p><p class="c0"><span class="c6"></span></p><p class="c3"><span class="c10 c16">Additional posters: </span></p><p class="c0"><span class="c11"></span></p><p class="c3"><span class="c11">M. Kasem and T. Edwards. Industrial ASIC Design using Open Source EDA Flow</span></p><p class="c0"><span class="c13 c15"></span></p><p class="c0"><span class="c6"></span></p><p class="c0"><span class="c4"></span></p></body></html>