# TCL File Generated by Component Editor 11.1
# Thu Mar 22 15:10:32 GMT 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | AvalonStream2MTL_LCD24bit "AvalonStream2MTL_LCD24bit" v1.0
# | Simon Moore 2012.03.22.15:10:32
# | 
# | 
# | /home/swm11/local_projects/DE4-MTL/MTL_LCD_Driver/mkAvalonStream2MTL_LCD24bit.v
# | 
# |    ./mkAvalonStream2MTL_LCD24bit.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module AvalonStream2MTL_LCD24bit
# | 
set_module_property NAME AvalonStream2MTL_LCD24bit
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Simon Moore"
set_module_property DISPLAY_NAME AvalonStream2MTL_LCD24bit
set_module_property TOP_LEVEL_HDL_FILE mkAvalonStream2MTL_LCD24bit.v
set_module_property TOP_LEVEL_HDL_MODULE mkAvalonStream2MTL_LCD24bit
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME mkAvalonStream2MTL_LCD24bit
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file mkAvalonStream2MTL_LCD24bit.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset
# | 
add_interface clockreset clock end
set_interface_property clockreset clockRate 0

set_interface_property clockreset ENABLED true

add_interface_port clockreset csi_clockreset_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset_reset
# | 
add_interface clockreset_reset reset end
set_interface_property clockreset_reset associatedClock clockreset
set_interface_property clockreset_reset synchronousEdges DEASSERT

set_interface_property clockreset_reset ENABLED true

add_interface_port clockreset_reset csi_clockreset_reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point stream_in
# | 
add_interface stream_in avalon_streaming end
set_interface_property stream_in associatedClock clockreset
set_interface_property stream_in associatedReset clockreset_reset
set_interface_property stream_in dataBitsPerSymbol 24
set_interface_property stream_in errorDescriptor ""
set_interface_property stream_in firstSymbolInHighOrderBits true
set_interface_property stream_in maxChannel 0
set_interface_property stream_in readyLatency 0

set_interface_property stream_in ENABLED true

add_interface_port stream_in asi_stream_in_data data Input 24
add_interface_port stream_in asi_stream_in_valid valid Input 1
add_interface_port stream_in asi_stream_in_startofpacket startofpacket Input 1
add_interface_port stream_in asi_stream_in_endofpacket endofpacket Input 1
add_interface_port stream_in asi_stream_in_ready ready Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_end_0
# | 
add_interface conduit_end_0 conduit end

set_interface_property conduit_end_0 ENABLED true

add_interface_port conduit_end_0 coe_tpadlcd_mtl_r export Output 8
add_interface_port conduit_end_0 coe_tpadlcd_mtl_g export Output 8
add_interface_port conduit_end_0 coe_tpadlcd_mtl_b export Output 8
add_interface_port conduit_end_0 coe_tpadlcd_mtl_hsd export Output 1
add_interface_port conduit_end_0 coe_tpadlcd_mtl_vsd export Output 1
# | 
# +-----------------------------------
