# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl" --include "../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v" \
"../../../../AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v" \
"../../../../AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v" \
"../../../../AXI_UART_RX.srcs/sources_1/imports/new/reg9.v" \
"../../../../AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
