{:input (genetic.crossover/dumb-crossover 382324252 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))) (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire6_53, \\wire31_28_:missing_54_50_7_39_34 , wire8_26, wire12_94, wire14_44, wire57_79, wire59_85, wire60_87, wire61_90, wire62_91, wire63_102, \\wire64_:missing_78_92_97_88 , wire66_93, wire67_94, wire68_99);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire103_:missing ;\n  output wire12_94;\n  wire wire12_94;\n  output wire14_44;\n  wire wire14_44;\n  wire wire15;\n  wire wire16_25;\n  wire wire16_27;\n  wire wire16_28;\n  wire wire17_30;\n  wire \\wire17_:missing ;\n  wire wire18_46;\n  wire wire18_48;\n  wire wire18_94;\n  wire wire19_50;\n  wire wire19_94;\n  wire wire20_94;\n  wire \\wire20_:missing ;\n  wire wire21_53;\n  wire wire21_54;\n  wire wire22_56;\n  wire wire22_94;\n  wire wire24_94;\n  wire wire25_26;\n  input \\wire31_28_:missing_54_50_7_39_34 ;\n  wire \\wire31_28_:missing_54_50_7_39_34 ;\n  wire \\wire35_:missing ;\n  wire wire36_37;\n  wire wire43_44;\n  wire wire46_47;\n  wire wire49_103;\n  wire wire49_29;\n  wire wire49_30;\n  wire wire49_32;\n  wire wire49_33;\n  wire wire49_36;\n  wire wire49_38;\n  wire wire49_41;\n  wire wire49_43;\n  wire wire49_45;\n  wire wire49_51;\n  wire wire49_52;\n  wire wire49_56;\n  wire wire49_83;\n  wire wire49_86;\n  wire wire49_93;\n  wire wire49_96;\n  wire wire49_99;\n  wire \\wire55_:missing ;\n  input wire57_79;\n  wire wire57_79;\n  input wire59_85;\n  wire wire59_85;\n  input wire60_87;\n  wire wire60_87;\n  input wire61_90;\n  wire wire61_90;\n  input wire62_91;\n  wire wire62_91;\n  input wire63_102;\n  wire wire63_102;\n  input \\wire64_:missing_78_92_97_88 ;\n  wire \\wire64_:missing_78_92_97_88 ;\n  output wire66_93;\n  wire wire66_93;\n  output wire67_94;\n  wire wire67_94;\n  output wire68_99;\n  wire wire68_99;\n  wire wire69;\n  input wire6_53;\n  wire wire6_53;\n  wire wire71_76;\n  wire wire71_77;\n  wire wire71_78;\n  wire wire72_79;\n  wire wire72_94;\n  wire \\wire72_:missing ;\n  wire wire73_94;\n  wire \\wire73_:missing ;\n  wire wire74_80;\n  wire wire74_82;\n  wire wire75_95;\n  wire wire75_96;\n  wire wire75_97;\n  wire \\wire76_:missing ;\n  wire wire80_81;\n  wire wire83_84;\n  wire \\wire89_:missing ;\n  output wire8_26;\n  wire wire8_26;\n  wire \\wire95_:missing ;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_81 ;\n  wire \\wire:missing_84 ;\n  wire \\wire:missing_85 ;\n  wire \\wire:missing_86 ;\n  wire \\wire:missing_88 ;\n  wire \\wire:missing_90 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire16_25 = 4'h8 >> { wire16_28, wire16_27 };\n  assign \\wire17_:missing  = 4'h8 >> { \\wire:missing_edge , wire17_30 };\n  assign wire18_46 = 4'h8 >> { wire18_94, wire18_48 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_50, wire19_94 };\n  assign wire71_76 = 4'h8 >> { wire71_78, wire71_77 };\n  assign \\wire72_:missing  = 4'h8 >> { wire72_94, wire72_79 };\n  assign \\wire73_:missing  = 4'h8 >> { wire73_94, wire73_94 };\n  assign wire74_80 = 4'h8 >> { \\wire:missing_edge , wire74_82 };\n  assign wire75_95 = 4'h8 >> { wire75_97, wire75_96 };\n  assign \\wire20_:missing  = 4'h8 >> { wire20_94, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire21_54, wire21_53 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_94, wire22_56 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_94, wire24_94 };\n  assign wire15 = 1'h0;\n  assign wire69 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire103_:missing  = wire49_103;\n  assign \\wire:missing_edge  = wire63_102;\n  assign \\wire:missing_101  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire68_99 = wire49_99;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire75_97 = \\wire64_:missing_78_92_97_88 ;\n  assign wire75_96 = wire49_96;\n  assign \\wire95_:missing  = wire75_95;\n  assign wire12_94 = \\wire:missing_edge ;\n  assign wire66_93 = wire49_93;\n  assign \\wire:missing_edge  = \\wire64_:missing_78_92_97_88 ;\n  assign \\wire:missing_edge  = wire62_91;\n  assign \\wire:missing_90  = wire61_90;\n  assign \\wire89_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_88  = \\wire64_:missing_78_92_97_88 ;\n  assign \\wire:missing_edge  = wire60_87;\n  assign \\wire:missing_86  = wire49_86;\n  assign \\wire:missing_85  = wire59_85;\n  assign \\wire:missing_84  = wire83_84;\n  assign wire83_84 = wire49_83;\n  assign wire74_82 = \\wire:missing_edge ;\n  assign \\wire:missing_81  = wire80_81;\n  assign wire80_81 = wire74_80;\n  assign wire72_79 = wire57_79;\n  assign wire71_78 = \\wire64_:missing_78_92_97_88 ;\n  assign wire71_77 = \\wire:missing_edge ;\n  assign \\wire76_:missing  = wire71_76;\n  assign wire22_56 = wire49_56;\n  assign \\wire55_:missing  = \\wire:missing_edge ;\n  assign wire21_54 = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign wire21_53 = wire6_53;\n  assign \\wire:missing_52  = wire49_52;\n  assign \\wire:missing_51  = wire49_51;\n  assign wire19_50 = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign wire49_30 = \\wire:missing_edge ;\n  assign wire18_48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire46_47;\n  assign wire46_47 = wire18_46;\n  assign \\wire:missing_45  = wire49_45;\n  assign wire14_44 = wire43_44;\n  assign wire43_44 = wire49_43;\n  assign \\wire:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire49_41;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign \\wire:missing_edge  = wire49_38;\n  assign \\wire:missing_37  = wire36_37;\n  assign wire36_37 = wire49_36;\n  assign \\wire35_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_34  = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign \\wire:missing_33  = wire49_33;\n  assign \\wire:missing_edge  = wire49_32;\n  assign \\wire:missing_edge  = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign wire17_30 = wire49_30;\n  assign \\wire:missing_29  = wire49_29;\n  assign wire16_28 = \\wire31_28_:missing_54_50_7_39_34 ;\n  assign wire16_27 = \\wire:missing_edge ;\n  assign wire8_26 = wire25_26;\n  assign wire25_26 = wire16_25;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/636B402B.v:3.1-195.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire6_53, \\wire31_28_:missing_54_50_7_39_34 , wire8_26, wire12_94, wire14_44, wire57_79, wire59_85, wire60_87, wire61_90, wire62_91, wire63_102, \\wire64_:missing_78_92_97_88 , wire66_93, wire67_94, wire68_99);\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:8.10-8.19\" *)\n  output wire12_94;\n  wire wire12_94;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:10.10-10.19\" *)\n  output wire14_44;\n  wire wire14_44;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:12.8-12.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:13.8-13.17\" *)\n  wire wire16_25;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:14.8-14.17\" *)\n  wire wire16_27;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:15.8-15.17\" *)\n  wire wire16_28;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:16.8-16.17\" *)\n  wire wire17_30;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:17.8-17.24\" *)\n  wire \\wire17_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:18.8-18.17\" *)\n  wire wire18_46;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:19.8-19.17\" *)\n  wire wire18_48;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:21.8-21.17\" *)\n  wire wire19_50;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:25.8-25.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire21_53;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:26.8-26.17\" *)\n  wire wire21_54;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:30.8-30.17\" *)\n  wire wire25_26;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:31.9-31.42\" *)\n  input \\wire31_28_:missing_54_50_7_39_34 ;\n  wire \\wire31_28_:missing_54_50_7_39_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:33.8-33.24\" *)\n  wire \\wire35_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:35.8-35.17\" *)\n  wire wire43_44;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:36.8-36.17\" *)\n  wire wire46_47;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:39.8-39.17\" *)\n  wire wire49_30;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:40.8-40.17\" *)\n  wire wire49_32;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:43.8-43.17\" *)\n  wire wire49_38;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:44.8-44.17\" *)\n  wire wire49_41;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:45.8-45.17\" *)\n  wire wire49_43;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:52.8-52.17\" *)\n  wire wire49_93;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:54.8-54.17\" *)\n  wire wire49_99;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:55.8-55.24\" *)\n  wire \\wire55_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:56.9-56.18\" *)\n  input wire57_79;\n  wire wire57_79;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:58.9-58.18\" *)\n  input wire59_85;\n  wire wire59_85;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:60.9-60.18\" *)\n  input wire60_87;\n  wire wire60_87;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:62.9-62.18\" *)\n  input wire61_90;\n  wire wire61_90;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:64.9-64.18\" *)\n  input wire62_91;\n  wire wire62_91;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:66.9-66.19\" *)\n  input wire63_102;\n  wire wire63_102;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:68.9-68.37\" *)\n  input \\wire64_:missing_78_92_97_88 ;\n  wire \\wire64_:missing_78_92_97_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:70.10-70.19\" *)\n  output wire66_93;\n  wire wire66_93;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:72.10-72.19\" *)\n  output wire67_94;\n  wire wire67_94;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:74.10-74.19\" *)\n  output wire68_99;\n  wire wire68_99;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:76.8-76.14\" *)\n  wire wire69;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:77.9-77.17\" *)\n  input wire6_53;\n  wire wire6_53;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:79.8-79.17\" *)\n  wire wire71_76;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:80.8-80.17\" *)\n  wire wire71_77;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:81.8-81.17\" *)\n  wire wire71_78;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:82.8-82.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire72_79;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:87.8-87.17\" *)\n  wire wire74_80;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:88.8-88.17\" *)\n  wire wire74_82;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:91.8-91.17\" *)\n  wire wire75_97;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:92.8-92.24\" *)\n  wire \\wire76_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:93.8-93.17\" *)\n  wire wire80_81;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:95.8-95.24\" *)\n  wire \\wire89_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:96.10-96.18\" *)\n  output wire8_26;\n  wire wire8_26;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:99.8-99.25\" *)\n  wire \\wire:missing_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:102.8-102.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:104.8-104.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:105.8-105.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:109.8-109.24\" *)\n  wire \\wire:missing_81 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:111.8-111.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:113.8-113.24\" *)\n  wire \\wire:missing_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:114.8-114.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_90 ;\n  (* src = \"/tmp/fuzzmount745B5940/636B402B.v:115.9-115.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_94 = 1'h0;\n  assign wire14_44 = 1'hx;\n  assign wire15 = 1'h0;\n  assign wire16_25 = 1'h0;\n  assign wire16_27 = 1'h0;\n  assign wire16_28 = 1'h0;\n  assign wire17_30 = 1'h0;\n  assign \\wire17_:missing  = 1'h0;\n  assign wire18_46 = 1'h0;\n  assign wire18_48 = 1'h0;\n  assign wire19_50 = 1'h0;\n  assign wire21_53 = wire6_53;\n  assign wire21_54 = 1'h0;\n  assign wire25_26 = 1'h0;\n  assign \\wire31_28_:missing_54_50_7_39_34  = 1'h0;\n  assign \\wire35_:missing  = 1'h0;\n  assign wire43_44 = 1'hx;\n  assign wire46_47 = 1'h0;\n  assign wire49_30 = 1'h0;\n  assign wire49_32 = 1'h0;\n  assign wire49_38 = 1'h0;\n  assign wire49_41 = 1'h0;\n  assign wire49_43 = 1'hx;\n  assign wire49_93 = 1'hx;\n  assign wire49_99 = 1'hx;\n  assign \\wire55_:missing  = 1'h0;\n  assign wire60_87 = 1'h0;\n  assign wire62_91 = 1'h0;\n  assign wire63_102 = 1'h0;\n  assign \\wire64_:missing_78_92_97_88  = 1'h0;\n  assign wire66_93 = 1'hx;\n  assign wire67_94 = 1'hx;\n  assign wire68_99 = 1'hx;\n  assign wire69 = 1'h0;\n  assign wire71_76 = 1'h0;\n  assign wire71_77 = 1'h0;\n  assign wire71_78 = 1'h0;\n  assign wire72_79 = wire57_79;\n  assign wire74_80 = 1'h0;\n  assign wire74_82 = 1'h0;\n  assign wire75_97 = 1'h0;\n  assign \\wire76_:missing  = 1'h0;\n  assign wire80_81 = 1'h0;\n  assign \\wire89_:missing  = 1'h0;\n  assign wire8_26 = 1'h0;\n  assign \\wire:missing_101  = 1'h0;\n  assign \\wire:missing_34  = 1'h0;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_81  = 1'h0;\n  assign \\wire:missing_85  = wire59_85;\n  assign \\wire:missing_88  = 1'h0;\n  assign \\wire:missing_90  = wire61_90;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:51:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04/src/top.v'.\nSBY 23:51:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] Copy '/tmp/fuzzmount745B5940/636B402B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04/src/636B402B.v'.\nSBY 23:51:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] Copy '/tmp/fuzzmount745B5940/636B402B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04/src/636B402B.post.v'.\nSBY 23:51:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: abc pdr\nSBY 23:51:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: /tmp/fuzzmount745B5940/top.v:42: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/636B402B.v:127$89_Y [0] between cell $shr$/tmp/fuzzmount745B5940/636B402B.v:127$89.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/636B402B.v:128$90_Y [0] between cell $shr$/tmp/fuzzmount745B5940/636B402B.v:128$90.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/636B402B.v:120$82_Y [0] between cell $shr$/tmp/fuzzmount745B5940/636B402B.v:120$82.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/636B402B.v:119$81_Y [0] between cell $shr$/tmp/fuzzmount745B5940/636B402B.v:119$81.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/636B402B.v:130$92_Y [0] between cell $shr$/tmp/fuzzmount745B5940/636B402B.v:130$92.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire presynth.\\wire68_99 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire presynth.\\wire67_94 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire presynth.\\wire66_93 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire presynth.\\wire14_44 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:51:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] base: finished (returncode=0)\nSBY 23:51:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire presynth.\\wire68_99 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire presynth.\\wire67_94 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire presynth.\\wire66_93 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire presynth.\\wire14_44 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] aig: finished (returncode=0)\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: Warning: The network has no constraints.\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: finished (returncode=0)\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] engine_0: Status returned by engine: FAIL\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04'.\nSBY 23:51:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz6l3bm04] DONE (FAIL, rc=2)\n", :err ""}}}