#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Jan 13 15:23:25 2017
# Process ID: 12316
# Log file: C:/Users/noraw/Documents/VHDL/tulza/planAhead_run_2/planAhead.log
# Journal file: C:/Users/noraw/Documents/VHDL/tulza/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/noraw/Documents/VHDL/tulza/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P68 [get_ports {dsw[2]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {dsw[1]}]
endgroup
startgroup
set_property package_pin P60 [get_ports {dsw[0]}]
endgroup
set_property package_pin "" [get_ports [list  dout]]
startgroup
set_property package_pin P131 [get_ports dout]
endgroup
startgroup
set_property package_pin P46 [get_ports reset]
endgroup
startgroup
set_property package_pin P127 [get_ports SysClk]
endgroup
save_constraints
