

================================================================
== Vitis HLS Report for 'operator_rs_assign_256u_uint_256u_void'
================================================================
* Date:           Mon Aug 23 09:42:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.505 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2  |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 6 3 
3 --> 3 6 4 
4 --> 5 
5 --> 6 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read37 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 7 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 8 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 9 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_11 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 10 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %x"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s = trunc i64 %p_read_11"   --->   Operation 12 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 15 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 %i_54, void %.split2, i3 0, void %memset.loop2"   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%k = phi i1 %k_13, void %.split2, i1 0, void %memset.loop2"   --->   Operation 17 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%i_54 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 18 'add' 'i_54' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 19 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split2, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i" [./intx/int128.hpp:211]   --->   Operation 21 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 22 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_11, i64 %p_read15, i64 %p_read26, i64 %p_read37, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 23 'mux' 'tmp' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 24 'mux' 'tmp_s' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:213]   --->   Operation 25 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:214]   --->   Operation 26 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 27 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 28 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.14ns)   --->   "%k_13 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 29 'or' 'k_13' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.50ns)   --->   "%br_ln294 = br i1 %k, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit, void %branch0.preheader" [./intx/intx.hpp:294]   --->   Operation 31 'br' 'br_ln294' <Predicate = (icmp_ln211)> <Delay = 0.50>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0 = alloca i32 1"   --->   Operation 32 'alloca' 'r_word_num_bits_0_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0 = alloca i32 1"   --->   Operation 33 'alloca' 'r_word_num_bits_1_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0 = alloca i32 1"   --->   Operation 34 'alloca' 'r_word_num_bits_2_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0 = alloca i32 1"   --->   Operation 35 'alloca' 'r_word_num_bits_3_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%br_ln0 = br void %branch0"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln211 & k)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %branch0, i2 0, void %branch0.preheader" [./intx/intx.hpp:29]   --->   Operation 37 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 38 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0"   --->   Operation 39 'load' 'r_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0"   --->   Operation 40 'load' 'r_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0"   --->   Operation 41 'load' 'r_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_load = load i64 %r_word_num_bits_3_0"   --->   Operation 42 'load' 'r_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.54ns)   --->   "%r_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 43 'mux' 'r_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.54ns)   --->   "%r_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_1_0_load, i64 0, i64 %r_word_num_bits_1_0_load, i64 %r_word_num_bits_1_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 44 'mux' 'r_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.54ns)   --->   "%r_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_2_0_load, i64 %r_word_num_bits_2_0_load, i64 0, i64 %r_word_num_bits_2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 45 'mux' 'r_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.54ns)   --->   "%r_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 46 'mux' 'r_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 47 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_151 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 48 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 51 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 53 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i6 %s" [./intx/intx.hpp:267]   --->   Operation 54 'zext' 'zext_ln267' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_read_11, i32 6, i32 7" [./intx/intx.hpp:268]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_read_11, i32 6, i32 63" [./intx/intx.hpp:268]   --->   Operation 56 'partselect' 'trunc_ln268_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i58 %trunc_ln268_2" [./intx/intx.hpp:268]   --->   Operation 57 'zext' 'zext_ln268' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.33ns)   --->   "%sub_i_i = sub i59 4, i59 %zext_ln268" [./intx/intx.hpp:268]   --->   Operation 58 'sub' 'sub_i_i' <Predicate = (icmp_ln29)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sub_i_i_cast = sext i59 %sub_i_i" [./intx/intx.hpp:268]   --->   Operation 59 'sext' 'sub_i_i_cast' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.14ns)   --->   "%empty_152 = xor i6 %s, i6 63"   --->   Operation 60 'xor' 'empty_152' <Predicate = (icmp_ln29)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i6 %empty_152" [./intx/intx.hpp:272]   --->   Operation 61 'zext' 'zext_ln272' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.13ns)   --->   "%icmp_ln272 = icmp_eq  i58 %trunc_ln268_2, i58 4" [./intx/intx.hpp:272]   --->   Operation 62 'icmp' 'icmp_ln272' <Predicate = (icmp_ln29)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.50ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.lr.ph.i.i.preheader, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit" [./intx/intx.hpp:272]   --->   Operation 63 'br' 'br_ln272' <Predicate = (icmp_ln29)> <Delay = 0.50>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2 = alloca i32 1"   --->   Operation 64 'alloca' 'r_word_num_bits_0_2' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2 = alloca i32 1"   --->   Operation 65 'alloca' 'r_word_num_bits_1_2' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2 = alloca i32 1"   --->   Operation 66 'alloca' 'r_word_num_bits_2_2' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2 = alloca i32 1"   --->   Operation 67 'alloca' 'r_word_num_bits_3_2' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln50_17 = trunc i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 68 'trunc' 'trunc_ln50_17' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_2" [./intx/intx.hpp:29]   --->   Operation 69 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.46>
ST_3 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 70 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.46>
ST_3 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 71 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.46>
ST_3 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 72 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.46>
ST_3 : Operation 73 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln29 & !icmp_ln272)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%i_55 = phi i64 %i_56, void %.split34, i64 0, void %.lr.ph.i.i.preheader"   --->   Operation 74 'phi' 'i_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.36ns)   --->   "%i_56 = add i64 %i_55, i64 1" [./intx/intx.hpp:272]   --->   Operation 75 'add' 'i_56' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%icmp_ln272_1 = icmp_eq  i64 %i_55, i64 %sub_i_i_cast" [./intx/intx.hpp:272]   --->   Operation 76 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272_1, void %.split, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:272]   --->   Operation 77 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_153 = trunc i64 %i_55" [./intx/intx.hpp:272]   --->   Operation 78 'trunc' 'empty_153' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.12ns)   --->   "%sub_ln274 = sub i16 3, i16 %empty_153" [./intx/intx.hpp:274]   --->   Operation 79 'sub' 'sub_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln0 = trunc i16 %sub_ln274" [./intx/intx.hpp:0]   --->   Operation 80 'trunc' 'trunc_ln0' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %sub_ln274, i3 0" [./intx/intx.hpp:50]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %shl_ln, i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (!icmp_ln272_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln274_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:274]   --->   Operation 83 'partselect' 'lshr_ln274_4' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i14 %lshr_ln274_4" [./intx/intx.hpp:274]   --->   Operation 84 'zext' 'zext_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln274" [./intx/intx.hpp:274]   --->   Operation 85 'getelementptr' 'state_addr' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:274]   --->   Operation 86 'load' 'state_load' <Predicate = (!icmp_ln272_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 87 [1/1] (0.62ns)   --->   "%sub_ln48 = sub i2 %trunc_ln0, i2 %trunc_ln" [./intx/intx.hpp:48]   --->   Operation 87 'sub' 'sub_ln48' <Predicate = (!icmp_ln272_1)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.72ns)   --->   "%switch_ln274 = switch i2 %sub_ln48, void %branch7, i2 0, void %.split..split34_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:274]   --->   Operation 88 'switch' 'switch_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 0.72>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%carry = phi i64 %carry_3, void %.split34, i64 0, void %.lr.ph.i.i.preheader"   --->   Operation 89 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2"   --->   Operation 90 'load' 'r_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2"   --->   Operation 91 'load' 'r_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2"   --->   Operation 92 'load' 'r_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_load = load i64 %r_word_num_bits_3_2"   --->   Operation 93 'load' 'r_word_num_bits_3_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 94 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln0, i3 0" [./intx/intx.hpp:50]   --->   Operation 95 'bitconcatenate' 'trunc_ln50_6' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:274]   --->   Operation 96 'load' 'state_load' <Predicate = (!icmp_ln272_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 97 [1/1] (0.82ns)   --->   "%add_ln274 = add i5 %trunc_ln50_6, i5 %trunc_ln50_17" [./intx/intx.hpp:274]   --->   Operation 97 'add' 'add_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln274, i3 0" [./intx/intx.hpp:274]   --->   Operation 98 'bitconcatenate' 'shl_ln18' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i8 %shl_ln18" [./intx/intx.hpp:274]   --->   Operation 99 'zext' 'zext_ln274_1' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.44ns)   --->   "%lshr_ln274 = lshr i256 %state_load, i256 %zext_ln274_1" [./intx/intx.hpp:274]   --->   Operation 100 'lshr' 'lshr_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i256 %lshr_ln274" [./intx/intx.hpp:274]   --->   Operation 101 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln274)   --->   "%lshr_ln274_2 = lshr i64 %trunc_ln274, i64 %zext_ln267" [./intx/intx.hpp:274]   --->   Operation 102 'lshr' 'lshr_ln274_2' <Predicate = (!icmp_ln272_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln274 = or i64 %lshr_ln274_2, i64 %carry" [./intx/intx.hpp:274]   --->   Operation 103 'or' 'or_ln274' <Predicate = (!icmp_ln272_1)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:274]   --->   Operation 104 'store' 'store_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split34" [./intx/intx.hpp:274]   --->   Operation 105 'br' 'br_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:274]   --->   Operation 106 'store' 'store_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split34" [./intx/intx.hpp:274]   --->   Operation 107 'br' 'br_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:274]   --->   Operation 108 'store' 'store_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split34" [./intx/intx.hpp:274]   --->   Operation 109 'br' 'br_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 0)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_3_2" [./intx/intx.hpp:274]   --->   Operation 110 'store' 'store_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 3)> <Delay = 0.46>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split34" [./intx/intx.hpp:274]   --->   Operation 111 'br' 'br_ln274' <Predicate = (!icmp_ln272_1 & sub_ln48 == 3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.30ns)   --->   "%shl_ln275 = shl i64 %trunc_ln274, i64 %zext_ln272" [./intx/intx.hpp:275]   --->   Operation 112 'shl' 'shl_ln275' <Predicate = (!icmp_ln272_1)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%carry_3 = shl i64 %shl_ln275, i64 1" [./intx/intx.hpp:275]   --->   Operation 113 'shl' 'carry_3' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 115 [1/1] (0.50ns)   --->   "%br_ln0 = br void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (k & !icmp_ln272)> <Delay = 0.50>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%r_word_num_bits_3_4 = phi i64 %r_word_num_bits_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_3_2_load, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 116 'phi' 'r_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%r_word_num_bits_2_4 = phi i64 %r_word_num_bits_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_2_2_load, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 117 'phi' 'r_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%r_word_num_bits_1_4 = phi i64 %r_word_num_bits_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_1_2_load, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 118 'phi' 'r_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%r_word_num_bits_0_4 = phi i64 %r_word_num_bits_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_0_2_load, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 119 'phi' 'r_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%or_ln892_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %r_word_num_bits_3_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_0_4" [./intx/intx.hpp:892]   --->   Operation 120 'bitconcatenate' 'or_ln892_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%zext_ln892 = zext i256 %or_ln892_2" [./intx/intx.hpp:892]   --->   Operation 121 'zext' 'zext_ln892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln892 = trunc i19 %x_read" [./intx/intx.hpp:892]   --->   Operation 122 'trunc' 'trunc_ln892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln892_1 = zext i5 %trunc_ln892" [./intx/intx.hpp:892]   --->   Operation 123 'zext' 'zext_ln892_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.29ns)   --->   "%shl_ln892 = shl i63 4294967295, i63 %zext_ln892_1" [./intx/intx.hpp:892]   --->   Operation 124 'shl' 'shl_ln892' <Predicate = true> <Delay = 1.29> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%shl_ln892_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln892, i3 0" [./intx/intx.hpp:892]   --->   Operation 125 'bitconcatenate' 'shl_ln892_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node shl_ln892_2)   --->   "%zext_ln892_2 = zext i8 %shl_ln892_1" [./intx/intx.hpp:892]   --->   Operation 126 'zext' 'zext_ln892_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln892_2 = shl i504 %zext_ln892, i504 %zext_ln892_2" [./intx/intx.hpp:892]   --->   Operation 127 'shl' 'shl_ln892_2' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.72ns)   --->   "%icmp_ln892 = icmp_eq  i5 %trunc_ln892, i5 0" [./intx/intx.hpp:892]   --->   Operation 128 'icmp' 'icmp_ln892' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln892_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x_read, i32 5, i32 18" [./intx/intx.hpp:892]   --->   Operation 129 'partselect' 'trunc_ln892_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln892_3 = zext i14 %trunc_ln892_3" [./intx/intx.hpp:892]   --->   Operation 130 'zext' 'zext_ln892_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln892_1 = trunc i63 %shl_ln892" [./intx/intx.hpp:892]   --->   Operation 131 'trunc' 'trunc_ln892_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln892_2 = trunc i504 %shl_ln892_2" [./intx/intx.hpp:892]   --->   Operation 132 'trunc' 'trunc_ln892_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i256 %state, i64 0, i64 %zext_ln892_3" [./intx/intx.hpp:892]   --->   Operation 133 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln892 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_16, i256 %trunc_ln892_2, i32 %trunc_ln892_1" [./intx/intx.hpp:892]   --->   Operation 134 'store' 'store_ln892' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %shl_ln892, i32 32, i32 62" [./intx/intx.hpp:892]   --->   Operation 135 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln892_4 = zext i31 %tmp_19" [./intx/intx.hpp:892]   --->   Operation 136 'zext' 'zext_ln892_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i248 @_ssdm_op_PartSelect.i248.i504.i32.i32, i504 %shl_ln892_2, i32 256, i32 503" [./intx/intx.hpp:892]   --->   Operation 137 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln892_6 = zext i248 %tmp_20" [./intx/intx.hpp:892]   --->   Operation 138 'zext' 'zext_ln892_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.05ns)   --->   "%add_ln892 = add i14 %trunc_ln892_3, i14 1" [./intx/intx.hpp:892]   --->   Operation 139 'add' 'add_ln892' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln892_5 = zext i14 %add_ln892" [./intx/intx.hpp:892]   --->   Operation 140 'zext' 'zext_ln892_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr i256 %state, i64 0, i64 %zext_ln892_5" [./intx/intx.hpp:892]   --->   Operation 141 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln892 = br i1 %icmp_ln892, void, void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge" [./intx/intx.hpp:892]   --->   Operation 142 'br' 'br_ln892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln892 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_17, i256 %zext_ln892_6, i32 %zext_ln892_4" [./intx/intx.hpp:892]   --->   Operation 143 'store' 'store_ln892' <Predicate = (!icmp_ln892)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln892 = br void %_ZN4intxrsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge" [./intx/intx.hpp:892]   --->   Operation 144 'br' 'br_ln892' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read37                   (read                  ) [ 0010000]
p_read26                   (read                  ) [ 0010000]
p_read15                   (read                  ) [ 0010000]
p_read_11                  (read                  ) [ 0011000]
x_read                     (read                  ) [ 0011111]
s                          (trunc                 ) [ 0011000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
br_ln211                   (br                    ) [ 0110000]
i                          (phi                   ) [ 0010000]
k                          (phi                   ) [ 0011111]
i_54                       (add                   ) [ 0110000]
icmp_ln211                 (icmp                  ) [ 0010000]
empty                      (speclooptripcount     ) [ 0000000]
br_ln211                   (br                    ) [ 0000000]
trunc_ln50                 (trunc                 ) [ 0000000]
tmp                        (mux                   ) [ 0000000]
tmp_s                      (mux                   ) [ 0000000]
sub_ln213                  (sub                   ) [ 0000000]
k1                         (icmp                  ) [ 0000000]
zext_ln215                 (zext                  ) [ 0000000]
k2                         (icmp                  ) [ 0000000]
k_13                       (or                    ) [ 0110000]
br_ln0                     (br                    ) [ 0110000]
br_ln294                   (br                    ) [ 0011111]
r_word_num_bits_0_0        (alloca                ) [ 0001000]
r_word_num_bits_1_0        (alloca                ) [ 0001000]
r_word_num_bits_2_0        (alloca                ) [ 0001000]
r_word_num_bits_3_0        (alloca                ) [ 0001000]
br_ln0                     (br                    ) [ 0011000]
phi_ln29                   (phi                   ) [ 0001000]
add_ln29                   (add                   ) [ 0011000]
r_word_num_bits_0_0_load   (load                  ) [ 0000000]
r_word_num_bits_1_0_load   (load                  ) [ 0000000]
r_word_num_bits_2_0_load   (load                  ) [ 0000000]
r_word_num_bits_3_0_load   (load                  ) [ 0000000]
r_word_num_bits_0_1        (mux                   ) [ 0011111]
r_word_num_bits_1_1        (mux                   ) [ 0011111]
r_word_num_bits_2_1        (mux                   ) [ 0011111]
r_word_num_bits_3_1        (mux                   ) [ 0011111]
icmp_ln29                  (icmp                  ) [ 0001110]
empty_151                  (speclooptripcount     ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
br_ln29                    (br                    ) [ 0011000]
zext_ln267                 (zext                  ) [ 0000110]
trunc_ln                   (partselect            ) [ 0000110]
trunc_ln268_2              (partselect            ) [ 0000000]
zext_ln268                 (zext                  ) [ 0000000]
sub_i_i                    (sub                   ) [ 0000000]
sub_i_i_cast               (sext                  ) [ 0000110]
empty_152                  (xor                   ) [ 0000000]
zext_ln272                 (zext                  ) [ 0000110]
icmp_ln272                 (icmp                  ) [ 0001111]
br_ln272                   (br                    ) [ 0011111]
r_word_num_bits_0_2        (alloca                ) [ 0001110]
r_word_num_bits_1_2        (alloca                ) [ 0001110]
r_word_num_bits_2_2        (alloca                ) [ 0001110]
r_word_num_bits_3_2        (alloca                ) [ 0001110]
trunc_ln50_17              (trunc                 ) [ 0000110]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
br_ln0                     (br                    ) [ 0001110]
i_55                       (phi                   ) [ 0000100]
i_56                       (add                   ) [ 0001110]
icmp_ln272_1               (icmp                  ) [ 0000110]
br_ln272                   (br                    ) [ 0000000]
empty_153                  (trunc                 ) [ 0000000]
sub_ln274                  (sub                   ) [ 0000000]
trunc_ln0                  (trunc                 ) [ 0000110]
shl_ln                     (bitconcatenate        ) [ 0000000]
add_ln50                   (add                   ) [ 0000000]
lshr_ln274_4               (partselect            ) [ 0000000]
zext_ln274                 (zext                  ) [ 0000000]
state_addr                 (getelementptr         ) [ 0000110]
sub_ln48                   (sub                   ) [ 0000110]
switch_ln274               (switch                ) [ 0000000]
carry                      (phi                   ) [ 0000110]
r_word_num_bits_0_2_load   (load                  ) [ 0011001]
r_word_num_bits_1_2_load   (load                  ) [ 0011001]
r_word_num_bits_2_2_load   (load                  ) [ 0011001]
r_word_num_bits_3_2_load   (load                  ) [ 0011001]
specpipeline_ln0           (specpipeline          ) [ 0000000]
trunc_ln50_6               (bitconcatenate        ) [ 0000000]
state_load                 (load                  ) [ 0000000]
add_ln274                  (add                   ) [ 0000000]
shl_ln18                   (bitconcatenate        ) [ 0000000]
zext_ln274_1               (zext                  ) [ 0000000]
lshr_ln274                 (lshr                  ) [ 0000000]
trunc_ln274                (trunc                 ) [ 0000000]
lshr_ln274_2               (lshr                  ) [ 0000000]
or_ln274                   (or                    ) [ 0000000]
store_ln274                (store                 ) [ 0000000]
br_ln274                   (br                    ) [ 0000000]
store_ln274                (store                 ) [ 0000000]
br_ln274                   (br                    ) [ 0000000]
store_ln274                (store                 ) [ 0000000]
br_ln274                   (br                    ) [ 0000000]
store_ln274                (store                 ) [ 0000000]
br_ln274                   (br                    ) [ 0000000]
shl_ln275                  (shl                   ) [ 0000000]
carry_3                    (shl                   ) [ 0001110]
br_ln0                     (br                    ) [ 0001110]
br_ln0                     (br                    ) [ 0000000]
r_word_num_bits_3_4        (phi                   ) [ 0000001]
r_word_num_bits_2_4        (phi                   ) [ 0000001]
r_word_num_bits_1_4        (phi                   ) [ 0000001]
r_word_num_bits_0_4        (phi                   ) [ 0000001]
or_ln892_2                 (bitconcatenate        ) [ 0000000]
zext_ln892                 (zext                  ) [ 0000000]
trunc_ln892                (trunc                 ) [ 0000000]
zext_ln892_1               (zext                  ) [ 0000000]
shl_ln892                  (shl                   ) [ 0000000]
shl_ln892_1                (bitconcatenate        ) [ 0000000]
zext_ln892_2               (zext                  ) [ 0000000]
shl_ln892_2                (shl                   ) [ 0000000]
icmp_ln892                 (icmp                  ) [ 0000001]
trunc_ln892_3              (partselect            ) [ 0000000]
zext_ln892_3               (zext                  ) [ 0000000]
trunc_ln892_1              (trunc                 ) [ 0000000]
trunc_ln892_2              (trunc                 ) [ 0000000]
state_addr_16              (getelementptr         ) [ 0000000]
store_ln892                (store                 ) [ 0000000]
tmp_19                     (partselect            ) [ 0000000]
zext_ln892_4               (zext                  ) [ 0000000]
tmp_20                     (partselect            ) [ 0000000]
zext_ln892_6               (zext                  ) [ 0000000]
add_ln892                  (add                   ) [ 0000000]
zext_ln892_5               (zext                  ) [ 0000000]
state_addr_17              (getelementptr         ) [ 0000000]
br_ln892                   (br                    ) [ 0000000]
store_ln892                (store                 ) [ 0000000]
br_ln892                   (br                    ) [ 0000000]
ret_ln0                    (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i248.i504.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="r_word_num_bits_0_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_0_0/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_word_num_bits_1_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_1_0/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="r_word_num_bits_2_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_2_0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_word_num_bits_3_0_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_3_0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_word_num_bits_0_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_0_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_word_num_bits_1_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_1_2/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_word_num_bits_2_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_2_2/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_word_num_bits_3_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_3_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read37_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read26_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read15_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_11_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="19" slack="0"/>
<pin id="173" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="state_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="256" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="256" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="197" dir="0" index="5" bw="256" slack="0"/>
<pin id="198" dir="0" index="6" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="256" slack="0"/>
<pin id="199" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/4 store_ln892/6 store_ln892/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="state_addr_16_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="256" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="14" slack="0"/>
<pin id="193" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="state_addr_17_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="256" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/6 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="k_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="phi_ln29_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="phi_ln29_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_55_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_55 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_55_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_55/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="carry_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2"/>
<pin id="254" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="carry_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="2"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="r_word_num_bits_3_4_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="4"/>
<pin id="265" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_4 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_word_num_bits_3_4_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="3"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="4"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="4" bw="64" slack="1"/>
<pin id="273" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_3_4/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="r_word_num_bits_2_4_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="4"/>
<pin id="278" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_4 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_word_num_bits_2_4_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="3"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="4"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="64" slack="1"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_2_4/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="r_word_num_bits_1_4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="4"/>
<pin id="291" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_4 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_word_num_bits_1_4_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="3"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="4"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="4" bw="64" slack="1"/>
<pin id="299" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_1_4/6 "/>
</bind>
</comp>

<comp id="302" class="1005" name="r_word_num_bits_0_4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="4"/>
<pin id="304" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_4 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_word_num_bits_0_4_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="3"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="4"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="4" bw="64" slack="1"/>
<pin id="312" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_0_4/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_54_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_54/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln211_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln50_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="0" index="2" bw="64" slack="1"/>
<pin id="339" dir="0" index="3" bw="64" slack="1"/>
<pin id="340" dir="0" index="4" bw="64" slack="1"/>
<pin id="341" dir="0" index="5" bw="2" slack="0"/>
<pin id="342" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="1" slack="0"/>
<pin id="350" dir="0" index="4" bw="1" slack="0"/>
<pin id="351" dir="0" index="5" bw="2" slack="0"/>
<pin id="352" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln213_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="k1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln215_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="k2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_13_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_13/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln29_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_word_num_bits_0_0_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_0_0_load/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="r_word_num_bits_1_0_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_1_0_load/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_word_num_bits_2_0_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_2_0_load/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_word_num_bits_3_0_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_3_0_load/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_word_num_bits_0_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="64" slack="0"/>
<pin id="409" dir="0" index="3" bw="64" slack="0"/>
<pin id="410" dir="0" index="4" bw="64" slack="0"/>
<pin id="411" dir="0" index="5" bw="2" slack="0"/>
<pin id="412" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_0_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="r_word_num_bits_1_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="0" index="3" bw="64" slack="0"/>
<pin id="424" dir="0" index="4" bw="64" slack="0"/>
<pin id="425" dir="0" index="5" bw="2" slack="0"/>
<pin id="426" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_1_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_word_num_bits_2_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="64" slack="0"/>
<pin id="437" dir="0" index="3" bw="1" slack="0"/>
<pin id="438" dir="0" index="4" bw="64" slack="0"/>
<pin id="439" dir="0" index="5" bw="2" slack="0"/>
<pin id="440" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_2_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="r_word_num_bits_3_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="0" index="2" bw="64" slack="0"/>
<pin id="451" dir="0" index="3" bw="64" slack="0"/>
<pin id="452" dir="0" index="4" bw="1" slack="0"/>
<pin id="453" dir="0" index="5" bw="2" slack="0"/>
<pin id="454" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_3_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln29_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln29_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="0"/>
<pin id="469" dir="0" index="1" bw="64" slack="1"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln29_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="1"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln29_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln29_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln267_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="2"/>
<pin id="489" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="2"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="0" index="3" bw="4" slack="0"/>
<pin id="495" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln268_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="58" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="2"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="0" index="3" bw="7" slack="0"/>
<pin id="504" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln268_2/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln268_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="58" slack="0"/>
<pin id="510" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln268/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="58" slack="0"/>
<pin id="515" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_i_i_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="59" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_i_i_cast/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_152_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="2"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_152/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln272_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln272_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="58" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln50_17_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="19" slack="2"/>
<pin id="539" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_17/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln29_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln29_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln29_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln29_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_56_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_56/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln272_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="59" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="empty_153_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_153/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln274_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln274/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln0_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln0/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="shl_ln_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="19" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln50_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="0"/>
<pin id="595" dir="0" index="1" bw="19" slack="3"/>
<pin id="596" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lshr_ln274_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="19" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln274_4/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln274_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sub_ln48_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="1"/>
<pin id="616" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="r_word_num_bits_0_2_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="2"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_0_2_load/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="r_word_num_bits_1_2_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="2"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_1_2_load/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_word_num_bits_2_2_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="2"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_2_2_load/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="r_word_num_bits_3_2_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="2"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_3_2_load/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln50_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln50_6/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln274_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="2"/>
<pin id="640" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="shl_ln18_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln18/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln274_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_1/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="lshr_ln274_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="256" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln274/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln274_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="256" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="lshr_ln274_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="2"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln274_2/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln274_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln274_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="2"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln274_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="2"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln274_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="64" slack="2"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln274_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="2"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="shl_ln275_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="2"/>
<pin id="698" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln275/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="carry_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="carry_3/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="or_ln892_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="256" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="0" index="2" bw="64" slack="0"/>
<pin id="710" dir="0" index="3" bw="64" slack="0"/>
<pin id="711" dir="0" index="4" bw="64" slack="0"/>
<pin id="712" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln892_2/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln892_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="256" slack="0"/>
<pin id="720" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln892_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="19" slack="5"/>
<pin id="724" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln892/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln892_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_1/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="shl_ln892_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="33" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln892/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="shl_ln892_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln892_1/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln892_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_2/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="shl_ln892_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="256" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln892_2/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln892_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln892/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln892_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="0" index="1" bw="19" slack="5"/>
<pin id="762" dir="0" index="2" bw="4" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln892_3/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln892_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_3/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln892_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="63" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln892_1/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln892_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="504" slack="0"/>
<pin id="780" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln892_2/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_19_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="0"/>
<pin id="785" dir="0" index="1" bw="63" slack="0"/>
<pin id="786" dir="0" index="2" bw="7" slack="0"/>
<pin id="787" dir="0" index="3" bw="7" slack="0"/>
<pin id="788" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln892_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="31" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_4/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_20_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="248" slack="0"/>
<pin id="800" dir="0" index="1" bw="504" slack="0"/>
<pin id="801" dir="0" index="2" bw="10" slack="0"/>
<pin id="802" dir="0" index="3" bw="10" slack="0"/>
<pin id="803" dir="1" index="4" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln892_6_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="248" slack="0"/>
<pin id="810" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_6/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln892_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln892/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln892_5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln892_5/6 "/>
</bind>
</comp>

<comp id="824" class="1005" name="p_read37_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="829" class="1005" name="p_read26_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_read15_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="1"/>
<pin id="836" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="839" class="1005" name="p_read_11_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="846" class="1005" name="x_read_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="19" slack="2"/>
<pin id="848" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="854" class="1005" name="s_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="2"/>
<pin id="856" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="860" class="1005" name="i_54_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="0"/>
<pin id="862" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_54 "/>
</bind>
</comp>

<comp id="868" class="1005" name="k_13_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_13 "/>
</bind>
</comp>

<comp id="873" class="1005" name="r_word_num_bits_0_0_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="879" class="1005" name="r_word_num_bits_1_0_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="885" class="1005" name="r_word_num_bits_2_0_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="891" class="1005" name="r_word_num_bits_3_0_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln29_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="0"/>
<pin id="899" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="902" class="1005" name="r_word_num_bits_0_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="3"/>
<pin id="904" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="r_word_num_bits_1_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="3"/>
<pin id="909" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="r_word_num_bits_2_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="3"/>
<pin id="914" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="r_word_num_bits_3_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="3"/>
<pin id="919" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln29_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="926" class="1005" name="zext_ln267_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="2"/>
<pin id="928" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln267 "/>
</bind>
</comp>

<comp id="931" class="1005" name="trunc_ln_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="1"/>
<pin id="933" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="936" class="1005" name="sub_i_i_cast_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="1"/>
<pin id="938" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_cast "/>
</bind>
</comp>

<comp id="941" class="1005" name="zext_ln272_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="2"/>
<pin id="943" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln272 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln272_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="950" class="1005" name="r_word_num_bits_0_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="r_word_num_bits_1_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="0"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="r_word_num_bits_2_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_2 "/>
</bind>
</comp>

<comp id="971" class="1005" name="r_word_num_bits_3_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="0"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln50_17_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="2"/>
<pin id="980" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln50_17 "/>
</bind>
</comp>

<comp id="983" class="1005" name="i_56_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_56 "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln272_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln272_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="trunc_ln0_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="1"/>
<pin id="994" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln0 "/>
</bind>
</comp>

<comp id="997" class="1005" name="state_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="1"/>
<pin id="999" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="sub_ln48_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="2" slack="1"/>
<pin id="1004" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="sub_ln48 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="r_word_num_bits_0_2_load_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_2_load "/>
</bind>
</comp>

<comp id="1011" class="1005" name="r_word_num_bits_1_2_load_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="1"/>
<pin id="1013" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_2_load "/>
</bind>
</comp>

<comp id="1016" class="1005" name="r_word_num_bits_2_2_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_2_load "/>
</bind>
</comp>

<comp id="1021" class="1005" name="r_word_num_bits_3_2_load_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="1"/>
<pin id="1023" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_2_load "/>
</bind>
</comp>

<comp id="1026" class="1005" name="carry_3_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="0"/>
<pin id="1028" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="carry_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="164" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="211" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="211" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="211" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="331" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="345" pin=4"/></net>

<net id="358"><net_src comp="331" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="363"><net_src comp="335" pin="6"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="345" pin="6"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="335" pin="6"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="345" pin="6"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="222" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="359" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="365" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="234" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="393" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="393" pin="1"/><net_sink comp="405" pin=3"/></net>

<net id="417"><net_src comp="393" pin="1"/><net_sink comp="405" pin=4"/></net>

<net id="418"><net_src comp="234" pin="4"/><net_sink comp="405" pin=5"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="396" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="396" pin="1"/><net_sink comp="419" pin=3"/></net>

<net id="431"><net_src comp="396" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="432"><net_src comp="234" pin="4"/><net_sink comp="419" pin=5"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="399" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="399" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="445"><net_src comp="399" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="446"><net_src comp="234" pin="4"/><net_sink comp="433" pin=5"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="402" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="402" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="402" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="447" pin=4"/></net>

<net id="460"><net_src comp="234" pin="4"/><net_sink comp="447" pin=5"/></net>

<net id="465"><net_src comp="234" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="447" pin="6"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="433" pin="6"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="419" pin="6"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="405" pin="6"/><net_sink comp="482" pin=0"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="56" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="511"><net_src comp="499" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="499" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="544"><net_src comp="447" pin="6"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="433" pin="6"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="419" pin="6"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="405" pin="6"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="245" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="245" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="245" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="575" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="28" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="78" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="617"><net_src comp="581" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="28" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="28" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="183" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="256" pin="4"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="669" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="669" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="669" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="660" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="713"><net_src comp="92" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="267" pin="6"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="280" pin="6"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="293" pin="6"/><net_sink comp="706" pin=3"/></net>

<net id="717"><net_src comp="306" pin="6"/><net_sink comp="706" pin=4"/></net>

<net id="721"><net_src comp="706" pin="5"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="94" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="90" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="722" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="28" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="718" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="722" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="96" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="76" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="78" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="767"><net_src comp="80" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="771"><net_src comp="759" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="776"><net_src comp="729" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="781"><net_src comp="747" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="183" pin=5"/></net>

<net id="789"><net_src comp="100" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="729" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="102" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="104" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="796"><net_src comp="783" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="804"><net_src comp="106" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="747" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="108" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="110" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="811"><net_src comp="798" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="817"><net_src comp="759" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="112" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="827"><net_src comp="146" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="832"><net_src comp="152" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="837"><net_src comp="158" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="842"><net_src comp="164" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="849"><net_src comp="170" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="857"><net_src comp="315" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="863"><net_src comp="319" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="871"><net_src comp="381" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="876"><net_src comp="114" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="882"><net_src comp="118" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="888"><net_src comp="122" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="894"><net_src comp="126" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="900"><net_src comp="387" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="905"><net_src comp="405" pin="6"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="910"><net_src comp="419" pin="6"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="915"><net_src comp="433" pin="6"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="920"><net_src comp="447" pin="6"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="925"><net_src comp="461" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="487" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="934"><net_src comp="490" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="939"><net_src comp="518" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="944"><net_src comp="527" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="949"><net_src comp="531" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="130" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="960"><net_src comp="134" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="967"><net_src comp="138" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="974"><net_src comp="142" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="981"><net_src comp="537" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="986"><net_src comp="560" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="991"><net_src comp="566" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="581" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1000"><net_src comp="176" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1005"><net_src comp="613" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="618" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="1014"><net_src comp="621" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="1019"><net_src comp="624" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="1024"><net_src comp="627" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="1029"><net_src comp="700" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {6 }
 - Input state : 
	Port: operator>>=<256u, uint<256u>, void> : state | {4 5 }
	Port: operator>>=<256u, uint<256u>, void> : x | {1 }
	Port: operator>>=<256u, uint<256u>, void> : p_read | {1 }
	Port: operator>>=<256u, uint<256u>, void> : p_read1 | {1 }
	Port: operator>>=<256u, uint<256u>, void> : p_read2 | {1 }
	Port: operator>>=<256u, uint<256u>, void> : p_read3 | {1 }
  - Chain level:
	State 1
	State 2
		i_54 : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp : 2
		tmp_s : 2
		sub_ln213 : 3
		k1 : 3
		zext_ln215 : 1
		k2 : 4
		k_13 : 5
		br_ln294 : 1
	State 3
		add_ln29 : 1
		r_word_num_bits_0_1 : 1
		r_word_num_bits_1_1 : 1
		r_word_num_bits_2_1 : 1
		r_word_num_bits_3_1 : 1
		icmp_ln29 : 1
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		br_ln29 : 2
		zext_ln268 : 1
		sub_i_i : 2
		sub_i_i_cast : 3
		icmp_ln272 : 1
		br_ln272 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
	State 4
		i_56 : 1
		icmp_ln272_1 : 1
		br_ln272 : 2
		empty_153 : 1
		sub_ln274 : 2
		trunc_ln0 : 3
		shl_ln : 3
		add_ln50 : 4
		lshr_ln274_4 : 5
		zext_ln274 : 6
		state_addr : 7
		state_load : 8
		sub_ln48 : 4
		switch_ln274 : 5
	State 5
		add_ln274 : 1
		shl_ln18 : 2
		zext_ln274_1 : 3
		lshr_ln274 : 4
		trunc_ln274 : 5
		lshr_ln274_2 : 6
		or_ln274 : 7
		store_ln274 : 7
		store_ln274 : 7
		store_ln274 : 7
		store_ln274 : 7
		shl_ln275 : 6
		carry_3 : 7
	State 6
		r_word_num_bits_3_4 : 1
		r_word_num_bits_2_4 : 1
		r_word_num_bits_1_4 : 1
		r_word_num_bits_0_4 : 1
		or_ln892_2 : 2
		zext_ln892 : 3
		zext_ln892_1 : 1
		shl_ln892 : 2
		shl_ln892_1 : 1
		zext_ln892_2 : 2
		shl_ln892_2 : 4
		icmp_ln892 : 1
		zext_ln892_3 : 1
		trunc_ln892_1 : 3
		trunc_ln892_2 : 5
		state_addr_16 : 2
		store_ln892 : 6
		tmp_19 : 3
		zext_ln892_4 : 4
		tmp_20 : 5
		zext_ln892_6 : 6
		add_ln892 : 1
		zext_ln892_5 : 2
		state_addr_17 : 3
		br_ln892 : 2
		store_ln892 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      shl_ln275_fu_695      |    0    |   182   |
|    shl   |       carry_3_fu_700       |    0    |    0    |
|          |      shl_ln892_fu_729      |    0    |   104   |
|          |     shl_ln892_2_fu_747     |    0    |   950   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln274_fu_654     |    0    |   950   |
|          |     lshr_ln274_2_fu_664    |    0    |   182   |
|----------|----------------------------|---------|---------|
|          |      sub_ln213_fu_359      |    0    |    71   |
|    sub   |       sub_i_i_fu_512       |    0    |    65   |
|          |      sub_ln274_fu_575      |    0    |    23   |
|          |       sub_ln48_fu_613      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |         i_54_fu_319        |    0    |    10   |
|          |       add_ln29_fu_387      |    0    |    9    |
|    add   |         i_56_fu_560        |    0    |    71   |
|          |       add_ln50_fu_593      |    0    |    26   |
|          |      add_ln274_fu_637      |    0    |    12   |
|          |      add_ln892_fu_813      |    0    |    21   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln211_fu_325     |    0    |    8    |
|          |          k1_fu_365         |    0    |    29   |
|          |          k2_fu_375         |    0    |    29   |
|   icmp   |      icmp_ln29_fu_461      |    0    |    8    |
|          |      icmp_ln272_fu_531     |    0    |    26   |
|          |     icmp_ln272_1_fu_566    |    0    |    29   |
|          |      icmp_ln892_fu_753     |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_335         |    0    |    20   |
|          |        tmp_s_fu_345        |    0    |    20   |
|    mux   | r_word_num_bits_0_1_fu_405 |    0    |    20   |
|          | r_word_num_bits_1_1_fu_419 |    0    |    20   |
|          | r_word_num_bits_2_1_fu_433 |    0    |    20   |
|          | r_word_num_bits_3_1_fu_447 |    0    |    20   |
|----------|----------------------------|---------|---------|
|    or    |         k_13_fu_381        |    0    |    2    |
|          |       or_ln274_fu_669      |    0    |    64   |
|----------|----------------------------|---------|---------|
|    xor   |      empty_152_fu_522      |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |    p_read37_read_fu_146    |    0    |    0    |
|          |    p_read26_read_fu_152    |    0    |    0    |
|   read   |    p_read15_read_fu_158    |    0    |    0    |
|          |    p_read_11_read_fu_164   |    0    |    0    |
|          |     x_read_read_fu_170     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          s_fu_315          |    0    |    0    |
|          |      trunc_ln50_fu_331     |    0    |    0    |
|          |    trunc_ln50_17_fu_537    |    0    |    0    |
|          |      empty_153_fu_571      |    0    |    0    |
|   trunc  |      trunc_ln0_fu_581      |    0    |    0    |
|          |     trunc_ln274_fu_660     |    0    |    0    |
|          |     trunc_ln892_fu_722     |    0    |    0    |
|          |    trunc_ln892_1_fu_773    |    0    |    0    |
|          |    trunc_ln892_2_fu_778    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln215_fu_371     |    0    |    0    |
|          |      zext_ln267_fu_487     |    0    |    0    |
|          |      zext_ln268_fu_508     |    0    |    0    |
|          |      zext_ln272_fu_527     |    0    |    0    |
|          |      zext_ln274_fu_608     |    0    |    0    |
|          |     zext_ln274_1_fu_650    |    0    |    0    |
|   zext   |      zext_ln892_fu_718     |    0    |    0    |
|          |     zext_ln892_1_fu_725    |    0    |    0    |
|          |     zext_ln892_2_fu_743    |    0    |    0    |
|          |     zext_ln892_3_fu_768    |    0    |    0    |
|          |     zext_ln892_4_fu_793    |    0    |    0    |
|          |     zext_ln892_6_fu_808    |    0    |    0    |
|          |     zext_ln892_5_fu_819    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_490      |    0    |    0    |
|          |    trunc_ln268_2_fu_499    |    0    |    0    |
|partselect|     lshr_ln274_4_fu_598    |    0    |    0    |
|          |    trunc_ln892_3_fu_759    |    0    |    0    |
|          |        tmp_19_fu_783       |    0    |    0    |
|          |        tmp_20_fu_798       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     sub_i_i_cast_fu_518    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_585       |    0    |    0    |
|          |     trunc_ln50_6_fu_630    |    0    |    0    |
|bitconcatenate|       shl_ln18_fu_642      |    0    |    0    |
|          |      or_ln892_2_fu_706     |    0    |    0    |
|          |     shl_ln892_1_fu_735     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   3015  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add_ln29_reg_897        |    2   |
|         carry_3_reg_1026        |   64   |
|          carry_reg_252          |   64   |
|           i_54_reg_860          |    3   |
|           i_55_reg_241          |   64   |
|           i_56_reg_983          |   64   |
|            i_reg_207            |    3   |
|       icmp_ln272_1_reg_988      |    1   |
|        icmp_ln272_reg_946       |    1   |
|        icmp_ln29_reg_922        |    1   |
|           k_13_reg_868          |    1   |
|            k_reg_218            |    1   |
|         p_read15_reg_834        |   64   |
|         p_read26_reg_829        |   64   |
|         p_read37_reg_824        |   64   |
|        p_read_11_reg_839        |   64   |
|         phi_ln29_reg_230        |    2   |
|   r_word_num_bits_0_0_reg_873   |   64   |
|   r_word_num_bits_0_1_reg_902   |   64   |
|r_word_num_bits_0_2_load_reg_1006|   64   |
|   r_word_num_bits_0_2_reg_950   |   64   |
|   r_word_num_bits_0_4_reg_302   |   64   |
|   r_word_num_bits_1_0_reg_879   |   64   |
|   r_word_num_bits_1_1_reg_907   |   64   |
|r_word_num_bits_1_2_load_reg_1011|   64   |
|   r_word_num_bits_1_2_reg_957   |   64   |
|   r_word_num_bits_1_4_reg_289   |   64   |
|   r_word_num_bits_2_0_reg_885   |   64   |
|   r_word_num_bits_2_1_reg_912   |   64   |
|r_word_num_bits_2_2_load_reg_1016|   64   |
|   r_word_num_bits_2_2_reg_964   |   64   |
|   r_word_num_bits_2_4_reg_276   |   64   |
|   r_word_num_bits_3_0_reg_891   |   64   |
|   r_word_num_bits_3_1_reg_917   |   64   |
|r_word_num_bits_3_2_load_reg_1021|   64   |
|   r_word_num_bits_3_2_reg_971   |   64   |
|   r_word_num_bits_3_4_reg_263   |   64   |
|            s_reg_854            |    6   |
|        state_addr_reg_997       |   14   |
|       sub_i_i_cast_reg_936      |   64   |
|        sub_ln48_reg_1002        |    2   |
|        trunc_ln0_reg_992        |    2   |
|      trunc_ln50_17_reg_978      |    5   |
|         trunc_ln_reg_931        |    2   |
|          x_read_reg_846         |   19   |
|        zext_ln267_reg_926       |   64   |
|        zext_ln272_reg_941       |   64   |
+---------------------------------+--------+
|              Total              |  2049  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |  14  |   28   ||    9    |
|     k_reg_218     |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3015  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  2049  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2049  |  3033  |
+-----------+--------+--------+--------+
