
Zadanie_Zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e104  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800e308  0800e308  0000f308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7dc  0800e7dc  00010370  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e7dc  0800e7dc  0000f7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e7e4  0800e7e4  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e7e4  0800e7e4  0000f7e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e7e8  0800e7e8  0000f7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  0800e7ec  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000230  0800ea1c  00010230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002d0  0800eabc  000102d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000950  20000370  0800eb5c  00010370  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000cc0  0800eb5c  00010cc0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00010370  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020347  00000000  00000000  0001039e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ee8  00000000  00000000  000306e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab0  00000000  00000000  000345d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014e9  00000000  00000000  00036080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c65c  00000000  00000000  00037569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020eda  00000000  00000000  00063bc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010bcbd  00000000  00000000  00084a9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0019075c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000084ac  00000000  00000000  001907a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000072  00000000  00000000  00198c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000370 	.word	0x20000370
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e2ec 	.word	0x0800e2ec

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000374 	.word	0x20000374
 800023c:	0800e2ec 	.word	0x0800e2ec

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <App_Init>:
volatile uint8_t data_received_flag = 0;
uint32_t last_button_time = 0;
static char lcd_buffer[17];
static char uart_tx_buffer[64];

void App_Init(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
    LCD_Init();
 8000a08:	f001 fac8 	bl	8001f9c <LCD_Init>
    LCD_SetCursor(0,0);
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f001 fb13 	bl	800203a <LCD_SetCursor>
    LCD_SendString("Start systemu...");
 8000a14:	4816      	ldr	r0, [pc, #88]	@ (8000a70 <App_Init+0x6c>)
 8000a16:	f001 fafb 	bl	8002010 <LCD_SendString>
    HAL_Delay(500);
 8000a1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a1e:	f002 fb1d 	bl	800305c <HAL_Delay>
    LCD_Clear();
 8000a22:	f001 fb24 	bl	800206e <LCD_Clear>
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000a26:	2201      	movs	r2, #1
 8000a28:	4912      	ldr	r1, [pc, #72]	@ (8000a74 <App_Init+0x70>)
 8000a2a:	4813      	ldr	r0, [pc, #76]	@ (8000a78 <App_Init+0x74>)
 8000a2c:	f007 fecf 	bl	80087ce <HAL_UART_Receive_IT>
    if (BMP2_Init(&bmp2dev[0]) == BMP2_INTF_RET_SUCCESS) {
 8000a30:	4812      	ldr	r0, [pc, #72]	@ (8000a7c <App_Init+0x78>)
 8000a32:	f001 f8e3 	bl	8001bfc <BMP2_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d107      	bne.n	8000a4c <App_Init+0x48>
        LCD_SetCursor(0,0);
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f001 fafb 	bl	800203a <LCD_SetCursor>
        LCD_SendString("Sensors OK");
 8000a44:	480e      	ldr	r0, [pc, #56]	@ (8000a80 <App_Init+0x7c>)
 8000a46:	f001 fae3 	bl	8002010 <LCD_SendString>
 8000a4a:	e008      	b.n	8000a5e <App_Init+0x5a>
    } else {
        LCD_SetCursor(0,0);
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f001 faf3 	bl	800203a <LCD_SetCursor>
        LCD_SendString("Sensor Error");
 8000a54:	480b      	ldr	r0, [pc, #44]	@ (8000a84 <App_Init+0x80>)
 8000a56:	f001 fadb 	bl	8002010 <LCD_SendString>
        while(1);
 8000a5a:	bf00      	nop
 8000a5c:	e7fd      	b.n	8000a5a <App_Init+0x56>
    }

    HAL_Delay(1000);
 8000a5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a62:	f002 fafb 	bl	800305c <HAL_Delay>
    LCD_Clear();
 8000a66:	f001 fb02 	bl	800206e <LCD_Clear>
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	0800e308 	.word	0x0800e308
 8000a74:	200003a5 	.word	0x200003a5
 8000a78:	200005fc 	.word	0x200005fc
 8000a7c:	20000020 	.word	0x20000020
 8000a80:	0800e31c 	.word	0x0800e31c
 8000a84:	0800e328 	.word	0x0800e328

08000a88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a15      	ldr	r2, [pc, #84]	@ (8000aec <HAL_UART_RxCpltCallback+0x64>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d124      	bne.n	8000ae4 <HAL_UART_RxCpltCallback+0x5c>
        if (rx_byte == '\n') {
 8000a9a:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <HAL_UART_RxCpltCallback+0x68>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b0a      	cmp	r3, #10
 8000aa0:	d10c      	bne.n	8000abc <HAL_UART_RxCpltCallback+0x34>
            rx_buffer[rx_index] = 0;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <HAL_UART_RxCpltCallback+0x6c>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <HAL_UART_RxCpltCallback+0x70>)
 8000aaa:	2100      	movs	r1, #0
 8000aac:	5499      	strb	r1, [r3, r2]
            data_received_flag = 1;
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <HAL_UART_RxCpltCallback+0x74>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <HAL_UART_RxCpltCallback+0x6c>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	701a      	strb	r2, [r3, #0]
 8000aba:	e00e      	b.n	8000ada <HAL_UART_RxCpltCallback+0x52>
        }
        else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8000abc:	4b0d      	ldr	r3, [pc, #52]	@ (8000af4 <HAL_UART_RxCpltCallback+0x6c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b1e      	cmp	r3, #30
 8000ac2:	d80a      	bhi.n	8000ada <HAL_UART_RxCpltCallback+0x52>
                rx_buffer[rx_index++] = rx_byte;
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <HAL_UART_RxCpltCallback+0x6c>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	1c5a      	adds	r2, r3, #1
 8000aca:	b2d1      	uxtb	r1, r2
 8000acc:	4a09      	ldr	r2, [pc, #36]	@ (8000af4 <HAL_UART_RxCpltCallback+0x6c>)
 8000ace:	7011      	strb	r1, [r2, #0]
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <HAL_UART_RxCpltCallback+0x68>)
 8000ad4:	7819      	ldrb	r1, [r3, #0]
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <HAL_UART_RxCpltCallback+0x70>)
 8000ad8:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000ada:	2201      	movs	r2, #1
 8000adc:	4904      	ldr	r1, [pc, #16]	@ (8000af0 <HAL_UART_RxCpltCallback+0x68>)
 8000ade:	4808      	ldr	r0, [pc, #32]	@ (8000b00 <HAL_UART_RxCpltCallback+0x78>)
 8000ae0:	f007 fe75 	bl	80087ce <HAL_UART_Receive_IT>
    }
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40004800 	.word	0x40004800
 8000af0:	200003a5 	.word	0x200003a5
 8000af4:	200003c8 	.word	0x200003c8
 8000af8:	200003a8 	.word	0x200003a8
 8000afc:	200003c9 	.word	0x200003c9
 8000b00:	200005fc 	.word	0x200005fc

08000b04 <Process_Command>:

void Process_Command() {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
    if (strncmp((char*)rx_buffer, "SET:", 4) == 0) {
 8000b0a:	2204      	movs	r2, #4
 8000b0c:	4914      	ldr	r1, [pc, #80]	@ (8000b60 <Process_Command+0x5c>)
 8000b0e:	4815      	ldr	r0, [pc, #84]	@ (8000b64 <Process_Command+0x60>)
 8000b10:	f00a ff17 	bl	800b942 <strncmp>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d11d      	bne.n	8000b56 <Process_Command+0x52>
        float new_val = atof((char*)&rx_buffer[4]);
 8000b1a:	4813      	ldr	r0, [pc, #76]	@ (8000b68 <Process_Command+0x64>)
 8000b1c:	f009 fbe8 	bl	800a2f0 <atof>
 8000b20:	eeb0 7b40 	vmov.f64	d7, d0
 8000b24:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b28:	edc7 7a01 	vstr	s15, [r7, #4]
        if (new_val > 0 && new_val < 100) {
 8000b2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b38:	dc00      	bgt.n	8000b3c <Process_Command+0x38>
            target_temp = new_val;
        }
    }
}
 8000b3a:	e00c      	b.n	8000b56 <Process_Command+0x52>
        if (new_val > 0 && new_val < 100) {
 8000b3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b40:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b6c <Process_Command+0x68>
 8000b44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4c:	d400      	bmi.n	8000b50 <Process_Command+0x4c>
}
 8000b4e:	e002      	b.n	8000b56 <Process_Command+0x52>
            target_temp = new_val;
 8000b50:	4a07      	ldr	r2, [pc, #28]	@ (8000b70 <Process_Command+0x6c>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	0800e338 	.word	0x0800e338
 8000b64:	200003a8 	.word	0x200003a8
 8000b68:	200003ac 	.word	0x200003ac
 8000b6c:	42c80000 	.word	0x42c80000
 8000b70:	20000004 	.word	0x20000004

08000b74 <Check_Buttons>:

void Check_Buttons() {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - last_button_time < 200) return;
 8000b78:	f002 fa64 	bl	8003044 <HAL_GetTick>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <Check_Buttons+0xac>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	2bc7      	cmp	r3, #199	@ 0xc7
 8000b86:	d948      	bls.n	8000c1a <Check_Buttons+0xa6>
    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9) == GPIO_PIN_RESET) {
 8000b88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b8c:	4825      	ldr	r0, [pc, #148]	@ (8000c24 <Check_Buttons+0xb0>)
 8000b8e:	f003 f935 	bl	8003dfc <HAL_GPIO_ReadPin>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d11b      	bne.n	8000bd0 <Check_Buttons+0x5c>
        target_temp += 0.5f;
 8000b98:	4b23      	ldr	r3, [pc, #140]	@ (8000c28 <Check_Buttons+0xb4>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ba2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ba6:	4b20      	ldr	r3, [pc, #128]	@ (8000c28 <Check_Buttons+0xb4>)
 8000ba8:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp > 35.0f) target_temp = 35.0f;
 8000bac:	4b1e      	ldr	r3, [pc, #120]	@ (8000c28 <Check_Buttons+0xb4>)
 8000bae:	edd3 7a00 	vldr	s15, [r3]
 8000bb2:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000c2c <Check_Buttons+0xb8>
 8000bb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bbe:	dd02      	ble.n	8000bc6 <Check_Buttons+0x52>
 8000bc0:	4b19      	ldr	r3, [pc, #100]	@ (8000c28 <Check_Buttons+0xb4>)
 8000bc2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c30 <Check_Buttons+0xbc>)
 8000bc4:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000bc6:	f002 fa3d 	bl	8003044 <HAL_GetTick>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	4a14      	ldr	r2, [pc, #80]	@ (8000c20 <Check_Buttons+0xac>)
 8000bce:	6013      	str	r3, [r2, #0]
    }
    if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000bd0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bd4:	4817      	ldr	r0, [pc, #92]	@ (8000c34 <Check_Buttons+0xc0>)
 8000bd6:	f003 f911 	bl	8003dfc <HAL_GPIO_ReadPin>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d11d      	bne.n	8000c1c <Check_Buttons+0xa8>
        target_temp -= 0.5f;
 8000be0:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <Check_Buttons+0xb4>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000bee:	4b0e      	ldr	r3, [pc, #56]	@ (8000c28 <Check_Buttons+0xb4>)
 8000bf0:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp < 15.0f) target_temp = 15.0f;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <Check_Buttons+0xb4>)
 8000bf6:	edd3 7a00 	vldr	s15, [r3]
 8000bfa:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000bfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c06:	d502      	bpl.n	8000c0e <Check_Buttons+0x9a>
 8000c08:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <Check_Buttons+0xb4>)
 8000c0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c38 <Check_Buttons+0xc4>)
 8000c0c:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000c0e:	f002 fa19 	bl	8003044 <HAL_GetTick>
 8000c12:	4603      	mov	r3, r0
 8000c14:	4a02      	ldr	r2, [pc, #8]	@ (8000c20 <Check_Buttons+0xac>)
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	e000      	b.n	8000c1c <Check_Buttons+0xa8>
    if (HAL_GetTick() - last_button_time < 200) return;
 8000c1a:	bf00      	nop
    }
}
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	200003cc 	.word	0x200003cc
 8000c24:	40021000 	.word	0x40021000
 8000c28:	20000004 	.word	0x20000004
 8000c2c:	420c0000 	.word	0x420c0000
 8000c30:	420c0000 	.word	0x420c0000
 8000c34:	40021400 	.word	0x40021400
 8000c38:	41700000 	.word	0x41700000

08000c3c <App_Process>:

void App_Process(void) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b088      	sub	sp, #32
 8000c40:	af02      	add	r7, sp, #8
	if (data_received_flag) {
 8000c42:	4b53      	ldr	r3, [pc, #332]	@ (8000d90 <App_Process+0x154>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d004      	beq.n	8000c56 <App_Process+0x1a>
	        Process_Command();
 8000c4c:	f7ff ff5a 	bl	8000b04 <Process_Command>
	        data_received_flag = 0;
 8000c50:	4b4f      	ldr	r3, [pc, #316]	@ (8000d90 <App_Process+0x154>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	701a      	strb	r2, [r3, #0]
	    }
	    Check_Buttons();
 8000c56:	f7ff ff8d 	bl	8000b74 <Check_Buttons>

	double raw_temp = BMP2_ReadTemperature_degC(&bmp2dev[0]);
 8000c5a:	484e      	ldr	r0, [pc, #312]	@ (8000d94 <App_Process+0x158>)
 8000c5c:	f001 f89a 	bl	8001d94 <BMP2_ReadTemperature_degC>
 8000c60:	ed87 0b04 	vstr	d0, [r7, #16]
    double raw_press = BMP2_ReadPressure_hPa(&bmp2dev[0]);
 8000c64:	484b      	ldr	r0, [pc, #300]	@ (8000d94 <App_Process+0x158>)
 8000c66:	f001 f8e3 	bl	8001e30 <BMP2_ReadPressure_hPa>
 8000c6a:	ed87 0b02 	vstr	d0, [r7, #8]

    if (temp_filtered == 0.0f) {
 8000c6e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d98 <App_Process+0x15c>)
 8000c70:	edd3 7a00 	vldr	s15, [r3]
 8000c74:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c7c:	d10e      	bne.n	8000c9c <App_Process+0x60>
        temp_filtered = (float)raw_temp;
 8000c7e:	ed97 7b04 	vldr	d7, [r7, #16]
 8000c82:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c86:	4b44      	ldr	r3, [pc, #272]	@ (8000d98 <App_Process+0x15c>)
 8000c88:	edc3 7a00 	vstr	s15, [r3]
        press_filtered = (float)raw_press;
 8000c8c:	ed97 7b02 	vldr	d7, [r7, #8]
 8000c90:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c94:	4b41      	ldr	r3, [pc, #260]	@ (8000d9c <App_Process+0x160>)
 8000c96:	edc3 7a00 	vstr	s15, [r3]
 8000c9a:	e033      	b.n	8000d04 <App_Process+0xc8>
    } else {
        // Algorytm: Średnia = (Surowa * alpha) + (Poprzednia_Średnia * (1 - alpha))
        temp_filtered = ((float)raw_temp * filterAlpha) + (temp_filtered * (1.0f - filterAlpha));
 8000c9c:	ed97 7b04 	vldr	d7, [r7, #16]
 8000ca0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000ca4:	4b3e      	ldr	r3, [pc, #248]	@ (8000da0 <App_Process+0x164>)
 8000ca6:	edd3 7a00 	vldr	s15, [r3]
 8000caa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cae:	4b3c      	ldr	r3, [pc, #240]	@ (8000da0 <App_Process+0x164>)
 8000cb0:	edd3 7a00 	vldr	s15, [r3]
 8000cb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000cb8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cbc:	4b36      	ldr	r3, [pc, #216]	@ (8000d98 <App_Process+0x15c>)
 8000cbe:	edd3 7a00 	vldr	s15, [r3]
 8000cc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cca:	4b33      	ldr	r3, [pc, #204]	@ (8000d98 <App_Process+0x15c>)
 8000ccc:	edc3 7a00 	vstr	s15, [r3]
        press_filtered = ((float)raw_press * filterAlpha) + (press_filtered * (1.0f - filterAlpha));
 8000cd0:	ed97 7b02 	vldr	d7, [r7, #8]
 8000cd4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000cd8:	4b31      	ldr	r3, [pc, #196]	@ (8000da0 <App_Process+0x164>)
 8000cda:	edd3 7a00 	vldr	s15, [r3]
 8000cde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ce2:	4b2f      	ldr	r3, [pc, #188]	@ (8000da0 <App_Process+0x164>)
 8000ce4:	edd3 7a00 	vldr	s15, [r3]
 8000ce8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000cec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d9c <App_Process+0x160>)
 8000cf2:	edd3 7a00 	vldr	s15, [r3]
 8000cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cfe:	4b27      	ldr	r3, [pc, #156]	@ (8000d9c <App_Process+0x160>)
 8000d00:	edc3 7a00 	vstr	s15, [r3]
    }

    sprintf(lcd_buffer, "Akt: %.1f C", temp_filtered);
 8000d04:	4b24      	ldr	r3, [pc, #144]	@ (8000d98 <App_Process+0x15c>)
 8000d06:	edd3 7a00 	vldr	s15, [r3]
 8000d0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d0e:	ec53 2b17 	vmov	r2, r3, d7
 8000d12:	4924      	ldr	r1, [pc, #144]	@ (8000da4 <App_Process+0x168>)
 8000d14:	4824      	ldr	r0, [pc, #144]	@ (8000da8 <App_Process+0x16c>)
 8000d16:	f00a fda7 	bl	800b868 <siprintf>
        LCD_SetCursor(0, 0);
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f001 f98c 	bl	800203a <LCD_SetCursor>
        LCD_SendString(lcd_buffer);
 8000d22:	4821      	ldr	r0, [pc, #132]	@ (8000da8 <App_Process+0x16c>)
 8000d24:	f001 f974 	bl	8002010 <LCD_SendString>
    sprintf(lcd_buffer, "Set: %.1f C", target_temp);
 8000d28:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <App_Process+0x170>)
 8000d2a:	edd3 7a00 	vldr	s15, [r3]
 8000d2e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d32:	ec53 2b17 	vmov	r2, r3, d7
 8000d36:	491e      	ldr	r1, [pc, #120]	@ (8000db0 <App_Process+0x174>)
 8000d38:	481b      	ldr	r0, [pc, #108]	@ (8000da8 <App_Process+0x16c>)
 8000d3a:	f00a fd95 	bl	800b868 <siprintf>
        LCD_SetCursor(1, 0);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2001      	movs	r0, #1
 8000d42:	f001 f97a 	bl	800203a <LCD_SetCursor>
        LCD_SendString(lcd_buffer);
 8000d46:	4818      	ldr	r0, [pc, #96]	@ (8000da8 <App_Process+0x16c>)
 8000d48:	f001 f962 	bl	8002010 <LCD_SendString>


     int len = sprintf(uart_tx_buffer, "%.2f;%.2f\n", temp_filtered, target_temp);
 8000d4c:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <App_Process+0x15c>)
 8000d4e:	edd3 7a00 	vldr	s15, [r3]
 8000d52:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d56:	4b15      	ldr	r3, [pc, #84]	@ (8000dac <App_Process+0x170>)
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d60:	ed8d 7b00 	vstr	d7, [sp]
 8000d64:	ec53 2b16 	vmov	r2, r3, d6
 8000d68:	4912      	ldr	r1, [pc, #72]	@ (8000db4 <App_Process+0x178>)
 8000d6a:	4813      	ldr	r0, [pc, #76]	@ (8000db8 <App_Process+0x17c>)
 8000d6c:	f00a fd7c 	bl	800b868 <siprintf>
 8000d70:	6078      	str	r0, [r7, #4]
            HAL_UART_Transmit(&huart3, (uint8_t*)uart_tx_buffer, len, 100);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	b29a      	uxth	r2, r3
 8000d76:	2364      	movs	r3, #100	@ 0x64
 8000d78:	490f      	ldr	r1, [pc, #60]	@ (8000db8 <App_Process+0x17c>)
 8000d7a:	4810      	ldr	r0, [pc, #64]	@ (8000dbc <App_Process+0x180>)
 8000d7c:	f007 fc9e 	bl	80086bc <HAL_UART_Transmit>
    HAL_Delay(100);
 8000d80:	2064      	movs	r0, #100	@ 0x64
 8000d82:	f002 f96b 	bl	800305c <HAL_Delay>
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200003c9 	.word	0x200003c9
 8000d94:	20000020 	.word	0x20000020
 8000d98:	2000038c 	.word	0x2000038c
 8000d9c:	20000390 	.word	0x20000390
 8000da0:	20000000 	.word	0x20000000
 8000da4:	0800e340 	.word	0x0800e340
 8000da8:	20000394 	.word	0x20000394
 8000dac:	20000004 	.word	0x20000004
 8000db0:	0800e34c 	.word	0x0800e34c
 8000db4:	0800e358 	.word	0x0800e358
 8000db8:	200003d0 	.word	0x200003d0
 8000dbc:	200005fc 	.word	0x200005fc

08000dc0 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f000 fa49 	bl	8001260 <null_ptr_check>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d117      	bne.n	8000e0a <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000dda:	6879      	ldr	r1, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2201      	movs	r2, #1
 8000de0:	20d0      	movs	r0, #208	@ 0xd0
 8000de2:	f000 f818 	bl	8000e16 <bmp2_get_regs>
 8000de6:	4603      	mov	r3, r0
 8000de8:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10b      	bne.n	8000e0a <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b58      	cmp	r3, #88	@ 0x58
 8000df8:	d105      	bne.n	8000e06 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f000 fa7b 	bl	80012f6 <get_calib_param>
 8000e00:	4603      	mov	r3, r0
 8000e02:	73fb      	strb	r3, [r7, #15]
 8000e04:	e001      	b.n	8000e0a <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000e06:	23fc      	movs	r3, #252	@ 0xfc
 8000e08:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000e16:	b590      	push	{r4, r7, lr}
 8000e18:	b087      	sub	sp, #28
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
 8000e20:	603b      	str	r3, [r7, #0]
 8000e22:	4603      	mov	r3, r0
 8000e24:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000e26:	6838      	ldr	r0, [r7, #0]
 8000e28:	f000 fa1a 	bl	8001260 <null_ptr_check>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000e30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d11e      	bne.n	8000e76 <bmp2_get_regs+0x60>
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d01b      	beq.n	8000e76 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	785b      	ldrb	r3, [r3, #1]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d103      	bne.n	8000e4e <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e4c:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	68dc      	ldr	r4, [r3, #12]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	7bf8      	ldrb	r0, [r7, #15]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68b9      	ldr	r1, [r7, #8]
 8000e5c:	47a0      	blx	r4
 8000e5e:	4603      	mov	r3, r0
 8000e60:	461a      	mov	r2, r3
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d004      	beq.n	8000e7a <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8000e70:	23fe      	movs	r3, #254	@ 0xfe
 8000e72:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000e74:	e001      	b.n	8000e7a <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000e76:	23ff      	movs	r3, #255	@ 0xff
 8000e78:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000e7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	371c      	adds	r7, #28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd90      	pop	{r4, r7, pc}

08000e86 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000e86:	b590      	push	{r4, r7, lr}
 8000e88:	b08b      	sub	sp, #44	@ 0x2c
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d901      	bls.n	8000e9e <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8000e9e:	6838      	ldr	r0, [r7, #0]
 8000ea0:	f000 f9de 	bl	8001260 <null_ptr_check>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8000eaa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d150      	bne.n	8000f54 <bmp2_set_regs+0xce>
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d04d      	beq.n	8000f54 <bmp2_set_regs+0xce>
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d04a      	beq.n	8000f54 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d043      	beq.n	8000f4c <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	785b      	ldrb	r3, [r3, #1]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d114      	bne.n	8000efc <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	77fb      	strb	r3, [r7, #31]
 8000ed6:	e00d      	b.n	8000ef4 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8000ed8:	7ffb      	ldrb	r3, [r7, #31]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	4413      	add	r3, r2
 8000ede:	781a      	ldrb	r2, [r3, #0]
 8000ee0:	7ffb      	ldrb	r3, [r7, #31]
 8000ee2:	68f9      	ldr	r1, [r7, #12]
 8000ee4:	440b      	add	r3, r1
 8000ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000eee:	7ffb      	ldrb	r3, [r7, #31]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	77fb      	strb	r3, [r7, #31]
 8000ef4:	7ffb      	ldrb	r3, [r7, #31]
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d8ed      	bhi.n	8000ed8 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d90b      	bls.n	8000f1a <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8000f02:	f107 0114 	add.w	r1, r7, #20
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68ba      	ldr	r2, [r7, #8]
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	f000 f9c8 	bl	80012a0 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	3b01      	subs	r3, #1
 8000f16:	623b      	str	r3, [r7, #32]
 8000f18:	e001      	b.n	8000f1e <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	691c      	ldr	r4, [r3, #16]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	7818      	ldrb	r0, [r3, #0]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f107 0114 	add.w	r1, r7, #20
 8000f2e:	6a3a      	ldr	r2, [r7, #32]
 8000f30:	47a0      	blx	r4
 8000f32:	4603      	mov	r3, r0
 8000f34:	461a      	mov	r2, r3
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d00b      	beq.n	8000f5c <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8000f44:	23fe      	movs	r3, #254	@ 0xfe
 8000f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8000f4a:	e007      	b.n	8000f5c <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8000f4c:	23fd      	movs	r3, #253	@ 0xfd
 8000f4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8000f52:	e003      	b.n	8000f5c <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000f54:	23ff      	movs	r3, #255	@ 0xff
 8000f56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f5a:	e000      	b.n	8000f5e <bmp2_set_regs+0xd8>
        if (len > 0)
 8000f5c:	bf00      	nop
    }

    return rslt;
 8000f5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	372c      	adds	r7, #44	@ 0x2c
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd90      	pop	{r4, r7, pc}

08000f6a <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b084      	sub	sp, #16
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8000f72:	23e0      	movs	r3, #224	@ 0xe0
 8000f74:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8000f76:	23b6      	movs	r3, #182	@ 0xb6
 8000f78:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000f7a:	f107 010d 	add.w	r1, r7, #13
 8000f7e:	f107 000e 	add.w	r0, r7, #14
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2201      	movs	r2, #1
 8000f86:	f7ff ff7e 	bl	8000e86 <bmp2_set_regs>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b084      	sub	sp, #16
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
 8000fa2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d02d      	beq.n	800100a <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000fae:	f107 010c 	add.w	r1, r7, #12
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	20f4      	movs	r0, #244	@ 0xf4
 8000fb8:	f7ff ff2d 	bl	8000e16 <bmp2_get_regs>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d122      	bne.n	800100e <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8000fc8:	7b3b      	ldrb	r3, [r7, #12]
 8000fca:	095b      	lsrs	r3, r3, #5
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8000fd2:	7b3b      	ldrb	r3, [r7, #12]
 8000fd4:	109b      	asrs	r3, r3, #2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	f003 0307 	and.w	r3, r3, #7
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8000fe2:	7b7b      	ldrb	r3, [r7, #13]
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8000fec:	7b7b      	ldrb	r3, [r7, #13]
 8000fee:	109b      	asrs	r3, r3, #2
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8000ffc:	7b7b      	ldrb	r3, [r7, #13]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	b2da      	uxtb	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	715a      	strb	r2, [r3, #5]
 8001008:	e001      	b.n	800100e <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800100a:	23ff      	movs	r3, #255	@ 0xff
 800100c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b082      	sub	sp, #8
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	2000      	movs	r0, #0
 800102a:	f000 fa0b 	bl	8001444 <conf_sensor>
 800102e:	4603      	mov	r3, r0
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d01b      	beq.n	8001080 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001048:	f107 010e 	add.w	r1, r7, #14
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	2201      	movs	r2, #1
 8001050:	20f3      	movs	r0, #243	@ 0xf3
 8001052:	f7ff fee0 	bl	8000e16 <bmp2_get_regs>
 8001056:	4603      	mov	r3, r0
 8001058:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d110      	bne.n	8001084 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	10db      	asrs	r3, r3, #3
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	b2da      	uxtb	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8001072:	7bbb      	ldrb	r3, [r7, #14]
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	b2da      	uxtb	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	705a      	strb	r2, [r3, #1]
 800107e:	e001      	b.n	8001084 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001080:	23ff      	movs	r3, #255	@ 0xff
 8001082:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001084:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
 800109c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	68b9      	ldr	r1, [r7, #8]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f9cd 	bl	8001444 <conf_sensor>
 80010aa:	4603      	mov	r3, r0
 80010ac:	75fb      	strb	r3, [r7, #23]

    return rslt;
 80010ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	809a      	strh	r2, [r3, #4]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 80010ce:	f107 0308 	add.w	r3, r7, #8
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d024      	beq.n	8001128 <bmp2_get_sensor_data+0x6e>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 80010de:	f107 0110 	add.w	r1, r7, #16
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	2206      	movs	r2, #6
 80010e6:	20f7      	movs	r0, #247	@ 0xf7
 80010e8:	f7ff fe95 	bl	8000e16 <bmp2_get_regs>
 80010ec:	4603      	mov	r3, r0
 80010ee:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80010f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d119      	bne.n	800112c <bmp2_get_sensor_data+0x72>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80010f8:	f107 0208 	add.w	r2, r7, #8
 80010fc:	f107 0310 	add.w	r3, r7, #16
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f000 fac8 	bl	8001698 <parse_sensor_data>
 8001108:	4603      	mov	r3, r0
 800110a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800110c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10b      	bne.n	800112c <bmp2_get_sensor_data+0x72>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	6879      	ldr	r1, [r7, #4]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f80b 	bl	8001138 <bmp2_compensate_data>
 8001122:	4603      	mov	r3, r0
 8001124:	75fb      	strb	r3, [r7, #23]
 8001126:	e001      	b.n	800112c <bmp2_get_sensor_data+0x72>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001128:	23ff      	movs	r3, #255	@ 0xff
 800112a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800112c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f000 f88b 	bl	8001260 <null_ptr_check>
 800114a:	4603      	mov	r3, r0
 800114c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 800114e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d129      	bne.n	80011aa <bmp2_compensate_data+0x72>
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d026      	beq.n	80011aa <bmp2_compensate_data+0x72>
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d023      	beq.n	80011aa <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8001162:	68b9      	ldr	r1, [r7, #8]
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	f04f 0300 	mov.w	r3, #0
 800116c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001170:	68b9      	ldr	r1, [r7, #8]
 8001172:	f04f 0200 	mov.w	r2, #0
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	3308      	adds	r3, #8
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	68f9      	ldr	r1, [r7, #12]
 8001186:	4618      	mov	r0, r3
 8001188:	f000 faca 	bl	8001720 <compensate_temperature>
 800118c:	4603      	mov	r3, r0
 800118e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001190:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d10a      	bne.n	80011ae <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68f9      	ldr	r1, [r7, #12]
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 fb8a 	bl	80018b8 <compensate_pressure>
 80011a4:	4603      	mov	r3, r0
 80011a6:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 80011a8:	e001      	b.n	80011ae <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011aa:	23ff      	movs	r3, #255	@ 0xff
 80011ac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80011ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 80011bc:	b5b0      	push	{r4, r5, r7, lr}
 80011be:	b092      	sub	sp, #72	@ 0x48
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 80011c8:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <bmp2_compute_meas_time+0x9c>)
 80011ca:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80011ce:	461d      	mov	r5, r3
 80011d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d4:	682b      	ldr	r3, [r5, #0]
 80011d6:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 80011d8:	4b20      	ldr	r3, [pc, #128]	@ (800125c <bmp2_compute_meas_time+0xa0>)
 80011da:	f107 0410 	add.w	r4, r7, #16
 80011de:	461d      	mov	r5, r3
 80011e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80011e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f000 f837 	bl	8001260 <null_ptr_check>
 80011f2:	4603      	mov	r3, r0
 80011f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80011f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d122      	bne.n	8001246 <bmp2_compute_meas_time+0x8a>
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d01f      	beq.n	8001246 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	7e1b      	ldrb	r3, [r3, #24]
 800120a:	2b03      	cmp	r3, #3
 800120c:	d111      	bne.n	8001232 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	78db      	ldrb	r3, [r3, #3]
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	3348      	adds	r3, #72	@ 0x48
 8001216:	443b      	add	r3, r7
 8001218:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	789b      	ldrb	r3, [r3, #2]
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	3348      	adds	r3, #72	@ 0x48
 8001224:	443b      	add	r3, r7
 8001226:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800122a:	441a      	add	r2, r3
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001230:	e00c      	b.n	800124c <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	78db      	ldrb	r3, [r3, #3]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	3348      	adds	r3, #72	@ 0x48
 800123a:	443b      	add	r3, r7
 800123c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001244:	e002      	b.n	800124c <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001246:	23ff      	movs	r3, #255	@ 0xff
 8001248:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 800124c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001250:	4618      	mov	r0, r3
 8001252:	3748      	adds	r7, #72	@ 0x48
 8001254:	46bd      	mov	sp, r7
 8001256:	bdb0      	pop	{r4, r5, r7, pc}
 8001258:	0800e364 	.word	0x0800e364
 800125c:	0800e378 	.word	0x0800e378

08001260 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <null_ptr_check+0x26>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d007      	beq.n	8001286 <null_ptr_check+0x26>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	691b      	ldr	r3, [r3, #16]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <null_ptr_check+0x26>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d102      	bne.n	800128c <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 8001286:	23ff      	movs	r3, #255	@ 0xff
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	e001      	b.n	8001290 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001290:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b087      	sub	sp, #28
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	e015      	b.n	80012e0 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80012b4:	68fa      	ldr	r2, [r7, #12]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	441a      	add	r2, r3
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	3b01      	subs	r3, #1
 80012c0:	68b9      	ldr	r1, [r7, #8]
 80012c2:	440b      	add	r3, r1
 80012c4:	7812      	ldrb	r2, [r2, #0]
 80012c6:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	441a      	add	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	68b9      	ldr	r1, [r7, #8]
 80012d4:	440b      	add	r3, r1
 80012d6:	7812      	ldrb	r2, [r2, #0]
 80012d8:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d3e5      	bcc.n	80012b4 <interleave_data+0x14>
    }
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	371c      	adds	r7, #28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b08a      	sub	sp, #40	@ 0x28
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
 800130e:	615a      	str	r2, [r3, #20]
 8001310:	761a      	strb	r2, [r3, #24]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001312:	f107 010c 	add.w	r1, r7, #12
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2219      	movs	r2, #25
 800131a:	2088      	movs	r0, #136	@ 0x88
 800131c:	f7ff fd7b 	bl	8000e16 <bmp2_get_regs>
 8001320:	4603      	mov	r3, r0
 8001322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001326:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800132a:	2b00      	cmp	r3, #0
 800132c:	f040 8084 	bne.w	8001438 <get_calib_param+0x142>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001330:	7b7b      	ldrb	r3, [r7, #13]
 8001332:	b21b      	sxth	r3, r3
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	7b3b      	ldrb	r3, [r7, #12]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	b29a      	uxth	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	b21b      	sxth	r3, r3
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	b21a      	sxth	r2, r3
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	b21b      	sxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	b21a      	sxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800135a:	7c7b      	ldrb	r3, [r7, #17]
 800135c:	b21b      	sxth	r3, r3
 800135e:	021b      	lsls	r3, r3, #8
 8001360:	b21a      	sxth	r2, r3
 8001362:	7c3b      	ldrb	r3, [r7, #16]
 8001364:	b21b      	sxth	r3, r3
 8001366:	4313      	orrs	r3, r2
 8001368:	b21a      	sxth	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 800136e:	7cfb      	ldrb	r3, [r7, #19]
 8001370:	b21b      	sxth	r3, r3
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b21a      	sxth	r2, r3
 8001376:	7cbb      	ldrb	r3, [r7, #18]
 8001378:	b21b      	sxth	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b21b      	sxth	r3, r3
 800137e:	b29a      	uxth	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001384:	7d7b      	ldrb	r3, [r7, #21]
 8001386:	b21b      	sxth	r3, r3
 8001388:	021b      	lsls	r3, r3, #8
 800138a:	b21a      	sxth	r2, r3
 800138c:	7d3b      	ldrb	r3, [r7, #20]
 800138e:	b21b      	sxth	r3, r3
 8001390:	4313      	orrs	r3, r2
 8001392:	b21a      	sxth	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001398:	7dfb      	ldrb	r3, [r7, #23]
 800139a:	b21b      	sxth	r3, r3
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	b21a      	sxth	r2, r3
 80013a0:	7dbb      	ldrb	r3, [r7, #22]
 80013a2:	b21b      	sxth	r3, r3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b21a      	sxth	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 80013ac:	7e7b      	ldrb	r3, [r7, #25]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	b21a      	sxth	r2, r3
 80013b4:	7e3b      	ldrb	r3, [r7, #24]
 80013b6:	b21b      	sxth	r3, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b21a      	sxth	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 80013c0:	7efb      	ldrb	r3, [r7, #27]
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	b21a      	sxth	r2, r3
 80013c8:	7ebb      	ldrb	r3, [r7, #26]
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b21a      	sxth	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 80013d4:	7f7b      	ldrb	r3, [r7, #29]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	b21a      	sxth	r2, r3
 80013dc:	7f3b      	ldrb	r3, [r7, #28]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b21a      	sxth	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 80013e8:	7ffb      	ldrb	r3, [r7, #31]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b21a      	sxth	r2, r3
 80013f0:	7fbb      	ldrb	r3, [r7, #30]
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80013fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001400:	b21b      	sxth	r3, r3
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	f897 3020 	ldrb.w	r3, [r7, #32]
 800140a:	b21b      	sxth	r3, r3
 800140c:	4313      	orrs	r3, r2
 800140e:	b21a      	sxth	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001414:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001418:	b21b      	sxth	r3, r3
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21a      	sxth	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 800142c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001430:	b25a      	sxtb	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001438:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800143c:	4618      	mov	r0, r3
 800143e:	3728      	adds	r7, #40	@ 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
 8001450:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001452:	2300      	movs	r3, #0
 8001454:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001456:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 800145a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d076      	beq.n	8001550 <conf_sensor+0x10c>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001462:	f107 0114 	add.w	r1, r7, #20
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2202      	movs	r2, #2
 800146a:	20f4      	movs	r0, #244	@ 0xf4
 800146c:	f7ff fcd3 	bl	8000e16 <bmp2_get_regs>
 8001470:	4603      	mov	r3, r0
 8001472:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001474:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d16b      	bne.n	8001554 <conf_sensor+0x110>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff fd74 	bl	8000f6a <bmp2_soft_reset>
 8001482:	4603      	mov	r3, r0
 8001484:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001486:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d162      	bne.n	8001554 <conf_sensor+0x110>
            {
                set_os_mode(temp, conf);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	68b9      	ldr	r1, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 f863 	bl	8001560 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 800149a:	7d7b      	ldrb	r3, [r7, #21]
 800149c:	b25b      	sxtb	r3, r3
 800149e:	f003 031f 	and.w	r3, r3, #31
 80014a2:	b25a      	sxtb	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	789b      	ldrb	r3, [r3, #2]
 80014a8:	b25b      	sxtb	r3, r3
 80014aa:	015b      	lsls	r3, r3, #5
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b25b      	sxtb	r3, r3
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80014b6:	7d7b      	ldrb	r3, [r7, #21]
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	f023 031c 	bic.w	r3, r3, #28
 80014be:	b25a      	sxtb	r2, r3
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	791b      	ldrb	r3, [r3, #4]
 80014c4:	b25b      	sxtb	r3, r3
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	b25b      	sxtb	r3, r3
 80014ca:	f003 031c 	and.w	r3, r3, #28
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b25b      	sxtb	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 80014d8:	7d7b      	ldrb	r3, [r7, #21]
 80014da:	b25b      	sxtb	r3, r3
 80014dc:	f023 0301 	bic.w	r3, r3, #1
 80014e0:	b25a      	sxtb	r2, r3
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	b25b      	sxtb	r3, r3
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b25b      	sxtb	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 80014f6:	f107 0114 	add.w	r1, r7, #20
 80014fa:	f107 0010 	add.w	r0, r7, #16
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2202      	movs	r2, #2
 8001502:	f7ff fcc0 	bl	8000e86 <bmp2_set_regs>
 8001506:	4603      	mov	r3, r0
 8001508:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800150a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d120      	bne.n	8001554 <conf_sensor+0x110>
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d01d      	beq.n	8001554 <conf_sensor+0x110>
                {
                    dev->power_mode = mode;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7bfa      	ldrb	r2, [r7, #15]
 800151c:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 800151e:	7d3b      	ldrb	r3, [r7, #20]
 8001520:	b25b      	sxtb	r3, r3
 8001522:	f023 0303 	bic.w	r3, r3, #3
 8001526:	b25a      	sxtb	r2, r3
 8001528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	b25b      	sxtb	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	b25b      	sxtb	r3, r3
 8001536:	b2db      	uxtb	r3, r3
 8001538:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800153a:	f107 0114 	add.w	r1, r7, #20
 800153e:	f107 0010 	add.w	r0, r7, #16
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2201      	movs	r2, #1
 8001546:	f7ff fc9e 	bl	8000e86 <bmp2_set_regs>
 800154a:	4603      	mov	r3, r0
 800154c:	75fb      	strb	r3, [r7, #23]
 800154e:	e001      	b.n	8001554 <conf_sensor+0x110>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001550:	23ff      	movs	r3, #255	@ 0xff
 8001552:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001554:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	78db      	ldrb	r3, [r3, #3]
 800156e:	2b04      	cmp	r3, #4
 8001570:	f200 808b 	bhi.w	800168a <set_os_mode+0x12a>
 8001574:	a201      	add	r2, pc, #4	@ (adr r2, 800157c <set_os_mode+0x1c>)
 8001576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157a:	bf00      	nop
 800157c:	08001591 	.word	0x08001591
 8001580:	080015c3 	.word	0x080015c3
 8001584:	080015f5 	.word	0x080015f5
 8001588:	08001627 	.word	0x08001627
 800158c:	08001659 	.word	0x08001659
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b25b      	sxtb	r3, r3
 8001596:	f003 031f 	and.w	r3, r3, #31
 800159a:	b25b      	sxtb	r3, r3
 800159c:	f043 0320 	orr.w	r3, r3, #32
 80015a0:	b25b      	sxtb	r3, r3
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	f023 031c 	bic.w	r3, r3, #28
 80015b2:	b25b      	sxtb	r3, r3
 80015b4:	f043 0304 	orr.w	r3, r3, #4
 80015b8:	b25b      	sxtb	r3, r3
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	701a      	strb	r2, [r3, #0]
            break;
 80015c0:	e064      	b.n	800168c <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	f003 031f 	and.w	r3, r3, #31
 80015cc:	b25b      	sxtb	r3, r3
 80015ce:	f043 0320 	orr.w	r3, r3, #32
 80015d2:	b25b      	sxtb	r3, r3
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	f023 031c 	bic.w	r3, r3, #28
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	f043 0308 	orr.w	r3, r3, #8
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	701a      	strb	r2, [r3, #0]
            break;
 80015f2:	e04b      	b.n	800168c <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b25b      	sxtb	r3, r3
 80015fa:	f003 031f 	and.w	r3, r3, #31
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	f043 0320 	orr.w	r3, r3, #32
 8001604:	b25b      	sxtb	r3, r3
 8001606:	b2da      	uxtb	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b25b      	sxtb	r3, r3
 8001612:	f023 031c 	bic.w	r3, r3, #28
 8001616:	b25b      	sxtb	r3, r3
 8001618:	f043 030c 	orr.w	r3, r3, #12
 800161c:	b25b      	sxtb	r3, r3
 800161e:	b2da      	uxtb	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	701a      	strb	r2, [r3, #0]
            break;
 8001624:	e032      	b.n	800168c <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	b25b      	sxtb	r3, r3
 800162c:	f003 031f 	and.w	r3, r3, #31
 8001630:	b25b      	sxtb	r3, r3
 8001632:	f043 0320 	orr.w	r3, r3, #32
 8001636:	b25b      	sxtb	r3, r3
 8001638:	b2da      	uxtb	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	b25b      	sxtb	r3, r3
 8001644:	f023 031c 	bic.w	r3, r3, #28
 8001648:	b25b      	sxtb	r3, r3
 800164a:	f043 0310 	orr.w	r3, r3, #16
 800164e:	b25b      	sxtb	r3, r3
 8001650:	b2da      	uxtb	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	701a      	strb	r2, [r3, #0]
            break;
 8001656:	e019      	b.n	800168c <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	b25b      	sxtb	r3, r3
 800165e:	f003 031f 	and.w	r3, r3, #31
 8001662:	b25b      	sxtb	r3, r3
 8001664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001668:	b25b      	sxtb	r3, r3
 800166a:	b2da      	uxtb	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	b25b      	sxtb	r3, r3
 8001676:	f023 031c 	bic.w	r3, r3, #28
 800167a:	b25b      	sxtb	r3, r3
 800167c:	f043 0314 	orr.w	r3, r3, #20
 8001680:	b25b      	sxtb	r3, r3
 8001682:	b2da      	uxtb	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	701a      	strb	r2, [r3, #0]
            break;
 8001688:	e000      	b.n	800168c <set_os_mode+0x12c>
        default:
            break;
 800168a:	bf00      	nop
    }
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	031b      	lsls	r3, r3, #12
 80016a8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3301      	adds	r3, #1
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	011b      	lsls	r3, r3, #4
 80016b2:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3302      	adds	r3, #2
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	431a      	orrs	r2, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3303      	adds	r3, #3
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	031b      	lsls	r3, r3, #12
 80016d6:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3304      	adds	r3, #4
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	011b      	lsls	r3, r3, #4
 80016e0:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3305      	adds	r3, #5
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	091b      	lsrs	r3, r3, #4
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	431a      	orrs	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	461a      	mov	r2, r3
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4619      	mov	r1, r3
 8001708:	4610      	mov	r0, r2
 800170a:	f000 fa31 	bl	8001b70 <st_check_boundaries>
 800170e:	4603      	mov	r3, r0
 8001710:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001712:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001720:	b480      	push	{r7}
 8001722:	b08d      	sub	sp, #52	@ 0x34
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800172c:	2300      	movs	r3, #0
 800172e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	ee07 3a90 	vmov	s15, r3
 800173a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800173e:	ed9f 5b4e 	vldr	d5, [pc, #312]	@ 8001878 <compensate_temperature+0x158>
 8001742:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	8b9b      	ldrh	r3, [r3, #28]
 800174a:	ee07 3a90 	vmov	s15, r3
 800174e:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8001752:	ed9f 4b4b 	vldr	d4, [pc, #300]	@ 8001880 <compensate_temperature+0x160>
 8001756:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800175a:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800176c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001770:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	ee07 3a90 	vmov	s15, r3
 800177c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001780:	ed9f 5b41 	vldr	d5, [pc, #260]	@ 8001888 <compensate_temperature+0x168>
 8001784:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	8b9b      	ldrh	r3, [r3, #28]
 800178c:	ee07 3a90 	vmov	s15, r3
 8001790:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8001794:	ed9f 4b3e 	vldr	d4, [pc, #248]	@ 8001890 <compensate_temperature+0x170>
 8001798:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800179c:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	ee07 3a90 	vmov	s15, r3
 80017a8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017ac:	ed9f 4b36 	vldr	d4, [pc, #216]	@ 8001888 <compensate_temperature+0x168>
 80017b0:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	8b9b      	ldrh	r3, [r3, #28]
 80017b8:	ee07 3a90 	vmov	s15, r3
 80017bc:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 80017c0:	ed9f 3b33 	vldr	d3, [pc, #204]	@ 8001890 <compensate_temperature+0x170>
 80017c4:	ee84 7b03 	vdiv.f64	d7, d4, d3
 80017c8:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80017cc:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 80017de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80017e2:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80017e6:	ed97 6b06 	vldr	d6, [r7, #24]
 80017ea:	ed97 7b04 	vldr	d7, [r7, #16]
 80017ee:	ee36 7b07 	vadd.f64	d7, d6, d7
 80017f2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80017f6:	ee17 2a90 	vmov	r2, s15
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 80017fe:	ed97 6b06 	vldr	d6, [r7, #24]
 8001802:	ed97 7b04 	vldr	d7, [r7, #16]
 8001806:	ee36 6b07 	vadd.f64	d6, d6, d7
 800180a:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8001898 <compensate_temperature+0x178>
 800180e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001812:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001816:	ed97 7b08 	vldr	d7, [r7, #32]
 800181a:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 80018a0 <compensate_temperature+0x180>
 800181e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001826:	d507      	bpl.n	8001838 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <compensate_temperature+0x190>)
 800182e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001832:	2301      	movs	r3, #1
 8001834:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001838:	ed97 7b08 	vldr	d7, [r7, #32]
 800183c:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 80018a8 <compensate_temperature+0x188>
 8001840:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001848:	dd07      	ble.n	800185a <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <compensate_temperature+0x194>)
 8001850:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001854:	2302      	movs	r3, #2
 8001856:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 800185a:	68f9      	ldr	r1, [r7, #12]
 800185c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001860:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001864:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001868:	4618      	mov	r0, r3
 800186a:	3734      	adds	r7, #52	@ 0x34
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	f3af 8000 	nop.w
 8001878:	00000000 	.word	0x00000000
 800187c:	40d00000 	.word	0x40d00000
 8001880:	00000000 	.word	0x00000000
 8001884:	40900000 	.word	0x40900000
 8001888:	00000000 	.word	0x00000000
 800188c:	41000000 	.word	0x41000000
 8001890:	00000000 	.word	0x00000000
 8001894:	40c00000 	.word	0x40c00000
 8001898:	00000000 	.word	0x00000000
 800189c:	40b40000 	.word	0x40b40000
 80018a0:	00000000 	.word	0x00000000
 80018a4:	c0440000 	.word	0xc0440000
 80018a8:	00000000 	.word	0x00000000
 80018ac:	40554000 	.word	0x40554000
 80018b0:	c0440000 	.word	0xc0440000
 80018b4:	40554000 	.word	0x40554000

080018b8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b08d      	sub	sp, #52	@ 0x34
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018da:	ee07 3a90 	vmov	s15, r3
 80018de:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80018e2:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80018e6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018ea:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 8001b20 <compensate_pressure+0x268>
 80018ee:	ee37 7b46 	vsub.f64	d7, d7, d6
 80018f2:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 80018f6:	ed97 7b06 	vldr	d7, [r7, #24]
 80018fa:	ee27 6b07 	vmul.f64	d6, d7, d7
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001904:	ee07 3a90 	vmov	s15, r3
 8001908:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800190c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001910:	ed9f 5b85 	vldr	d5, [pc, #532]	@ 8001b28 <compensate_pressure+0x270>
 8001914:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001918:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800192a:	ed97 7b06 	vldr	d7, [r7, #24]
 800192e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001932:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001936:	ed97 6b04 	vldr	d6, [r7, #16]
 800193a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800193e:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001942:	ed97 7b04 	vldr	d7, [r7, #16]
 8001946:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 800194a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800195c:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8001b30 <compensate_pressure+0x278>
 8001960:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001964:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001968:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001972:	ee07 3a90 	vmov	s15, r3
 8001976:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800197a:	ed97 7b06 	vldr	d7, [r7, #24]
 800197e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001982:	ed97 7b06 	vldr	d7, [r7, #24]
 8001986:	ee26 7b07 	vmul.f64	d7, d6, d7
 800198a:	ed9f 5b6b 	vldr	d5, [pc, #428]	@ 8001b38 <compensate_pressure+0x280>
 800198e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001998:	ee07 3a90 	vmov	s15, r3
 800199c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80019a0:	ed97 7b06 	vldr	d7, [r7, #24]
 80019a4:	ee25 7b07 	vmul.f64	d7, d5, d7
 80019a8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80019ac:	ed9f 5b62 	vldr	d5, [pc, #392]	@ 8001b38 <compensate_pressure+0x280>
 80019b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019b4:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 80019b8:	ed97 6b06 	vldr	d6, [r7, #24]
 80019bc:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001b28 <compensate_pressure+0x270>
 80019c0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019c4:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80019c8:	ee37 6b06 	vadd.f64	d6, d7, d6
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80019d8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80019dc:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 80019e0:	ed97 7b06 	vldr	d7, [r7, #24]
 80019e4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80019e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ec:	d407      	bmi.n	80019fe <compensate_pressure+0x146>
 80019ee:	ed97 7b06 	vldr	d7, [r7, #24]
 80019f2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	f340 8086 	ble.w	8001b0a <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	ee07 3a90 	vmov	s15, r3
 8001a06:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001a0a:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8001b40 <compensate_pressure+0x288>
 8001a0e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a12:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001a16:	ed97 6b04 	vldr	d6, [r7, #16]
 8001a1a:	ed9f 5b4b 	vldr	d5, [pc, #300]	@ 8001b48 <compensate_pressure+0x290>
 8001a1e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a22:	ed97 6b08 	vldr	d6, [r7, #32]
 8001a26:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a2a:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8001b50 <compensate_pressure+0x298>
 8001a2e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001a32:	ed97 6b06 	vldr	d6, [r7, #24]
 8001a36:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001a3a:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001a44:	ee07 3a90 	vmov	s15, r3
 8001a48:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a4c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001a50:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a54:	ed97 7b08 	vldr	d7, [r7, #32]
 8001a58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a5c:	ed9f 5b3e 	vldr	d5, [pc, #248]	@ 8001b58 <compensate_pressure+0x2a0>
 8001a60:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a64:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a76:	ed97 7b08 	vldr	d7, [r7, #32]
 8001a7a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001a7e:	ed9f 5b2a 	vldr	d5, [pc, #168]	@ 8001b28 <compensate_pressure+0x270>
 8001a82:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a86:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001a8a:	ed97 6b06 	vldr	d6, [r7, #24]
 8001a8e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001a92:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001aa4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001aa8:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 8001aac:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ab0:	ed97 6b08 	vldr	d6, [r7, #32]
 8001ab4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001ab8:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001abc:	ed97 7b08 	vldr	d7, [r7, #32]
 8001ac0:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8001b60 <compensate_pressure+0x2a8>
 8001ac4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001acc:	d507      	bpl.n	8001ade <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001ace:	a324      	add	r3, pc, #144	@ (adr r3, 8001b60 <compensate_pressure+0x2a8>)
 8001ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad4:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001ade:	ed97 7b08 	vldr	d7, [r7, #32]
 8001ae2:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001b68 <compensate_pressure+0x2b0>
 8001ae6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	dd07      	ble.n	8001b00 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001af0:	a31d      	add	r3, pc, #116	@ (adr r3, 8001b68 <compensate_pressure+0x2b0>)
 8001af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af6:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001afa:	2304      	movs	r3, #4
 8001afc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001b00:	68f9      	ldr	r1, [r7, #12]
 8001b02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b06:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001b0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3734      	adds	r7, #52	@ 0x34
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	f3af 8000 	nop.w
 8001b20:	00000000 	.word	0x00000000
 8001b24:	40ef4000 	.word	0x40ef4000
 8001b28:	00000000 	.word	0x00000000
 8001b2c:	40e00000 	.word	0x40e00000
 8001b30:	00000000 	.word	0x00000000
 8001b34:	40f00000 	.word	0x40f00000
 8001b38:	00000000 	.word	0x00000000
 8001b3c:	41200000 	.word	0x41200000
 8001b40:	00000000 	.word	0x00000000
 8001b44:	41300000 	.word	0x41300000
 8001b48:	00000000 	.word	0x00000000
 8001b4c:	40b00000 	.word	0x40b00000
 8001b50:	00000000 	.word	0x00000000
 8001b54:	40b86a00 	.word	0x40b86a00
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	41e00000 	.word	0x41e00000
 8001b60:	00000000 	.word	0x00000000
 8001b64:	40dd4c00 	.word	0x40dd4c00
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40fadb00 	.word	0x40fadb00

08001b70 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	db03      	blt.n	8001b8c <st_check_boundaries+0x1c>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	dd09      	ble.n	8001ba0 <st_check_boundaries+0x30>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	db06      	blt.n	8001ba0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a18      	ldr	r2, [pc, #96]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	dc02      	bgt.n	8001ba0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001b9a:	23fa      	movs	r3, #250	@ 0xfa
 8001b9c:	73fb      	strb	r3, [r7, #15]
 8001b9e:	e023      	b.n	8001be8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db03      	blt.n	8001bae <st_check_boundaries+0x3e>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a13      	ldr	r2, [pc, #76]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	dd09      	ble.n	8001bc2 <st_check_boundaries+0x52>
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	db06      	blt.n	8001bc2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	4a10      	ldr	r2, [pc, #64]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	dc02      	bgt.n	8001bc2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001bbc:	23fb      	movs	r3, #251	@ 0xfb
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	e012      	b.n	8001be8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db03      	blt.n	8001bd0 <st_check_boundaries+0x60>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	dd09      	ble.n	8001be4 <st_check_boundaries+0x74>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	db03      	blt.n	8001bde <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <st_check_boundaries+0x88>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	dd02      	ble.n	8001be4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001bde:	23f9      	movs	r3, #249	@ 0xf9
 8001be0:	73fb      	strb	r3, [r7, #15]
 8001be2:	e001      	b.n	8001be8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	000ffff0 	.word	0x000ffff0

08001bfc <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff f8db 	bl	8000dc0 <bmp2_init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f9c0 	bl	8000f9a <bmp2_get_config>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001c22:	2300      	movs	r3, #0
 8001c24:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001c26:	2303      	movs	r3, #3
 8001c28:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001c2a:	f107 0308 	add.w	r3, r7, #8
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff f9f2 	bl	800101a <bmp2_set_config>
 8001c36:	4603      	mov	r3, r0
 8001c38:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001c3a:	f107 0308 	add.w	r3, r7, #8
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	4619      	mov	r1, r3
 8001c42:	2003      	movs	r0, #3
 8001c44:	f7ff fa24 	bl	8001090 <bmp2_set_power_mode>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001c4c:	f107 0108 	add.w	r1, r7, #8
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fab0 	bl	80011bc <bmp2_compute_meas_time>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001c60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	4603      	mov	r3, r0
 8001c7a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001c80:	2300      	movs	r3, #0
 8001c82:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	6858      	ldr	r0, [r3, #4]
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	891b      	ldrh	r3, [r3, #8]
 8001c90:	2200      	movs	r2, #0
 8001c92:	4619      	mov	r1, r3
 8001c94:	f002 f8ca 	bl	8003e2c <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	f107 010f 	add.w	r1, r7, #15
 8001ca0:	2305      	movs	r3, #5
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f004 fe77 	bl	8006996 <HAL_SPI_Transmit>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	2305      	movs	r3, #5
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	f004 ffe3 	bl	8006c82 <HAL_SPI_Receive>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	7dbb      	ldrb	r3, [r7, #22]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	6858      	ldr	r0, [r3, #4]
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	891b      	ldrh	r3, [r3, #8]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f002 f8ab 	bl	8003e2c <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001cd6:	7dbb      	ldrb	r3, [r7, #22]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <bmp2_spi_read+0x74>
    iError = -1;
 8001cdc:	23ff      	movs	r3, #255	@ 0xff
 8001cde:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001ce0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	607a      	str	r2, [r7, #4]
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001d00:	2300      	movs	r3, #0
 8001d02:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	6858      	ldr	r0, [r3, #4]
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	891b      	ldrh	r3, [r3, #8]
 8001d10:	2200      	movs	r2, #0
 8001d12:	4619      	mov	r1, r3
 8001d14:	f002 f88a 	bl	8003e2c <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	f107 010f 	add.w	r1, r7, #15
 8001d20:	2305      	movs	r3, #5
 8001d22:	2201      	movs	r2, #1
 8001d24:	f004 fe37 	bl	8006996 <HAL_SPI_Transmit>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	6818      	ldr	r0, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	2305      	movs	r3, #5
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	f004 fe2d 	bl	8006996 <HAL_SPI_Transmit>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	461a      	mov	r2, r3
 8001d40:	7dbb      	ldrb	r3, [r7, #22]
 8001d42:	4413      	add	r3, r2
 8001d44:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	6858      	ldr	r0, [r3, #4]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	891b      	ldrh	r3, [r3, #8]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4619      	mov	r1, r3
 8001d52:	f002 f86b 	bl	8003e2c <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001d56:	7dbb      	ldrb	r3, [r7, #22]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <bmp2_spi_write+0x74>
    iError = -1;
 8001d5c:	23ff      	movs	r3, #255	@ 0xff
 8001d5e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001d60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <bmp2_delay_us+0x24>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	099b      	lsrs	r3, r3, #6
 8001d80:	4618      	mov	r0, r3
 8001d82:	f001 f96b 	bl	800305c <HAL_Delay>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	10624dd3 	.word	0x10624dd3

08001d94 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08c      	sub	sp, #48	@ 0x30
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001d9c:	23ff      	movs	r3, #255	@ 0xff
 8001d9e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <BMP2_ReadTemperature_degC+0x98>)
 8001da8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	899b      	ldrh	r3, [r3, #12]
 8001db2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff f93b 	bl	8001038 <bmp2_get_status>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001dc8:	f107 0308 	add.w	r3, r7, #8
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f973 	bl	80010ba <bmp2_get_sensor_data>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    temp = comp_data.temperature;
 8001dda:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001dde:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 8001de2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3b01      	subs	r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001df0:	7f3b      	ldrb	r3, [r7, #28]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <BMP2_ReadTemperature_degC+0x6a>
 8001df6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	dcdb      	bgt.n	8001db6 <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	ed97 7b08 	vldr	d7, [r7, #32]
 8001e06:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001e0a:	edc3 7a04 	vstr	s15, [r3, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001e16:	729a      	strb	r2, [r3, #10]

  return temp;
 8001e18:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e1c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e20:	eeb0 0b47 	vmov.f64	d0, d7
 8001e24:	3730      	adds	r7, #48	@ 0x30
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	7ff80000 	.word	0x7ff80000

08001e30 <BMP2_ReadPressure_hPa>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Pressure measurement [hPa]
 */
double BMP2_ReadPressure_hPa(struct bmp2_dev *dev)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08c      	sub	sp, #48	@ 0x30
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001e38:	23ff      	movs	r3, #255	@ 0xff
 8001e3a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double press = NAN;
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	4b25      	ldr	r3, [pc, #148]	@ (8001ed8 <BMP2_ReadPressure_hPa+0xa8>)
 8001e44:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	899b      	ldrh	r3, [r3, #12]
 8001e4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001e52:	f107 031c 	add.w	r3, r7, #28
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff f8ed 	bl	8001038 <bmp2_get_status>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001e64:	f107 0308 	add.w	r3, r7, #8
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff f925 	bl	80010ba <bmp2_get_sensor_data>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    press = comp_data.pressure / 100.0;
 8001e76:	ed97 6b02 	vldr	d6, [r7, #8]
 8001e7a:	ed9f 5b15 	vldr	d5, [pc, #84]	@ 8001ed0 <BMP2_ReadPressure_hPa+0xa0>
 8001e7e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001e82:	ed87 7b08 	vstr	d7, [r7, #32]
    try--;
 8001e86:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001e94:	7f3b      	ldrb	r3, [r7, #28]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d003      	beq.n	8001ea2 <BMP2_ReadPressure_hPa+0x72>
 8001e9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	dcd7      	bgt.n	8001e52 <BMP2_ReadPressure_hPa+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = press;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	ed97 7b08 	vldr	d7, [r7, #32]
 8001eaa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001eae:	edc3 7a05 	vstr	s15, [r3, #20]
  BMP2_GET_STATUS(dev) = rslt;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001eba:	729a      	strb	r2, [r3, #10]

  return press;
 8001ebc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ec0:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ec4:	eeb0 0b47 	vmov.f64	d0, d7
 8001ec8:	3730      	adds	r7, #48	@ 0x30
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	40590000 	.word	0x40590000
 8001ed8:	7ff80000 	.word	0x7ff80000

08001edc <LCD_Send_Cmd>:
extern I2C_HandleTypeDef hi2c1;
void LCD_Write_Byte(uint8_t val) {
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, &val, 1, 100);
}

void LCD_Send_Cmd(uint8_t cmd) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af02      	add	r7, sp, #8
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f023 030f 	bic.w	r3, r3, #15
 8001eec:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  // en=1, rs=0
 8001ef4:	7bfb      	ldrb	r3, [r7, #15]
 8001ef6:	f043 030c 	orr.w	r3, r3, #12
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  // en=0, rs=0
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  // en=1, rs=0
 8001f08:	7bbb      	ldrb	r3, [r7, #14]
 8001f0a:	f043 030c 	orr.w	r3, r3, #12
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  // en=0, rs=0
 8001f12:	7bbb      	ldrb	r3, [r7, #14]
 8001f14:	f043 0308 	orr.w	r3, r3, #8
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8001f1c:	f107 0208 	add.w	r2, r7, #8
 8001f20:	2364      	movs	r3, #100	@ 0x64
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2304      	movs	r3, #4
 8001f26:	214e      	movs	r1, #78	@ 0x4e
 8001f28:	4803      	ldr	r0, [pc, #12]	@ (8001f38 <LCD_Send_Cmd+0x5c>)
 8001f2a:	f002 f835 	bl	8003f98 <HAL_I2C_Master_Transmit>
}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200004f8 	.word	0x200004f8

08001f3c <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f023 030f 	bic.w	r3, r3, #15
 8001f4c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	f043 030d 	orr.w	r3, r3, #13
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  // en=0, rs=1
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	f043 0309 	orr.w	r3, r3, #9
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
 8001f6a:	f043 030d 	orr.w	r3, r3, #13
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  // en=0, rs=1
 8001f72:	7bbb      	ldrb	r3, [r7, #14]
 8001f74:	f043 0309 	orr.w	r3, r3, #9
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8001f7c:	f107 0208 	add.w	r2, r7, #8
 8001f80:	2364      	movs	r3, #100	@ 0x64
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	2304      	movs	r3, #4
 8001f86:	214e      	movs	r1, #78	@ 0x4e
 8001f88:	4803      	ldr	r0, [pc, #12]	@ (8001f98 <LCD_Send_Data+0x5c>)
 8001f8a:	f002 f805 	bl	8003f98 <HAL_I2C_Master_Transmit>
}
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200004f8 	.word	0x200004f8

08001f9c <LCD_Init>:

void LCD_Init(void) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001fa0:	2032      	movs	r0, #50	@ 0x32
 8001fa2:	f001 f85b 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 8001fa6:	2030      	movs	r0, #48	@ 0x30
 8001fa8:	f7ff ff98 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(5);
 8001fac:	2005      	movs	r0, #5
 8001fae:	f001 f855 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 8001fb2:	2030      	movs	r0, #48	@ 0x30
 8001fb4:	f7ff ff92 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(1);
 8001fb8:	2001      	movs	r0, #1
 8001fba:	f001 f84f 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x30);
 8001fbe:	2030      	movs	r0, #48	@ 0x30
 8001fc0:	f7ff ff8c 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(10);
 8001fc4:	200a      	movs	r0, #10
 8001fc6:	f001 f849 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x20); // 4-bit mode
 8001fca:	2020      	movs	r0, #32
 8001fcc:	f7ff ff86 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(10);
 8001fd0:	200a      	movs	r0, #10
 8001fd2:	f001 f843 	bl	800305c <HAL_Delay>

	LCD_Send_Cmd(0x28); // Function set: DL=0 (4-bit), N=1 (2 lines), F=0 (5x8)
 8001fd6:	2028      	movs	r0, #40	@ 0x28
 8001fd8:	f7ff ff80 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(1);
 8001fdc:	2001      	movs	r0, #1
 8001fde:	f001 f83d 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x08); // Display on/off control: Display off, cursor off, blink off
 8001fe2:	2008      	movs	r0, #8
 8001fe4:	f7ff ff7a 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(1);
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f001 f837 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x01); // Clear display
 8001fee:	2001      	movs	r0, #1
 8001ff0:	f7ff ff74 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(1);
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	f001 f831 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x06); // Entry mode set: I/D=1 (increment), S=0 (no shift)
 8001ffa:	2006      	movs	r0, #6
 8001ffc:	f7ff ff6e 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(1);
 8002000:	2001      	movs	r0, #1
 8002002:	f001 f82b 	bl	800305c <HAL_Delay>
	LCD_Send_Cmd(0x0C); // Display on/off control: Display on, cursor off, blink off
 8002006:	200c      	movs	r0, #12
 8002008:	f7ff ff68 	bl	8001edc <LCD_Send_Cmd>
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}

08002010 <LCD_SendString>:

void LCD_SendString(char *str) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	while (*str) LCD_Send_Data(*str++);
 8002018:	e006      	b.n	8002028 <LCD_SendString+0x18>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	607a      	str	r2, [r7, #4]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff ff8a 	bl	8001f3c <LCD_Send_Data>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1f4      	bne.n	800201a <LCD_SendString+0xa>
}
 8002030:	bf00      	nop
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 800203a:	b580      	push	{r7, lr}
 800203c:	b084      	sub	sp, #16
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	460a      	mov	r2, r1
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	4613      	mov	r3, r2
 8002048:	71bb      	strb	r3, [r7, #6]
    uint8_t addr;
    if (row == 0) addr = 0x80 + col;
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d103      	bne.n	8002058 <LCD_SetCursor+0x1e>
 8002050:	79bb      	ldrb	r3, [r7, #6]
 8002052:	3b80      	subs	r3, #128	@ 0x80
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e002      	b.n	800205e <LCD_SetCursor+0x24>
    else addr = 0xC0 + col;
 8002058:	79bb      	ldrb	r3, [r7, #6]
 800205a:	3b40      	subs	r3, #64	@ 0x40
 800205c:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Cmd(addr);
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff ff3b 	bl	8001edc <LCD_Send_Cmd>
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <LCD_Clear>:

void LCD_Clear(void) {
 800206e:	b580      	push	{r7, lr}
 8002070:	af00      	add	r7, sp, #0
	LCD_Send_Cmd(0x01); // Clear display
 8002072:	2001      	movs	r0, #1
 8002074:	f7ff ff32 	bl	8001edc <LCD_Send_Cmd>
	HAL_Delay(2);
 8002078:	2002      	movs	r0, #2
 800207a:	f000 ffef 	bl	800305c <HAL_Delay>
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}

08002082 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002086:	f000 ff8c 	bl	8002fa2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800208a:	f000 f813 	bl	80020b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800208e:	f000 fa07 	bl	80024a0 <MX_GPIO_Init>
  MX_ETH_Init();
 8002092:	f000 f881 	bl	8002198 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8002096:	f000 f9a5 	bl	80023e4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800209a:	f000 f9d3 	bl	8002444 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800209e:	f000 f8c9 	bl	8002234 <MX_I2C1_Init>
  MX_TIM3_Init();
 80020a2:	f000 f945 	bl	8002330 <MX_TIM3_Init>
  MX_SPI1_Init();
 80020a6:	f000 f905 	bl	80022b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  App_Init();
 80020aa:	f7fe fcab 	bl	8000a04 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  App_Process();
 80020ae:	f7fe fdc5 	bl	8000c3c <App_Process>
 80020b2:	e7fc      	b.n	80020ae <main+0x2c>

080020b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	@ 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 031c 	add.w	r3, r7, #28
 80020be:	2234      	movs	r2, #52	@ 0x34
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f009 fc35 	bl	800b932 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 0308 	add.w	r3, r7, #8
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80020d8:	f003 fa56 	bl	8005588 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002190 <SystemClock_Config+0xdc>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002190 <SystemClock_Config+0xdc>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e8:	4b29      	ldr	r3, [pc, #164]	@ (8002190 <SystemClock_Config+0xdc>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020f4:	4b27      	ldr	r3, [pc, #156]	@ (8002194 <SystemClock_Config+0xe0>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80020fc:	4a25      	ldr	r2, [pc, #148]	@ (8002194 <SystemClock_Config+0xe0>)
 80020fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <SystemClock_Config+0xe0>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800210c:	603b      	str	r3, [r7, #0]
 800210e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002110:	2301      	movs	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002114:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002118:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800211a:	2302      	movs	r3, #2
 800211c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800211e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002122:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002128:	2360      	movs	r3, #96	@ 0x60
 800212a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800212c:	2302      	movs	r3, #2
 800212e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002130:	2304      	movs	r3, #4
 8002132:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002134:	2302      	movs	r3, #2
 8002136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	4618      	mov	r0, r3
 800213e:	f003 fa83 	bl	8005648 <HAL_RCC_OscConfig>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002148:	f000 faae 	bl	80026a8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800214c:	f003 fa2c 	bl	80055a8 <HAL_PWREx_EnableOverDrive>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002156:	f000 faa7 	bl	80026a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800215a:	230f      	movs	r3, #15
 800215c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800215e:	2302      	movs	r3, #2
 8002160:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002166:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800216a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800216c:	2300      	movs	r3, #0
 800216e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002170:	f107 0308 	add.w	r3, r7, #8
 8002174:	2103      	movs	r1, #3
 8002176:	4618      	mov	r0, r3
 8002178:	f003 fd14 	bl	8005ba4 <HAL_RCC_ClockConfig>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8002182:	f000 fa91 	bl	80026a8 <Error_Handler>
  }
}
 8002186:	bf00      	nop
 8002188:	3750      	adds	r7, #80	@ 0x50
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	40007000 	.word	0x40007000

08002198 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <MX_ETH_Init+0x84>)
 800219e:	4a20      	ldr	r2, [pc, #128]	@ (8002220 <MX_ETH_Init+0x88>)
 80021a0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80021a2:	4b20      	ldr	r3, [pc, #128]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80021a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021aa:	2280      	movs	r2, #128	@ 0x80
 80021ac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80021ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021b0:	22e1      	movs	r2, #225	@ 0xe1
 80021b2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80021b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80021ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80021c0:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <MX_ETH_Init+0x84>)
 80021c8:	4a16      	ldr	r2, [pc, #88]	@ (8002224 <MX_ETH_Init+0x8c>)
 80021ca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <MX_ETH_Init+0x84>)
 80021ce:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80021d2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80021d4:	4b11      	ldr	r3, [pc, #68]	@ (800221c <MX_ETH_Init+0x84>)
 80021d6:	4a14      	ldr	r2, [pc, #80]	@ (8002228 <MX_ETH_Init+0x90>)
 80021d8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <MX_ETH_Init+0x84>)
 80021dc:	4a13      	ldr	r2, [pc, #76]	@ (800222c <MX_ETH_Init+0x94>)
 80021de:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80021e0:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <MX_ETH_Init+0x84>)
 80021e2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80021e6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80021e8:	480c      	ldr	r0, [pc, #48]	@ (800221c <MX_ETH_Init+0x84>)
 80021ea:	f001 f90d 	bl	8003408 <HAL_ETH_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80021f4:	f000 fa58 	bl	80026a8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80021f8:	2238      	movs	r2, #56	@ 0x38
 80021fa:	2100      	movs	r1, #0
 80021fc:	480c      	ldr	r0, [pc, #48]	@ (8002230 <MX_ETH_Init+0x98>)
 80021fe:	f009 fb98 	bl	800b932 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8002202:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <MX_ETH_Init+0x98>)
 8002204:	2221      	movs	r2, #33	@ 0x21
 8002206:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002208:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <MX_ETH_Init+0x98>)
 800220a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800220e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8002210:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <MX_ETH_Init+0x98>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000448 	.word	0x20000448
 8002220:	40028000 	.word	0x40028000
 8002224:	20000b64 	.word	0x20000b64
 8002228:	200002d0 	.word	0x200002d0
 800222c:	20000230 	.word	0x20000230
 8002230:	20000410 	.word	0x20000410

08002234 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002238:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <MX_I2C1_Init+0x74>)
 800223a:	4a1c      	ldr	r2, [pc, #112]	@ (80022ac <MX_I2C1_Init+0x78>)
 800223c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800223e:	4b1a      	ldr	r3, [pc, #104]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002240:	4a1b      	ldr	r2, [pc, #108]	@ (80022b0 <MX_I2C1_Init+0x7c>)
 8002242:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002244:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <MX_I2C1_Init+0x74>)
 800224c:	2201      	movs	r2, #1
 800224e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002250:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002252:	2200      	movs	r2, #0
 8002254:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002256:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002258:	2200      	movs	r2, #0
 800225a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800225c:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <MX_I2C1_Init+0x74>)
 800225e:	2200      	movs	r2, #0
 8002260:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002264:	2200      	movs	r2, #0
 8002266:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002268:	4b0f      	ldr	r3, [pc, #60]	@ (80022a8 <MX_I2C1_Init+0x74>)
 800226a:	2200      	movs	r2, #0
 800226c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800226e:	480e      	ldr	r0, [pc, #56]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002270:	f001 fdf6 	bl	8003e60 <HAL_I2C_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800227a:	f000 fa15 	bl	80026a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800227e:	2100      	movs	r1, #0
 8002280:	4809      	ldr	r0, [pc, #36]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002282:	f002 ffaf 	bl	80051e4 <HAL_I2CEx_ConfigAnalogFilter>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800228c:	f000 fa0c 	bl	80026a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002290:	2100      	movs	r1, #0
 8002292:	4805      	ldr	r0, [pc, #20]	@ (80022a8 <MX_I2C1_Init+0x74>)
 8002294:	f002 fff1 	bl	800527a <HAL_I2CEx_ConfigDigitalFilter>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800229e:	f000 fa03 	bl	80026a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	200004f8 	.word	0x200004f8
 80022ac:	40005400 	.word	0x40005400
 80022b0:	20303e5d 	.word	0x20303e5d

080022b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022ba:	4a1c      	ldr	r2, [pc, #112]	@ (800232c <MX_SPI1_Init+0x78>)
 80022bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022be:	4b1a      	ldr	r3, [pc, #104]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022c6:	4b18      	ldr	r3, [pc, #96]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022cc:	4b16      	ldr	r3, [pc, #88]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022ce:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80022d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80022d4:	4b14      	ldr	r3, [pc, #80]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022d6:	2202      	movs	r2, #2
 80022d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80022da:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022dc:	2201      	movs	r2, #1
 80022de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022ea:	2210      	movs	r2, #16
 80022ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <MX_SPI1_Init+0x74>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002300:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <MX_SPI1_Init+0x74>)
 8002302:	2207      	movs	r2, #7
 8002304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <MX_SPI1_Init+0x74>)
 8002308:	2200      	movs	r2, #0
 800230a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <MX_SPI1_Init+0x74>)
 800230e:	2200      	movs	r2, #0
 8002310:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002312:	4805      	ldr	r0, [pc, #20]	@ (8002328 <MX_SPI1_Init+0x74>)
 8002314:	f004 fa94 	bl	8006840 <HAL_SPI_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800231e:	f000 f9c3 	bl	80026a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	2000054c 	.word	0x2000054c
 800232c:	40013000 	.word	0x40013000

08002330 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08a      	sub	sp, #40	@ 0x28
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	605a      	str	r2, [r3, #4]
 8002340:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002342:	463b      	mov	r3, r7
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
 8002350:	615a      	str	r2, [r3, #20]
 8002352:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002354:	4b21      	ldr	r3, [pc, #132]	@ (80023dc <MX_TIM3_Init+0xac>)
 8002356:	4a22      	ldr	r2, [pc, #136]	@ (80023e0 <MX_TIM3_Init+0xb0>)
 8002358:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 800235a:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <MX_TIM3_Init+0xac>)
 800235c:	225f      	movs	r2, #95	@ 0x5f
 800235e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002360:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <MX_TIM3_Init+0xac>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002366:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <MX_TIM3_Init+0xac>)
 8002368:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800236c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800236e:	4b1b      	ldr	r3, [pc, #108]	@ (80023dc <MX_TIM3_Init+0xac>)
 8002370:	2200      	movs	r2, #0
 8002372:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002374:	4b19      	ldr	r3, [pc, #100]	@ (80023dc <MX_TIM3_Init+0xac>)
 8002376:	2200      	movs	r2, #0
 8002378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800237a:	4818      	ldr	r0, [pc, #96]	@ (80023dc <MX_TIM3_Init+0xac>)
 800237c:	f005 fafc 	bl	8007978 <HAL_TIM_PWM_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002386:	f000 f98f 	bl	80026a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238e:	2300      	movs	r3, #0
 8002390:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002392:	f107 031c 	add.w	r3, r7, #28
 8002396:	4619      	mov	r1, r3
 8002398:	4810      	ldr	r0, [pc, #64]	@ (80023dc <MX_TIM3_Init+0xac>)
 800239a:	f006 f895 	bl	80084c8 <HAL_TIMEx_MasterConfigSynchronization>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80023a4:	f000 f980 	bl	80026a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023a8:	2360      	movs	r3, #96	@ 0x60
 80023aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023b8:	463b      	mov	r3, r7
 80023ba:	2200      	movs	r2, #0
 80023bc:	4619      	mov	r1, r3
 80023be:	4807      	ldr	r0, [pc, #28]	@ (80023dc <MX_TIM3_Init+0xac>)
 80023c0:	f005 fc38 	bl	8007c34 <HAL_TIM_PWM_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80023ca:	f000 f96d 	bl	80026a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80023ce:	4803      	ldr	r0, [pc, #12]	@ (80023dc <MX_TIM3_Init+0xac>)
 80023d0:	f000 fb6a 	bl	8002aa8 <HAL_TIM_MspPostInit>

}
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	@ 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200005b0 	.word	0x200005b0
 80023e0:	40000400 	.word	0x40000400

080023e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023e8:	4b14      	ldr	r3, [pc, #80]	@ (800243c <MX_USART3_UART_Init+0x58>)
 80023ea:	4a15      	ldr	r2, [pc, #84]	@ (8002440 <MX_USART3_UART_Init+0x5c>)
 80023ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023ee:	4b13      	ldr	r3, [pc, #76]	@ (800243c <MX_USART3_UART_Init+0x58>)
 80023f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023f6:	4b11      	ldr	r3, [pc, #68]	@ (800243c <MX_USART3_UART_Init+0x58>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023fc:	4b0f      	ldr	r3, [pc, #60]	@ (800243c <MX_USART3_UART_Init+0x58>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002402:	4b0e      	ldr	r3, [pc, #56]	@ (800243c <MX_USART3_UART_Init+0x58>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002408:	4b0c      	ldr	r3, [pc, #48]	@ (800243c <MX_USART3_UART_Init+0x58>)
 800240a:	220c      	movs	r2, #12
 800240c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240e:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <MX_USART3_UART_Init+0x58>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002414:	4b09      	ldr	r3, [pc, #36]	@ (800243c <MX_USART3_UART_Init+0x58>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <MX_USART3_UART_Init+0x58>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002420:	4b06      	ldr	r3, [pc, #24]	@ (800243c <MX_USART3_UART_Init+0x58>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002426:	4805      	ldr	r0, [pc, #20]	@ (800243c <MX_USART3_UART_Init+0x58>)
 8002428:	f006 f8fa 	bl	8008620 <HAL_UART_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002432:	f000 f939 	bl	80026a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200005fc 	.word	0x200005fc
 8002440:	40004800 	.word	0x40004800

08002444 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002448:	4b14      	ldr	r3, [pc, #80]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800244a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800244e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002452:	2206      	movs	r2, #6
 8002454:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002456:	4b11      	ldr	r3, [pc, #68]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002458:	2202      	movs	r2, #2
 800245a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800245e:	2200      	movs	r2, #0
 8002460:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002462:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002464:	2202      	movs	r2, #2
 8002466:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002468:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800246a:	2201      	movs	r2, #1
 800246c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800246e:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002470:	2200      	movs	r2, #0
 8002472:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002474:	4b09      	ldr	r3, [pc, #36]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002476:	2200      	movs	r2, #0
 8002478:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800247a:	4b08      	ldr	r3, [pc, #32]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800247c:	2201      	movs	r2, #1
 800247e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002480:	4b06      	ldr	r3, [pc, #24]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002482:	2200      	movs	r2, #0
 8002484:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002486:	4805      	ldr	r0, [pc, #20]	@ (800249c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002488:	f002 ff43 	bl	8005312 <HAL_PCD_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002492:	f000 f909 	bl	80026a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000684 	.word	0x20000684

080024a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08e      	sub	sp, #56	@ 0x38
 80024a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b75      	ldr	r3, [pc, #468]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	4a74      	ldr	r2, [pc, #464]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c2:	4b72      	ldr	r3, [pc, #456]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	623b      	str	r3, [r7, #32]
 80024cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ce:	4b6f      	ldr	r3, [pc, #444]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	4a6e      	ldr	r2, [pc, #440]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024da:	4b6c      	ldr	r3, [pc, #432]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e2:	61fb      	str	r3, [r7, #28]
 80024e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	4b69      	ldr	r3, [pc, #420]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	4a68      	ldr	r2, [pc, #416]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f2:	4b66      	ldr	r3, [pc, #408]	@ (800268c <MX_GPIO_Init+0x1ec>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	61bb      	str	r3, [r7, #24]
 80024fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b63      	ldr	r3, [pc, #396]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	4a62      	ldr	r2, [pc, #392]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	@ 0x30
 800250a:	4b60      	ldr	r3, [pc, #384]	@ (800268c <MX_GPIO_Init+0x1ec>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002516:	4b5d      	ldr	r3, [pc, #372]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	4a5c      	ldr	r2, [pc, #368]	@ (800268c <MX_GPIO_Init+0x1ec>)
 800251c:	f043 0320 	orr.w	r3, r3, #32
 8002520:	6313      	str	r3, [r2, #48]	@ 0x30
 8002522:	4b5a      	ldr	r3, [pc, #360]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800252e:	4b57      	ldr	r3, [pc, #348]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a56      	ldr	r2, [pc, #344]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002534:	f043 0310 	orr.w	r3, r3, #16
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b54      	ldr	r3, [pc, #336]	@ (800268c <MX_GPIO_Init+0x1ec>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0310 	and.w	r3, r3, #16
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002546:	4b51      	ldr	r3, [pc, #324]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a50      	ldr	r2, [pc, #320]	@ (800268c <MX_GPIO_Init+0x1ec>)
 800254c:	f043 0308 	orr.w	r3, r3, #8
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b4e      	ldr	r3, [pc, #312]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	60bb      	str	r3, [r7, #8]
 800255c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800255e:	4b4b      	ldr	r3, [pc, #300]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	4a4a      	ldr	r2, [pc, #296]	@ (800268c <MX_GPIO_Init+0x1ec>)
 8002564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002568:	6313      	str	r3, [r2, #48]	@ 0x30
 800256a:	4b48      	ldr	r3, [pc, #288]	@ (800268c <MX_GPIO_Init+0x1ec>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002572:	607b      	str	r3, [r7, #4]
 8002574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002576:	2200      	movs	r2, #0
 8002578:	f244 0181 	movw	r1, #16513	@ 0x4081
 800257c:	4844      	ldr	r0, [pc, #272]	@ (8002690 <MX_GPIO_Init+0x1f0>)
 800257e:	f001 fc55 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FAN_PIN_GPIO_Port, FAN_PIN_Pin, GPIO_PIN_RESET);
 8002582:	2200      	movs	r2, #0
 8002584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002588:	4842      	ldr	r0, [pc, #264]	@ (8002694 <MX_GPIO_Init+0x1f4>)
 800258a:	f001 fc4f 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800258e:	2200      	movs	r2, #0
 8002590:	2140      	movs	r1, #64	@ 0x40
 8002592:	4841      	ldr	r0, [pc, #260]	@ (8002698 <MX_GPIO_Init+0x1f8>)
 8002594:	f001 fc4a 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS_GPIO_Port, BMP2_CS_Pin, GPIO_PIN_SET);
 8002598:	2201      	movs	r2, #1
 800259a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800259e:	483f      	ldr	r0, [pc, #252]	@ (800269c <MX_GPIO_Init+0x1fc>)
 80025a0:	f001 fc44 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80025a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80025b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025b8:	4619      	mov	r1, r3
 80025ba:	4839      	ldr	r0, [pc, #228]	@ (80026a0 <MX_GPIO_Init+0x200>)
 80025bc:	f001 fa72 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80025c0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c6:	2301      	movs	r3, #1
 80025c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2300      	movs	r3, #0
 80025d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025d6:	4619      	mov	r1, r3
 80025d8:	482d      	ldr	r0, [pc, #180]	@ (8002690 <MX_GPIO_Init+0x1f0>)
 80025da:	f001 fa63 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 80025de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025e8:	2301      	movs	r3, #1
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 80025ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025f0:	4619      	mov	r1, r3
 80025f2:	482c      	ldr	r0, [pc, #176]	@ (80026a4 <MX_GPIO_Init+0x204>)
 80025f4:	f001 fa56 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FAN_PIN_Pin */
  GPIO_InitStruct.Pin = FAN_PIN_Pin;
 80025f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025fe:	2301      	movs	r3, #1
 8002600:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002602:	2300      	movs	r3, #0
 8002604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FAN_PIN_GPIO_Port, &GPIO_InitStruct);
 800260a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800260e:	4619      	mov	r1, r3
 8002610:	4820      	ldr	r0, [pc, #128]	@ (8002694 <MX_GPIO_Init+0x1f4>)
 8002612:	f001 fa47 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_UP_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002616:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800261c:	2300      	movs	r3, #0
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002620:	2301      	movs	r3, #1
 8002622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002628:	4619      	mov	r1, r3
 800262a:	481a      	ldr	r0, [pc, #104]	@ (8002694 <MX_GPIO_Init+0x1f4>)
 800262c:	f001 fa3a 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002630:	2340      	movs	r3, #64	@ 0x40
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002634:	2301      	movs	r3, #1
 8002636:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002640:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002644:	4619      	mov	r1, r3
 8002646:	4814      	ldr	r0, [pc, #80]	@ (8002698 <MX_GPIO_Init+0x1f8>)
 8002648:	f001 fa2c 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800264c:	2380      	movs	r3, #128	@ 0x80
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002650:	2300      	movs	r3, #0
 8002652:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002658:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800265c:	4619      	mov	r1, r3
 800265e:	480e      	ldr	r0, [pc, #56]	@ (8002698 <MX_GPIO_Init+0x1f8>)
 8002660:	f001 fa20 	bl	8003aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP2_CS_Pin */
  GPIO_InitStruct.Pin = BMP2_CS_Pin;
 8002664:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002668:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800266a:	2301      	movs	r3, #1
 800266c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BMP2_CS_GPIO_Port, &GPIO_InitStruct);
 8002676:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800267a:	4619      	mov	r1, r3
 800267c:	4807      	ldr	r0, [pc, #28]	@ (800269c <MX_GPIO_Init+0x1fc>)
 800267e:	f001 fa11 	bl	8003aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002682:	bf00      	nop
 8002684:	3738      	adds	r7, #56	@ 0x38
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800
 8002690:	40020400 	.word	0x40020400
 8002694:	40021000 	.word	0x40021000
 8002698:	40021800 	.word	0x40021800
 800269c:	40020000 	.word	0x40020000
 80026a0:	40020800 	.word	0x40020800
 80026a4:	40021400 	.word	0x40021400

080026a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026ac:	b672      	cpsid	i
}
 80026ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <Error_Handler+0x8>

080026b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80026ba:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <HAL_MspInit+0x44>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <HAL_MspInit+0x44>)
 80026c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c6:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <HAL_MspInit+0x44>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	607b      	str	r3, [r7, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_MspInit+0x44>)
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	4a08      	ldr	r2, [pc, #32]	@ (80026f8 <HAL_MspInit+0x44>)
 80026d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_MspInit+0x44>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40023800 	.word	0x40023800

080026fc <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08e      	sub	sp, #56	@ 0x38
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	60da      	str	r2, [r3, #12]
 8002712:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a4e      	ldr	r2, [pc, #312]	@ (8002854 <HAL_ETH_MspInit+0x158>)
 800271a:	4293      	cmp	r3, r2
 800271c:	f040 8096 	bne.w	800284c <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002720:	4b4d      	ldr	r3, [pc, #308]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002724:	4a4c      	ldr	r2, [pc, #304]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002726:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800272a:	6313      	str	r3, [r2, #48]	@ 0x30
 800272c:	4b4a      	ldr	r3, [pc, #296]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002734:	623b      	str	r3, [r7, #32]
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	4b47      	ldr	r3, [pc, #284]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273c:	4a46      	ldr	r2, [pc, #280]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800273e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002742:	6313      	str	r3, [r2, #48]	@ 0x30
 8002744:	4b44      	ldr	r3, [pc, #272]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002748:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	4b41      	ldr	r3, [pc, #260]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002754:	4a40      	ldr	r2, [pc, #256]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002756:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800275a:	6313      	str	r3, [r2, #48]	@ 0x30
 800275c:	4b3e      	ldr	r3, [pc, #248]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002760:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002764:	61bb      	str	r3, [r7, #24]
 8002766:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002768:	4b3b      	ldr	r3, [pc, #236]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	4a3a      	ldr	r2, [pc, #232]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800276e:	f043 0304 	orr.w	r3, r3, #4
 8002772:	6313      	str	r3, [r2, #48]	@ 0x30
 8002774:	4b38      	ldr	r3, [pc, #224]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002778:	f003 0304 	and.w	r3, r3, #4
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002780:	4b35      	ldr	r3, [pc, #212]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002784:	4a34      	ldr	r2, [pc, #208]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	6313      	str	r3, [r2, #48]	@ 0x30
 800278c:	4b32      	ldr	r3, [pc, #200]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800278e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	613b      	str	r3, [r7, #16]
 8002796:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002798:	4b2f      	ldr	r3, [pc, #188]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800279a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279c:	4a2e      	ldr	r2, [pc, #184]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 800279e:	f043 0302 	orr.w	r3, r3, #2
 80027a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80027a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 80027a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80027b0:	4b29      	ldr	r3, [pc, #164]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 80027b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b4:	4a28      	ldr	r2, [pc, #160]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 80027b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80027bc:	4b26      	ldr	r3, [pc, #152]	@ (8002858 <HAL_ETH_MspInit+0x15c>)
 80027be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80027c8:	2332      	movs	r3, #50	@ 0x32
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80027d8:	230b      	movs	r3, #11
 80027da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027e0:	4619      	mov	r1, r3
 80027e2:	481e      	ldr	r0, [pc, #120]	@ (800285c <HAL_ETH_MspInit+0x160>)
 80027e4:	f001 f95e 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80027e8:	2386      	movs	r3, #134	@ 0x86
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f4:	2303      	movs	r3, #3
 80027f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80027f8:	230b      	movs	r3, #11
 80027fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002800:	4619      	mov	r1, r3
 8002802:	4817      	ldr	r0, [pc, #92]	@ (8002860 <HAL_ETH_MspInit+0x164>)
 8002804:	f001 f94e 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002808:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800280c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002816:	2303      	movs	r3, #3
 8002818:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800281a:	230b      	movs	r3, #11
 800281c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800281e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002822:	4619      	mov	r1, r3
 8002824:	480f      	ldr	r0, [pc, #60]	@ (8002864 <HAL_ETH_MspInit+0x168>)
 8002826:	f001 f93d 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800282a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002838:	2303      	movs	r3, #3
 800283a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800283c:	230b      	movs	r3, #11
 800283e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002844:	4619      	mov	r1, r3
 8002846:	4808      	ldr	r0, [pc, #32]	@ (8002868 <HAL_ETH_MspInit+0x16c>)
 8002848:	f001 f92c 	bl	8003aa4 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800284c:	bf00      	nop
 800284e:	3738      	adds	r7, #56	@ 0x38
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40028000 	.word	0x40028000
 8002858:	40023800 	.word	0x40023800
 800285c:	40020800 	.word	0x40020800
 8002860:	40020000 	.word	0x40020000
 8002864:	40020400 	.word	0x40020400
 8002868:	40021800 	.word	0x40021800

0800286c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0ae      	sub	sp, #184	@ 0xb8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002884:	f107 0314 	add.w	r3, r7, #20
 8002888:	2290      	movs	r2, #144	@ 0x90
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f009 f850 	bl	800b932 <memset>
  if(hi2c->Instance==I2C1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a2a      	ldr	r2, [pc, #168]	@ (8002940 <HAL_I2C_MspInit+0xd4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d14c      	bne.n	8002936 <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800289c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028a0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80028a2:	2300      	movs	r3, #0
 80028a4:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4618      	mov	r0, r3
 80028ac:	f003 fba0 	bl	8005ff0 <HAL_RCCEx_PeriphCLKConfig>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80028b6:	f7ff fef7 	bl	80026a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ba:	4b22      	ldr	r3, [pc, #136]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	4a21      	ldr	r2, [pc, #132]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80028d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80028d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028da:	2312      	movs	r3, #18
 80028dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e6:	2303      	movs	r3, #3
 80028e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028ec:	2304      	movs	r3, #4
 80028ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028f6:	4619      	mov	r1, r3
 80028f8:	4813      	ldr	r0, [pc, #76]	@ (8002948 <HAL_I2C_MspInit+0xdc>)
 80028fa:	f001 f8d3 	bl	8003aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	4a10      	ldr	r2, [pc, #64]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 8002904:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002908:	6413      	str	r3, [r2, #64]	@ 0x40
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <HAL_I2C_MspInit+0xd8>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	201f      	movs	r0, #31
 800291c:	f000 fc9d 	bl	800325a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002920:	201f      	movs	r0, #31
 8002922:	f000 fcb6 	bl	8003292 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002926:	2200      	movs	r2, #0
 8002928:	2100      	movs	r1, #0
 800292a:	2020      	movs	r0, #32
 800292c:	f000 fc95 	bl	800325a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002930:	2020      	movs	r0, #32
 8002932:	f000 fcae 	bl	8003292 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002936:	bf00      	nop
 8002938:	37b8      	adds	r7, #184	@ 0xb8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40005400 	.word	0x40005400
 8002944:	40023800 	.word	0x40023800
 8002948:	40020400 	.word	0x40020400

0800294c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08c      	sub	sp, #48	@ 0x30
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a37      	ldr	r2, [pc, #220]	@ (8002a48 <HAL_SPI_MspInit+0xfc>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d168      	bne.n	8002a40 <HAL_SPI_MspInit+0xf4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800296e:	4b37      	ldr	r3, [pc, #220]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	4a36      	ldr	r2, [pc, #216]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 8002974:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002978:	6453      	str	r3, [r2, #68]	@ 0x44
 800297a:	4b34      	ldr	r3, [pc, #208]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 800297c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002982:	61bb      	str	r3, [r7, #24]
 8002984:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002986:	4b31      	ldr	r3, [pc, #196]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a30      	ldr	r2, [pc, #192]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b2e      	ldr	r3, [pc, #184]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800299e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029a4:	f043 0308 	orr.w	r3, r3, #8
 80029a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029aa:	4b28      	ldr	r3, [pc, #160]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80029b6:	4b25      	ldr	r3, [pc, #148]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a24      	ldr	r2, [pc, #144]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b22      	ldr	r3, [pc, #136]	@ (8002a4c <HAL_SPI_MspInit+0x100>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80029ce:	2320      	movs	r3, #32
 80029d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d2:	2302      	movs	r3, #2
 80029d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029da:	2303      	movs	r3, #3
 80029dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029de:	2305      	movs	r3, #5
 80029e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e2:	f107 031c 	add.w	r3, r7, #28
 80029e6:	4619      	mov	r1, r3
 80029e8:	4819      	ldr	r0, [pc, #100]	@ (8002a50 <HAL_SPI_MspInit+0x104>)
 80029ea:	f001 f85b 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029ee:	2380      	movs	r3, #128	@ 0x80
 80029f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fa:	2303      	movs	r3, #3
 80029fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029fe:	2305      	movs	r3, #5
 8002a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a02:	f107 031c 	add.w	r3, r7, #28
 8002a06:	4619      	mov	r1, r3
 8002a08:	4812      	ldr	r0, [pc, #72]	@ (8002a54 <HAL_SPI_MspInit+0x108>)
 8002a0a:	f001 f84b 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a14:	2302      	movs	r3, #2
 8002a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a20:	2305      	movs	r3, #5
 8002a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a24:	f107 031c 	add.w	r3, r7, #28
 8002a28:	4619      	mov	r1, r3
 8002a2a:	480b      	ldr	r0, [pc, #44]	@ (8002a58 <HAL_SPI_MspInit+0x10c>)
 8002a2c:	f001 f83a 	bl	8003aa4 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002a30:	2200      	movs	r2, #0
 8002a32:	2100      	movs	r1, #0
 8002a34:	2023      	movs	r0, #35	@ 0x23
 8002a36:	f000 fc10 	bl	800325a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002a3a:	2023      	movs	r0, #35	@ 0x23
 8002a3c:	f000 fc29 	bl	8003292 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a40:	bf00      	nop
 8002a42:	3730      	adds	r7, #48	@ 0x30
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40013000 	.word	0x40013000
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40020000 	.word	0x40020000
 8002a54:	40020c00 	.word	0x40020c00
 8002a58:	40021800 	.word	0x40021800

08002a5c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa0 <HAL_TIM_PWM_MspInit+0x44>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d113      	bne.n	8002a96 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <HAL_TIM_PWM_MspInit+0x48>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa4 <HAL_TIM_PWM_MspInit+0x48>)
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <HAL_TIM_PWM_MspInit+0x48>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002a86:	2200      	movs	r2, #0
 8002a88:	2100      	movs	r1, #0
 8002a8a:	201d      	movs	r0, #29
 8002a8c:	f000 fbe5 	bl	800325a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a90:	201d      	movs	r0, #29
 8002a92:	f000 fbfe 	bl	8003292 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40000400 	.word	0x40000400
 8002aa4:	40023800 	.word	0x40023800

08002aa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 030c 	add.w	r3, r7, #12
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a11      	ldr	r2, [pc, #68]	@ (8002b0c <HAL_TIM_MspPostInit+0x64>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d11b      	bne.n	8002b02 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aca:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <HAL_TIM_MspPostInit+0x68>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	4a10      	ldr	r2, [pc, #64]	@ (8002b10 <HAL_TIM_MspPostInit+0x68>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <HAL_TIM_MspPostInit+0x68>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60bb      	str	r3, [r7, #8]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ae2:	2340      	movs	r3, #64	@ 0x40
 8002ae4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002af2:	2302      	movs	r3, #2
 8002af4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af6:	f107 030c 	add.w	r3, r7, #12
 8002afa:	4619      	mov	r1, r3
 8002afc:	4805      	ldr	r0, [pc, #20]	@ (8002b14 <HAL_TIM_MspPostInit+0x6c>)
 8002afe:	f000 ffd1 	bl	8003aa4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b02:	bf00      	nop
 8002b04:	3720      	adds	r7, #32
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40000400 	.word	0x40000400
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40020000 	.word	0x40020000

08002b18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b0ae      	sub	sp, #184	@ 0xb8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	2290      	movs	r2, #144	@ 0x90
 8002b36:	2100      	movs	r1, #0
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f008 fefa 	bl	800b932 <memset>
  if(huart->Instance==USART3)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a26      	ldr	r2, [pc, #152]	@ (8002bdc <HAL_UART_MspInit+0xc4>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d144      	bne.n	8002bd2 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002b48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b4c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b52:	f107 0314 	add.w	r3, r7, #20
 8002b56:	4618      	mov	r0, r3
 8002b58:	f003 fa4a 	bl	8005ff0 <HAL_RCCEx_PeriphCLKConfig>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002b62:	f7ff fda1 	bl	80026a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b66:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b72:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b7e:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b82:	4a17      	ldr	r2, [pc, #92]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b84:	f043 0308 	orr.w	r3, r3, #8
 8002b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b8a:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <HAL_UART_MspInit+0xc8>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002b96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002baa:	2303      	movs	r3, #3
 8002bac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002bb0:	2307      	movs	r3, #7
 8002bb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bb6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4809      	ldr	r0, [pc, #36]	@ (8002be4 <HAL_UART_MspInit+0xcc>)
 8002bbe:	f000 ff71 	bl	8003aa4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	2027      	movs	r0, #39	@ 0x27
 8002bc8:	f000 fb47 	bl	800325a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bcc:	2027      	movs	r0, #39	@ 0x27
 8002bce:	f000 fb60 	bl	8003292 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002bd2:	bf00      	nop
 8002bd4:	37b8      	adds	r7, #184	@ 0xb8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40004800 	.word	0x40004800
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40020c00 	.word	0x40020c00

08002be8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b0ae      	sub	sp, #184	@ 0xb8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c00:	f107 0314 	add.w	r3, r7, #20
 8002c04:	2290      	movs	r2, #144	@ 0x90
 8002c06:	2100      	movs	r1, #0
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f008 fe92 	bl	800b932 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c16:	d159      	bne.n	8002ccc <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002c18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c1c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f003 f9e1 	bl	8005ff0 <HAL_RCCEx_PeriphCLKConfig>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002c34:	f7ff fd38 	bl	80026a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c38:	4b26      	ldr	r3, [pc, #152]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3c:	4a25      	ldr	r2, [pc, #148]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c44:	4b23      	ldr	r3, [pc, #140]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002c50:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002c54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c64:	2303      	movs	r3, #3
 8002c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002c6a:	230a      	movs	r3, #10
 8002c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c74:	4619      	mov	r1, r3
 8002c76:	4818      	ldr	r0, [pc, #96]	@ (8002cd8 <HAL_PCD_MspInit+0xf0>)
 8002c78:	f000 ff14 	bl	8003aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002c7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002c90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c94:	4619      	mov	r1, r3
 8002c96:	4810      	ldr	r0, [pc, #64]	@ (8002cd8 <HAL_PCD_MspInit+0xf0>)
 8002c98:	f000 ff04 	bl	8003aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ca6:	6353      	str	r3, [r2, #52]	@ 0x34
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4b07      	ldr	r3, [pc, #28]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb8:	4a06      	ldr	r2, [pc, #24]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002cba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cbe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc0:	4b04      	ldr	r3, [pc, #16]	@ (8002cd4 <HAL_PCD_MspInit+0xec>)
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002ccc:	bf00      	nop
 8002cce:	37b8      	adds	r7, #184	@ 0xb8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40020000 	.word	0x40020000

08002cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <NMI_Handler+0x4>

08002ce4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <HardFault_Handler+0x4>

08002cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cf0:	bf00      	nop
 8002cf2:	e7fd      	b.n	8002cf0 <MemManage_Handler+0x4>

08002cf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <BusFault_Handler+0x4>

08002cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d00:	bf00      	nop
 8002d02:	e7fd      	b.n	8002d00 <UsageFault_Handler+0x4>

08002d04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d12:	b480      	push	{r7}
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d32:	f000 f973 	bl	800301c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d40:	4802      	ldr	r0, [pc, #8]	@ (8002d4c <TIM3_IRQHandler+0x10>)
 8002d42:	f004 fe70 	bl	8007a26 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200005b0 	.word	0x200005b0

08002d50 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002d54:	4802      	ldr	r0, [pc, #8]	@ (8002d60 <I2C1_EV_IRQHandler+0x10>)
 8002d56:	f001 fa37 	bl	80041c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	200004f8 	.word	0x200004f8

08002d64 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002d68:	4802      	ldr	r0, [pc, #8]	@ (8002d74 <I2C1_ER_IRQHandler+0x10>)
 8002d6a:	f001 fa47 	bl	80041fc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	200004f8 	.word	0x200004f8

08002d78 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002d7c:	4802      	ldr	r0, [pc, #8]	@ (8002d88 <SPI1_IRQHandler+0x10>)
 8002d7e:	f004 fad7 	bl	8007330 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	2000054c 	.word	0x2000054c

08002d8c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d90:	4802      	ldr	r0, [pc, #8]	@ (8002d9c <USART3_IRQHandler+0x10>)
 8002d92:	f005 fd61 	bl	8008858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	200005fc 	.word	0x200005fc

08002da0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return 1;
 8002da4:	2301      	movs	r3, #1
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <_kill>:

int _kill(int pid, int sig)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002dba:	f008 fe1f 	bl	800b9fc <__errno>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2216      	movs	r2, #22
 8002dc2:	601a      	str	r2, [r3, #0]
  return -1;
 8002dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <_exit>:

void _exit (int status)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff ffe7 	bl	8002db0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002de2:	bf00      	nop
 8002de4:	e7fd      	b.n	8002de2 <_exit+0x12>

08002de6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b086      	sub	sp, #24
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e00a      	b.n	8002e0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002df8:	f3af 8000 	nop.w
 8002dfc:	4601      	mov	r1, r0
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	60ba      	str	r2, [r7, #8]
 8002e04:	b2ca      	uxtb	r2, r1
 8002e06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	dbf0      	blt.n	8002df8 <_read+0x12>
  }

  return len;
 8002e16:	687b      	ldr	r3, [r7, #4]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	e009      	b.n	8002e46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	60ba      	str	r2, [r7, #8]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	3301      	adds	r3, #1
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	dbf1      	blt.n	8002e32 <_write+0x12>
  }
  return len;
 8002e4e:	687b      	ldr	r3, [r7, #4]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <_close>:

int _close(int file)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e80:	605a      	str	r2, [r3, #4]
  return 0;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <_isatty>:

int _isatty(int file)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b085      	sub	sp, #20
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ec8:	4a14      	ldr	r2, [pc, #80]	@ (8002f1c <_sbrk+0x5c>)
 8002eca:	4b15      	ldr	r3, [pc, #84]	@ (8002f20 <_sbrk+0x60>)
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ed4:	4b13      	ldr	r3, [pc, #76]	@ (8002f24 <_sbrk+0x64>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d102      	bne.n	8002ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002edc:	4b11      	ldr	r3, [pc, #68]	@ (8002f24 <_sbrk+0x64>)
 8002ede:	4a12      	ldr	r2, [pc, #72]	@ (8002f28 <_sbrk+0x68>)
 8002ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ee2:	4b10      	ldr	r3, [pc, #64]	@ (8002f24 <_sbrk+0x64>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4413      	add	r3, r2
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d207      	bcs.n	8002f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ef0:	f008 fd84 	bl	800b9fc <__errno>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	220c      	movs	r2, #12
 8002ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002efa:	f04f 33ff 	mov.w	r3, #4294967295
 8002efe:	e009      	b.n	8002f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f00:	4b08      	ldr	r3, [pc, #32]	@ (8002f24 <_sbrk+0x64>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f06:	4b07      	ldr	r3, [pc, #28]	@ (8002f24 <_sbrk+0x64>)
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <_sbrk+0x64>)
 8002f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f12:	68fb      	ldr	r3, [r7, #12]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	20080000 	.word	0x20080000
 8002f20:	00000400 	.word	0x00000400
 8002f24:	20000b6c 	.word	0x20000b6c
 8002f28:	20000cc0 	.word	0x20000cc0

08002f2c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <SystemInit+0x20>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f36:	4a05      	ldr	r2, [pc, #20]	@ (8002f4c <SystemInit+0x20>)
 8002f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f54:	f7ff ffea 	bl	8002f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f58:	480c      	ldr	r0, [pc, #48]	@ (8002f8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f5a:	490d      	ldr	r1, [pc, #52]	@ (8002f90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f60:	e002      	b.n	8002f68 <LoopCopyDataInit>

08002f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f66:	3304      	adds	r3, #4

08002f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f6c:	d3f9      	bcc.n	8002f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f70:	4c0a      	ldr	r4, [pc, #40]	@ (8002f9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f74:	e001      	b.n	8002f7a <LoopFillZerobss>

08002f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f78:	3204      	adds	r2, #4

08002f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f7c:	d3fb      	bcc.n	8002f76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f7e:	f008 fd43 	bl	800ba08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f82:	f7ff f87e 	bl	8002082 <main>
  bx  lr    
 8002f86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f88:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f90:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8002f94:	0800e7ec 	.word	0x0800e7ec
  ldr r2, =_sbss
 8002f98:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 8002f9c:	20000cc0 	.word	0x20000cc0

08002fa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fa0:	e7fe      	b.n	8002fa0 <ADC_IRQHandler>

08002fa2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fa6:	2003      	movs	r0, #3
 8002fa8:	f000 f94c 	bl	8003244 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fac:	2000      	movs	r0, #0
 8002fae:	f000 f805 	bl	8002fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fb2:	f7ff fb7f 	bl	80026b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fc4:	4b12      	ldr	r3, [pc, #72]	@ (8003010 <HAL_InitTick+0x54>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b12      	ldr	r3, [pc, #72]	@ (8003014 <HAL_InitTick+0x58>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 f967 	bl	80032ae <HAL_SYSTICK_Config>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e00e      	b.n	8003008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b0f      	cmp	r3, #15
 8002fee:	d80a      	bhi.n	8003006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff8:	f000 f92f 	bl	800325a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ffc:	4a06      	ldr	r2, [pc, #24]	@ (8003018 <HAL_InitTick+0x5c>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	e000      	b.n	8003008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	2000005c 	.word	0x2000005c
 8003014:	20000064 	.word	0x20000064
 8003018:	20000060 	.word	0x20000060

0800301c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003020:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_IncTick+0x20>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	461a      	mov	r2, r3
 8003026:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <HAL_IncTick+0x24>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4413      	add	r3, r2
 800302c:	4a04      	ldr	r2, [pc, #16]	@ (8003040 <HAL_IncTick+0x24>)
 800302e:	6013      	str	r3, [r2, #0]
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	20000064 	.word	0x20000064
 8003040:	20000b70 	.word	0x20000b70

08003044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return uwTick;
 8003048:	4b03      	ldr	r3, [pc, #12]	@ (8003058 <HAL_GetTick+0x14>)
 800304a:	681b      	ldr	r3, [r3, #0]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000b70 	.word	0x20000b70

0800305c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003064:	f7ff ffee 	bl	8003044 <HAL_GetTick>
 8003068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003074:	d005      	beq.n	8003082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003076:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <HAL_Delay+0x44>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4413      	add	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003082:	bf00      	nop
 8003084:	f7ff ffde 	bl	8003044 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	429a      	cmp	r2, r3
 8003092:	d8f7      	bhi.n	8003084 <HAL_Delay+0x28>
  {
  }
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000064 	.word	0x20000064

080030a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030b4:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <__NVIC_SetPriorityGrouping+0x40>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030c0:	4013      	ands	r3, r2
 80030c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030cc:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <__NVIC_SetPriorityGrouping+0x44>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030d2:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <__NVIC_SetPriorityGrouping+0x40>)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	60d3      	str	r3, [r2, #12]
}
 80030d8:	bf00      	nop
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	e000ed00 	.word	0xe000ed00
 80030e8:	05fa0000 	.word	0x05fa0000

080030ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030f0:	4b04      	ldr	r3, [pc, #16]	@ (8003104 <__NVIC_GetPriorityGrouping+0x18>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	0a1b      	lsrs	r3, r3, #8
 80030f6:	f003 0307 	and.w	r3, r3, #7
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	e000ed00 	.word	0xe000ed00

08003108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	2b00      	cmp	r3, #0
 8003118:	db0b      	blt.n	8003132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	f003 021f 	and.w	r2, r3, #31
 8003120:	4907      	ldr	r1, [pc, #28]	@ (8003140 <__NVIC_EnableIRQ+0x38>)
 8003122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	2001      	movs	r0, #1
 800312a:	fa00 f202 	lsl.w	r2, r0, r2
 800312e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000e100 	.word	0xe000e100

08003144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	6039      	str	r1, [r7, #0]
 800314e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003154:	2b00      	cmp	r3, #0
 8003156:	db0a      	blt.n	800316e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	b2da      	uxtb	r2, r3
 800315c:	490c      	ldr	r1, [pc, #48]	@ (8003190 <__NVIC_SetPriority+0x4c>)
 800315e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003162:	0112      	lsls	r2, r2, #4
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	440b      	add	r3, r1
 8003168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800316c:	e00a      	b.n	8003184 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	b2da      	uxtb	r2, r3
 8003172:	4908      	ldr	r1, [pc, #32]	@ (8003194 <__NVIC_SetPriority+0x50>)
 8003174:	79fb      	ldrb	r3, [r7, #7]
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	3b04      	subs	r3, #4
 800317c:	0112      	lsls	r2, r2, #4
 800317e:	b2d2      	uxtb	r2, r2
 8003180:	440b      	add	r3, r1
 8003182:	761a      	strb	r2, [r3, #24]
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	e000e100 	.word	0xe000e100
 8003194:	e000ed00 	.word	0xe000ed00

08003198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003198:	b480      	push	{r7}
 800319a:	b089      	sub	sp, #36	@ 0x24
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	f1c3 0307 	rsb	r3, r3, #7
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	bf28      	it	cs
 80031b6:	2304      	movcs	r3, #4
 80031b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3304      	adds	r3, #4
 80031be:	2b06      	cmp	r3, #6
 80031c0:	d902      	bls.n	80031c8 <NVIC_EncodePriority+0x30>
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	3b03      	subs	r3, #3
 80031c6:	e000      	b.n	80031ca <NVIC_EncodePriority+0x32>
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031cc:	f04f 32ff 	mov.w	r2, #4294967295
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	fa02 f303 	lsl.w	r3, r2, r3
 80031d6:	43da      	mvns	r2, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	401a      	ands	r2, r3
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031e0:	f04f 31ff 	mov.w	r1, #4294967295
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ea:	43d9      	mvns	r1, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f0:	4313      	orrs	r3, r2
         );
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3724      	adds	r7, #36	@ 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
	...

08003200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3b01      	subs	r3, #1
 800320c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003210:	d301      	bcc.n	8003216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003212:	2301      	movs	r3, #1
 8003214:	e00f      	b.n	8003236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003216:	4a0a      	ldr	r2, [pc, #40]	@ (8003240 <SysTick_Config+0x40>)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3b01      	subs	r3, #1
 800321c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800321e:	210f      	movs	r1, #15
 8003220:	f04f 30ff 	mov.w	r0, #4294967295
 8003224:	f7ff ff8e 	bl	8003144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003228:	4b05      	ldr	r3, [pc, #20]	@ (8003240 <SysTick_Config+0x40>)
 800322a:	2200      	movs	r2, #0
 800322c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800322e:	4b04      	ldr	r3, [pc, #16]	@ (8003240 <SysTick_Config+0x40>)
 8003230:	2207      	movs	r2, #7
 8003232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	e000e010 	.word	0xe000e010

08003244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7ff ff29 	bl	80030a4 <__NVIC_SetPriorityGrouping>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800325a:	b580      	push	{r7, lr}
 800325c:	b086      	sub	sp, #24
 800325e:	af00      	add	r7, sp, #0
 8003260:	4603      	mov	r3, r0
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	607a      	str	r2, [r7, #4]
 8003266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800326c:	f7ff ff3e 	bl	80030ec <__NVIC_GetPriorityGrouping>
 8003270:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	6978      	ldr	r0, [r7, #20]
 8003278:	f7ff ff8e 	bl	8003198 <NVIC_EncodePriority>
 800327c:	4602      	mov	r2, r0
 800327e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003282:	4611      	mov	r1, r2
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff ff5d 	bl	8003144 <__NVIC_SetPriority>
}
 800328a:	bf00      	nop
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b082      	sub	sp, #8
 8003296:	af00      	add	r7, sp, #0
 8003298:	4603      	mov	r3, r0
 800329a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800329c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff ff31 	bl	8003108 <__NVIC_EnableIRQ>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b082      	sub	sp, #8
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff ffa2 	bl	8003200 <SysTick_Config>
 80032bc:	4603      	mov	r3, r0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b084      	sub	sp, #16
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032d4:	f7ff feb6 	bl	8003044 <HAL_GetTick>
 80032d8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d008      	beq.n	80032f8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2280      	movs	r2, #128	@ 0x80
 80032ea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e052      	b.n	800339e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0216 	bic.w	r2, r2, #22
 8003306:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	695a      	ldr	r2, [r3, #20]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003316:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331c:	2b00      	cmp	r3, #0
 800331e:	d103      	bne.n	8003328 <HAL_DMA_Abort+0x62>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003324:	2b00      	cmp	r3, #0
 8003326:	d007      	beq.n	8003338 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 0208 	bic.w	r2, r2, #8
 8003336:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0201 	bic.w	r2, r2, #1
 8003346:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003348:	e013      	b.n	8003372 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800334a:	f7ff fe7b 	bl	8003044 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b05      	cmp	r3, #5
 8003356:	d90c      	bls.n	8003372 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2220      	movs	r2, #32
 800335c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2203      	movs	r2, #3
 8003362:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e015      	b.n	800339e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e4      	bne.n	800334a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003384:	223f      	movs	r2, #63	@ 0x3f
 8003386:	409a      	lsls	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d004      	beq.n	80033c4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2280      	movs	r2, #128	@ 0x80
 80033be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e00c      	b.n	80033de <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2205      	movs	r2, #5
 80033c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0201 	bic.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033f8:	b2db      	uxtb	r3, r3
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
	...

08003408 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e086      	b.n	8003528 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003420:	2b00      	cmp	r3, #0
 8003422:	d106      	bne.n	8003432 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2220      	movs	r2, #32
 8003428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff f965 	bl	80026fc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003432:	4b3f      	ldr	r3, [pc, #252]	@ (8003530 <HAL_ETH_Init+0x128>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	4a3e      	ldr	r2, [pc, #248]	@ (8003530 <HAL_ETH_Init+0x128>)
 8003438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800343c:	6453      	str	r3, [r2, #68]	@ 0x44
 800343e:	4b3c      	ldr	r3, [pc, #240]	@ (8003530 <HAL_ETH_Init+0x128>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800344a:	4b3a      	ldr	r3, [pc, #232]	@ (8003534 <HAL_ETH_Init+0x12c>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	4a39      	ldr	r2, [pc, #228]	@ (8003534 <HAL_ETH_Init+0x12c>)
 8003450:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003454:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003456:	4b37      	ldr	r3, [pc, #220]	@ (8003534 <HAL_ETH_Init+0x12c>)
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	4935      	ldr	r1, [pc, #212]	@ (8003534 <HAL_ETH_Init+0x12c>)
 8003460:	4313      	orrs	r3, r2
 8003462:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003464:	4b33      	ldr	r3, [pc, #204]	@ (8003534 <HAL_ETH_Init+0x12c>)
 8003466:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800347e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003480:	f7ff fde0 	bl	8003044 <HAL_GetTick>
 8003484:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003486:	e011      	b.n	80034ac <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003488:	f7ff fddc 	bl	8003044 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003496:	d909      	bls.n	80034ac <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2204      	movs	r2, #4
 800349c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	22e0      	movs	r2, #224	@ 0xe0
 80034a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e03d      	b.n	8003528 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1e4      	bne.n	8003488 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f97a 	bl	80037b8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 fa25 	bl	8003914 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fa7b 	bl	80039c6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	461a      	mov	r2, r3
 80034d6:	2100      	movs	r1, #0
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f9e3 	bl	80038a4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80034ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003538 <HAL_ETH_Init+0x130>)
 80034fc:	430b      	orrs	r3, r1
 80034fe:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003512:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2210      	movs	r2, #16
 8003522:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40023800 	.word	0x40023800
 8003534:	40013800 	.word	0x40013800
 8003538:	00020060 	.word	0x00020060

0800353c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b53      	ldr	r3, [pc, #332]	@ (80036a0 <ETH_SetMACConfig+0x164>)
 8003552:	4013      	ands	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	7b9b      	ldrb	r3, [r3, #14]
 800355a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	7c12      	ldrb	r2, [r2, #16]
 8003560:	2a00      	cmp	r2, #0
 8003562:	d102      	bne.n	800356a <ETH_SetMACConfig+0x2e>
 8003564:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003568:	e000      	b.n	800356c <ETH_SetMACConfig+0x30>
 800356a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800356c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	7c52      	ldrb	r2, [r2, #17]
 8003572:	2a00      	cmp	r2, #0
 8003574:	d102      	bne.n	800357c <ETH_SetMACConfig+0x40>
 8003576:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800357a:	e000      	b.n	800357e <ETH_SetMACConfig+0x42>
 800357c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800357e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003584:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	7fdb      	ldrb	r3, [r3, #31]
 800358a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800358c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003592:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	7f92      	ldrb	r2, [r2, #30]
 8003598:	2a00      	cmp	r2, #0
 800359a:	d102      	bne.n	80035a2 <ETH_SetMACConfig+0x66>
 800359c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035a0:	e000      	b.n	80035a4 <ETH_SetMACConfig+0x68>
 80035a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80035a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	7f1b      	ldrb	r3, [r3, #28]
 80035aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80035ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80035b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	791b      	ldrb	r3, [r3, #4]
 80035b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80035ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80035c2:	2a00      	cmp	r2, #0
 80035c4:	d102      	bne.n	80035cc <ETH_SetMACConfig+0x90>
 80035c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ca:	e000      	b.n	80035ce <ETH_SetMACConfig+0x92>
 80035cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80035ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	7bdb      	ldrb	r3, [r3, #15]
 80035d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80035d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80035dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035e6:	4313      	orrs	r3, r2
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035fe:	2001      	movs	r0, #1
 8003600:	f7ff fd2c 	bl	800305c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800361a:	4013      	ands	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003622:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800362a:	2a00      	cmp	r2, #0
 800362c:	d101      	bne.n	8003632 <ETH_SetMACConfig+0xf6>
 800362e:	2280      	movs	r2, #128	@ 0x80
 8003630:	e000      	b.n	8003634 <ETH_SetMACConfig+0xf8>
 8003632:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003634:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800363a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003642:	2a01      	cmp	r2, #1
 8003644:	d101      	bne.n	800364a <ETH_SetMACConfig+0x10e>
 8003646:	2208      	movs	r2, #8
 8003648:	e000      	b.n	800364c <ETH_SetMACConfig+0x110>
 800364a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800364c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003654:	2a01      	cmp	r2, #1
 8003656:	d101      	bne.n	800365c <ETH_SetMACConfig+0x120>
 8003658:	2204      	movs	r2, #4
 800365a:	e000      	b.n	800365e <ETH_SetMACConfig+0x122>
 800365c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800365e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003666:	2a01      	cmp	r2, #1
 8003668:	d101      	bne.n	800366e <ETH_SetMACConfig+0x132>
 800366a:	2202      	movs	r2, #2
 800366c:	e000      	b.n	8003670 <ETH_SetMACConfig+0x134>
 800366e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003670:	4313      	orrs	r3, r2
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	4313      	orrs	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003688:	2001      	movs	r0, #1
 800368a:	f7ff fce7 	bl	800305c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	619a      	str	r2, [r3, #24]
}
 8003696:	bf00      	nop
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	fd20810f 	.word	0xfd20810f

080036a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4b3d      	ldr	r3, [pc, #244]	@ (80037b4 <ETH_SetDMAConfig+0x110>)
 80036be:	4013      	ands	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	7b1b      	ldrb	r3, [r3, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d102      	bne.n	80036d0 <ETH_SetDMAConfig+0x2c>
 80036ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80036ce:	e000      	b.n	80036d2 <ETH_SetDMAConfig+0x2e>
 80036d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	7b5b      	ldrb	r3, [r3, #13]
 80036d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	7f52      	ldrb	r2, [r2, #29]
 80036de:	2a00      	cmp	r2, #0
 80036e0:	d102      	bne.n	80036e8 <ETH_SetDMAConfig+0x44>
 80036e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80036e6:	e000      	b.n	80036ea <ETH_SetDMAConfig+0x46>
 80036e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	7b9b      	ldrb	r3, [r3, #14]
 80036f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	7f1b      	ldrb	r3, [r3, #28]
 80036fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003700:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	7f9b      	ldrb	r3, [r3, #30]
 8003706:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003708:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800370e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003716:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003718:	4313      	orrs	r3, r2
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	4313      	orrs	r3, r2
 800371e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003728:	461a      	mov	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800373a:	2001      	movs	r0, #1
 800373c:	f7ff fc8e 	bl	800305c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003748:	461a      	mov	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	791b      	ldrb	r3, [r3, #4]
 8003752:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003758:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800375e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003764:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800376c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800376e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003774:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003776:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800377c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003786:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800378a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003798:	2001      	movs	r0, #1
 800379a:	f7ff fc5f 	bl	800305c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037a6:	461a      	mov	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6013      	str	r3, [r2, #0]
}
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	f8de3f23 	.word	0xf8de3f23

080037b8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b0a6      	sub	sp, #152	@ 0x98
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80037c0:	2301      	movs	r3, #1
 80037c2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80037c6:	2301      	movs	r3, #1
 80037c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80037cc:	2300      	movs	r3, #0
 80037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80037d0:	2300      	movs	r3, #0
 80037d2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80037d6:	2301      	movs	r3, #1
 80037d8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80037dc:	2300      	movs	r3, #0
 80037de:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80037f4:	2300      	movs	r3, #0
 80037f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80037fa:	2300      	movs	r3, #0
 80037fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80037fe:	2300      	movs	r3, #0
 8003800:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003804:	2300      	movs	r3, #0
 8003806:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003808:	2300      	movs	r3, #0
 800380a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800380e:	2300      	movs	r3, #0
 8003810:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003814:	2300      	movs	r3, #0
 8003816:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800381a:	2300      	movs	r3, #0
 800381c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003820:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003824:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003826:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800382a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800382c:	2300      	movs	r3, #0
 800382e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003832:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003836:	4619      	mov	r1, r3
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff fe7f 	bl	800353c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800383e:	2301      	movs	r3, #1
 8003840:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003842:	2301      	movs	r3, #1
 8003844:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003846:	2301      	movs	r3, #1
 8003848:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800384c:	2301      	movs	r3, #1
 800384e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003850:	2300      	movs	r3, #0
 8003852:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003854:	2300      	movs	r3, #0
 8003856:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800385a:	2300      	movs	r3, #0
 800385c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003860:	2300      	movs	r3, #0
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003864:	2301      	movs	r3, #1
 8003866:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800386a:	2301      	movs	r3, #1
 800386c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800386e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003872:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003874:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003878:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800387a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800387e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003880:	2301      	movs	r3, #1
 8003882:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003886:	2300      	movs	r3, #0
 8003888:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800388e:	f107 0308 	add.w	r3, r7, #8
 8003892:	4619      	mov	r1, r3
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7ff ff05 	bl	80036a4 <ETH_SetDMAConfig>
}
 800389a:	bf00      	nop
 800389c:	3798      	adds	r7, #152	@ 0x98
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3305      	adds	r3, #5
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	3204      	adds	r2, #4
 80038bc:	7812      	ldrb	r2, [r2, #0]
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	4b11      	ldr	r3, [pc, #68]	@ (800390c <ETH_MACAddressConfig+0x68>)
 80038c6:	4413      	add	r3, r2
 80038c8:	461a      	mov	r2, r3
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3303      	adds	r3, #3
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	061a      	lsls	r2, r3, #24
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3302      	adds	r3, #2
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	041b      	lsls	r3, r3, #16
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3301      	adds	r3, #1
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	4313      	orrs	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	7812      	ldrb	r2, [r2, #0]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <ETH_MACAddressConfig+0x6c>)
 80038f6:	4413      	add	r3, r2
 80038f8:	461a      	mov	r2, r3
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	6013      	str	r3, [r2, #0]
}
 80038fe:	bf00      	nop
 8003900:	371c      	adds	r7, #28
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40028040 	.word	0x40028040
 8003910:	40028044 	.word	0x40028044

08003914 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	e03e      	b.n	80039a0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68d9      	ldr	r1, [r3, #12]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	4613      	mov	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	440b      	add	r3, r1
 8003932:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2200      	movs	r2, #0
 8003938:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2200      	movs	r2, #0
 800393e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2200      	movs	r2, #0
 8003944:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2200      	movs	r2, #0
 800394a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800394c:	68b9      	ldr	r1, [r7, #8]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	3206      	adds	r2, #6
 8003954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d80c      	bhi.n	8003984 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68d9      	ldr	r1, [r3, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	440b      	add	r3, r1
 800397c:	461a      	mov	r2, r3
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	60da      	str	r2, [r3, #12]
 8003982:	e004      	b.n	800398e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	461a      	mov	r2, r3
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	3301      	adds	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	d9bd      	bls.n	8003922 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039b8:	611a      	str	r2, [r3, #16]
}
 80039ba:	bf00      	nop
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80039ce:	2300      	movs	r3, #0
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	e048      	b.n	8003a66 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6919      	ldr	r1, [r3, #16]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	440b      	add	r3, r1
 80039e4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2200      	movs	r2, #0
 80039f0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2200      	movs	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2200      	movs	r2, #0
 80039fc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2200      	movs	r2, #0
 8003a02:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2200      	movs	r2, #0
 8003a08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003a10:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003a2a:	68b9      	ldr	r1, [r7, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	3212      	adds	r2, #18
 8003a32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d80c      	bhi.n	8003a56 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6919      	ldr	r1, [r3, #16]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1c5a      	adds	r2, r3, #1
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	440b      	add	r3, r1
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	60da      	str	r2, [r3, #12]
 8003a54:	e004      	b.n	8003a60 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	3301      	adds	r3, #1
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d9b3      	bls.n	80039d4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a96:	60da      	str	r2, [r3, #12]
}
 8003a98:	bf00      	nop
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b089      	sub	sp, #36	@ 0x24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	e175      	b.n	8003db0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	f040 8164 	bne.w	8003daa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d005      	beq.n	8003afa <HAL_GPIO_Init+0x56>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d130      	bne.n	8003b5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	2203      	movs	r2, #3
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b30:	2201      	movs	r2, #1
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 0201 	and.w	r2, r3, #1
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	d017      	beq.n	8003b98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	2203      	movs	r2, #3
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 0303 	and.w	r3, r3, #3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d123      	bne.n	8003bec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	08da      	lsrs	r2, r3, #3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3208      	adds	r2, #8
 8003bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	f003 0307 	and.w	r3, r3, #7
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	220f      	movs	r2, #15
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	08da      	lsrs	r2, r3, #3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3208      	adds	r2, #8
 8003be6:	69b9      	ldr	r1, [r7, #24]
 8003be8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	2203      	movs	r2, #3
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4013      	ands	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 0203 	and.w	r2, r3, #3
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80be 	beq.w	8003daa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c2e:	4b66      	ldr	r3, [pc, #408]	@ (8003dc8 <HAL_GPIO_Init+0x324>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c32:	4a65      	ldr	r2, [pc, #404]	@ (8003dc8 <HAL_GPIO_Init+0x324>)
 8003c34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c3a:	4b63      	ldr	r3, [pc, #396]	@ (8003dc8 <HAL_GPIO_Init+0x324>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003c46:	4a61      	ldr	r2, [pc, #388]	@ (8003dcc <HAL_GPIO_Init+0x328>)
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	089b      	lsrs	r3, r3, #2
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	220f      	movs	r2, #15
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	43db      	mvns	r3, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a58      	ldr	r2, [pc, #352]	@ (8003dd0 <HAL_GPIO_Init+0x32c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d037      	beq.n	8003ce2 <HAL_GPIO_Init+0x23e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a57      	ldr	r2, [pc, #348]	@ (8003dd4 <HAL_GPIO_Init+0x330>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d031      	beq.n	8003cde <HAL_GPIO_Init+0x23a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a56      	ldr	r2, [pc, #344]	@ (8003dd8 <HAL_GPIO_Init+0x334>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d02b      	beq.n	8003cda <HAL_GPIO_Init+0x236>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a55      	ldr	r2, [pc, #340]	@ (8003ddc <HAL_GPIO_Init+0x338>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d025      	beq.n	8003cd6 <HAL_GPIO_Init+0x232>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a54      	ldr	r2, [pc, #336]	@ (8003de0 <HAL_GPIO_Init+0x33c>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d01f      	beq.n	8003cd2 <HAL_GPIO_Init+0x22e>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a53      	ldr	r2, [pc, #332]	@ (8003de4 <HAL_GPIO_Init+0x340>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d019      	beq.n	8003cce <HAL_GPIO_Init+0x22a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a52      	ldr	r2, [pc, #328]	@ (8003de8 <HAL_GPIO_Init+0x344>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d013      	beq.n	8003cca <HAL_GPIO_Init+0x226>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a51      	ldr	r2, [pc, #324]	@ (8003dec <HAL_GPIO_Init+0x348>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d00d      	beq.n	8003cc6 <HAL_GPIO_Init+0x222>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a50      	ldr	r2, [pc, #320]	@ (8003df0 <HAL_GPIO_Init+0x34c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d007      	beq.n	8003cc2 <HAL_GPIO_Init+0x21e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a4f      	ldr	r2, [pc, #316]	@ (8003df4 <HAL_GPIO_Init+0x350>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d101      	bne.n	8003cbe <HAL_GPIO_Init+0x21a>
 8003cba:	2309      	movs	r3, #9
 8003cbc:	e012      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cbe:	230a      	movs	r3, #10
 8003cc0:	e010      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	e00e      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cc6:	2307      	movs	r3, #7
 8003cc8:	e00c      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cca:	2306      	movs	r3, #6
 8003ccc:	e00a      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cce:	2305      	movs	r3, #5
 8003cd0:	e008      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cd2:	2304      	movs	r3, #4
 8003cd4:	e006      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e004      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	e002      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e000      	b.n	8003ce4 <HAL_GPIO_Init+0x240>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	f002 0203 	and.w	r2, r2, #3
 8003cea:	0092      	lsls	r2, r2, #2
 8003cec:	4093      	lsls	r3, r2
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003cf4:	4935      	ldr	r1, [pc, #212]	@ (8003dcc <HAL_GPIO_Init+0x328>)
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	089b      	lsrs	r3, r3, #2
 8003cfa:	3302      	adds	r3, #2
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d02:	4b3d      	ldr	r3, [pc, #244]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d26:	4a34      	ldr	r2, [pc, #208]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d2c:	4b32      	ldr	r3, [pc, #200]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d50:	4a29      	ldr	r2, [pc, #164]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d56:	4b28      	ldr	r3, [pc, #160]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d80:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003da4:	4a14      	ldr	r2, [pc, #80]	@ (8003df8 <HAL_GPIO_Init+0x354>)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3301      	adds	r3, #1
 8003dae:	61fb      	str	r3, [r7, #28]
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b0f      	cmp	r3, #15
 8003db4:	f67f ae86 	bls.w	8003ac4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	3724      	adds	r7, #36	@ 0x24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	40013800 	.word	0x40013800
 8003dd0:	40020000 	.word	0x40020000
 8003dd4:	40020400 	.word	0x40020400
 8003dd8:	40020800 	.word	0x40020800
 8003ddc:	40020c00 	.word	0x40020c00
 8003de0:	40021000 	.word	0x40021000
 8003de4:	40021400 	.word	0x40021400
 8003de8:	40021800 	.word	0x40021800
 8003dec:	40021c00 	.word	0x40021c00
 8003df0:	40022000 	.word	0x40022000
 8003df4:	40022400 	.word	0x40022400
 8003df8:	40013c00 	.word	0x40013c00

08003dfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	887b      	ldrh	r3, [r7, #2]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	e001      	b.n	8003e1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	807b      	strh	r3, [r7, #2]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e3c:	787b      	ldrb	r3, [r7, #1]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e42:	887a      	ldrh	r2, [r7, #2]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003e48:	e003      	b.n	8003e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003e4a:	887b      	ldrh	r3, [r7, #2]
 8003e4c:	041a      	lsls	r2, r3, #16
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	619a      	str	r2, [r3, #24]
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e08b      	b.n	8003f8a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fe fcf0 	bl	800286c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2224      	movs	r2, #36	@ 0x24
 8003e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0201 	bic.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003eb0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ec0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d107      	bne.n	8003eda <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ed6:	609a      	str	r2, [r3, #8]
 8003ed8:	e006      	b.n	8003ee8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003ee6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d108      	bne.n	8003f02 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003efe:	605a      	str	r2, [r3, #4]
 8003f00:	e007      	b.n	8003f12 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f94 <HAL_I2C_Init+0x134>)
 8003f1e:	430b      	orrs	r3, r1
 8003f20:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f30:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69d9      	ldr	r1, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a1a      	ldr	r2, [r3, #32]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f042 0201 	orr.w	r2, r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2220      	movs	r2, #32
 8003f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	02008000 	.word	0x02008000

08003f98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b088      	sub	sp, #32
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	607a      	str	r2, [r7, #4]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	817b      	strh	r3, [r7, #10]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	f040 80fd 	bne.w	80041b4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_I2C_Master_Transmit+0x30>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e0f6      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fd0:	f7ff f838 	bl	8003044 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	2319      	movs	r3, #25
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 feab 	bl	8004d3e <I2C_WaitOnFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e0e1      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2221      	movs	r2, #33	@ 0x21
 8003ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	893a      	ldrh	r2, [r7, #8]
 8004012:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	2bff      	cmp	r3, #255	@ 0xff
 8004022:	d906      	bls.n	8004032 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	22ff      	movs	r2, #255	@ 0xff
 8004028:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800402a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	e007      	b.n	8004042 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004036:	b29a      	uxth	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800403c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004040:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004046:	2b00      	cmp	r3, #0
 8004048:	d024      	beq.n	8004094 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004064:	b29b      	uxth	r3, r3
 8004066:	3b01      	subs	r3, #1
 8004068:	b29a      	uxth	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407e:	b2db      	uxtb	r3, r3
 8004080:	3301      	adds	r3, #1
 8004082:	b2da      	uxtb	r2, r3
 8004084:	8979      	ldrh	r1, [r7, #10]
 8004086:	4b4e      	ldr	r3, [pc, #312]	@ (80041c0 <HAL_I2C_Master_Transmit+0x228>)
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f001 f819 	bl	80050c4 <I2C_TransferConfig>
 8004092:	e066      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004098:	b2da      	uxtb	r2, r3
 800409a:	8979      	ldrh	r1, [r7, #10]
 800409c:	4b48      	ldr	r3, [pc, #288]	@ (80041c0 <HAL_I2C_Master_Transmit+0x228>)
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f001 f80e 	bl	80050c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80040a8:	e05b      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	6a39      	ldr	r1, [r7, #32]
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 fe9e 	bl	8004df0 <I2C_WaitOnTXISFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e07b      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	781a      	ldrb	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d8:	b29b      	uxth	r3, r3
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d034      	beq.n	8004162 <HAL_I2C_Master_Transmit+0x1ca>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d130      	bne.n	8004162 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	2200      	movs	r2, #0
 8004108:	2180      	movs	r1, #128	@ 0x80
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fe17 	bl	8004d3e <I2C_WaitOnFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e04d      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411e:	b29b      	uxth	r3, r3
 8004120:	2bff      	cmp	r3, #255	@ 0xff
 8004122:	d90e      	bls.n	8004142 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	22ff      	movs	r2, #255	@ 0xff
 8004128:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800412e:	b2da      	uxtb	r2, r3
 8004130:	8979      	ldrh	r1, [r7, #10]
 8004132:	2300      	movs	r3, #0
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 ffc2 	bl	80050c4 <I2C_TransferConfig>
 8004140:	e00f      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004150:	b2da      	uxtb	r2, r3
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	2300      	movs	r3, #0
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 ffb1 	bl	80050c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004166:	b29b      	uxth	r3, r3
 8004168:	2b00      	cmp	r3, #0
 800416a:	d19e      	bne.n	80040aa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	6a39      	ldr	r1, [r7, #32]
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 fe84 	bl	8004e7e <I2C_WaitOnSTOPFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e01a      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2220      	movs	r2, #32
 8004186:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6859      	ldr	r1, [r3, #4]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <HAL_I2C_Master_Transmit+0x22c>)
 8004194:	400b      	ands	r3, r1
 8004196:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	e000      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
  }
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	80002000 	.word	0x80002000
 80041c4:	fe00e800 	.word	0xfe00e800

080041c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	68f9      	ldr	r1, [r7, #12]
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	4798      	blx	r3
  }
}
 80041f4:	bf00      	nop
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	0a1b      	lsrs	r3, r3, #8
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b00      	cmp	r3, #0
 800421e:	d010      	beq.n	8004242 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	09db      	lsrs	r3, r3, #7
 8004224:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00a      	beq.n	8004242 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004230:	f043 0201 	orr.w	r2, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004240:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	0a9b      	lsrs	r3, r3, #10
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d010      	beq.n	8004270 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	09db      	lsrs	r3, r3, #7
 8004252:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00a      	beq.n	8004270 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425e:	f043 0208 	orr.w	r2, r3, #8
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800426e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	0a5b      	lsrs	r3, r3, #9
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d010      	beq.n	800429e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	09db      	lsrs	r3, r3, #7
 8004280:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428c:	f043 0202 	orr.w	r2, r3, #2
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800429c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 030b 	and.w	r3, r3, #11
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80042ae:	68f9      	ldr	r1, [r7, #12]
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fbeb 	bl	8004a8c <I2C_ITError>
  }
}
 80042b6:	bf00      	nop
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042be:	b480      	push	{r7}
 80042c0:	b083      	sub	sp, #12
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80042da:	bf00      	nop
 80042dc:	370c      	adds	r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b083      	sub	sp, #12
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
 80042ee:	460b      	mov	r3, r1
 80042f0:	70fb      	strb	r3, [r7, #3]
 80042f2:	4613      	mov	r3, r2
 80042f4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004302:	b480      	push	{r7}
 8004304:	b083      	sub	sp, #12
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800433e:	b580      	push	{r7, lr}
 8004340:	b086      	sub	sp, #24
 8004342:	af00      	add	r7, sp, #0
 8004344:	60f8      	str	r0, [r7, #12]
 8004346:	60b9      	str	r1, [r7, #8]
 8004348:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <I2C_Slave_ISR_IT+0x24>
 800435e:	2302      	movs	r3, #2
 8004360:	e0ed      	b.n	800453e <I2C_Slave_ISR_IT+0x200>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	095b      	lsrs	r3, r3, #5
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00a      	beq.n	800438c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	095b      	lsrs	r3, r3, #5
 800437a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800437e:	2b00      	cmp	r3, #0
 8004380:	d004      	beq.n	800438c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004382:	6939      	ldr	r1, [r7, #16]
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f9c1 	bl	800470c <I2C_ITSlaveCplt>
 800438a:	e0d3      	b.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	091b      	lsrs	r3, r3, #4
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d04d      	beq.n	8004434 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	091b      	lsrs	r3, r3, #4
 800439c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d047      	beq.n	8004434 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d128      	bne.n	8004400 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b28      	cmp	r3, #40	@ 0x28
 80043b8:	d108      	bne.n	80043cc <I2C_Slave_ISR_IT+0x8e>
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043c0:	d104      	bne.n	80043cc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80043c2:	6939      	ldr	r1, [r7, #16]
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 fb0b 	bl	80049e0 <I2C_ITListenCplt>
 80043ca:	e032      	b.n	8004432 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b29      	cmp	r3, #41	@ 0x29
 80043d6:	d10e      	bne.n	80043f6 <I2C_Slave_ISR_IT+0xb8>
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043de:	d00a      	beq.n	80043f6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2210      	movs	r2, #16
 80043e6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 fc66 	bl	8004cba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 f92d 	bl	800464e <I2C_ITSlaveSeqCplt>
 80043f4:	e01d      	b.n	8004432 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2210      	movs	r2, #16
 80043fc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80043fe:	e096      	b.n	800452e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2210      	movs	r2, #16
 8004406:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440c:	f043 0204 	orr.w	r2, r3, #4
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <I2C_Slave_ISR_IT+0xe6>
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004420:	f040 8085 	bne.w	800452e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004428:	4619      	mov	r1, r3
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f000 fb2e 	bl	8004a8c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004430:	e07d      	b.n	800452e <I2C_Slave_ISR_IT+0x1f0>
 8004432:	e07c      	b.n	800452e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	089b      	lsrs	r3, r3, #2
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d030      	beq.n	80044a2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004448:	2b00      	cmp	r3, #0
 800444a:	d02a      	beq.n	80044a2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004450:	b29b      	uxth	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d018      	beq.n	8004488 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	b2d2      	uxtb	r2, r2
 8004462:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	1c5a      	adds	r2, r3, #1
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004472:	3b01      	subs	r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d14f      	bne.n	8004532 <I2C_Slave_ISR_IT+0x1f4>
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004498:	d04b      	beq.n	8004532 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f8d7 	bl	800464e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80044a0:	e047      	b.n	8004532 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	08db      	lsrs	r3, r3, #3
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	08db      	lsrs	r3, r3, #3
 80044b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d004      	beq.n	80044c4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80044ba:	6939      	ldr	r1, [r7, #16]
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 f842 	bl	8004546 <I2C_ITAddrCplt>
 80044c2:	e037      	b.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	085b      	lsrs	r3, r3, #1
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d031      	beq.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	085b      	lsrs	r3, r3, #1
 80044d4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d02b      	beq.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d018      	beq.n	8004518 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	781a      	ldrb	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800450e:	3b01      	subs	r3, #1
 8004510:	b29a      	uxth	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004516:	e00d      	b.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800451e:	d002      	beq.n	8004526 <I2C_Slave_ISR_IT+0x1e8>
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d106      	bne.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 f891 	bl	800464e <I2C_ITSlaveSeqCplt>
 800452c:	e002      	b.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800452e:	bf00      	nop
 8004530:	e000      	b.n	8004534 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8004532:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
 800454e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800455c:	2b28      	cmp	r3, #40	@ 0x28
 800455e:	d16a      	bne.n	8004636 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	0c1b      	lsrs	r3, r3, #16
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	0c1b      	lsrs	r3, r3, #16
 8004578:	b29b      	uxth	r3, r3
 800457a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800457e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	b29b      	uxth	r3, r3
 8004588:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800458c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	b29b      	uxth	r3, r3
 8004596:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800459a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d138      	bne.n	8004616 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80045a4:	897b      	ldrh	r3, [r7, #10]
 80045a6:	09db      	lsrs	r3, r3, #7
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	89bb      	ldrh	r3, [r7, #12]
 80045ac:	4053      	eors	r3, r2
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	f003 0306 	and.w	r3, r3, #6
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d11c      	bne.n	80045f2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80045b8:	897b      	ldrh	r3, [r7, #10]
 80045ba:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d13b      	bne.n	8004646 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2208      	movs	r2, #8
 80045da:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80045e4:	89ba      	ldrh	r2, [r7, #12]
 80045e6:	7bfb      	ldrb	r3, [r7, #15]
 80045e8:	4619      	mov	r1, r3
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7ff fe7b 	bl	80042e6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80045f0:	e029      	b.n	8004646 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80045f2:	893b      	ldrh	r3, [r7, #8]
 80045f4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80045f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fd94 	bl	8005128 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004608:	89ba      	ldrh	r2, [r7, #12]
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	4619      	mov	r1, r3
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff fe69 	bl	80042e6 <HAL_I2C_AddrCallback>
}
 8004614:	e017      	b.n	8004646 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004616:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fd84 	bl	8005128 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004628:	89ba      	ldrh	r2, [r7, #12]
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	4619      	mov	r1, r3
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7ff fe59 	bl	80042e6 <HAL_I2C_AddrCallback>
}
 8004634:	e007      	b.n	8004646 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2208      	movs	r2, #8
 800463c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	0b9b      	lsrs	r3, r3, #14
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d008      	beq.n	8004684 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	e00d      	b.n	80046a0 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	0bdb      	lsrs	r3, r3, #15
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d007      	beq.n	80046a0 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800469e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b29      	cmp	r3, #41	@ 0x29
 80046aa:	d112      	bne.n	80046d2 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2228      	movs	r2, #40	@ 0x28
 80046b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2221      	movs	r2, #33	@ 0x21
 80046b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80046ba:	2101      	movs	r1, #1
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fd33 	bl	8005128 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7ff fdf7 	bl	80042be <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80046d0:	e017      	b.n	8004702 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b2a      	cmp	r3, #42	@ 0x2a
 80046dc:	d111      	bne.n	8004702 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2228      	movs	r2, #40	@ 0x28
 80046e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2222      	movs	r2, #34	@ 0x22
 80046ea:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80046ec:	2102      	movs	r1, #2
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fd1a 	bl	8005128 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7ff fde8 	bl	80042d2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004726:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800472e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2220      	movs	r2, #32
 8004736:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004738:	7afb      	ldrb	r3, [r7, #11]
 800473a:	2b21      	cmp	r3, #33	@ 0x21
 800473c:	d002      	beq.n	8004744 <I2C_ITSlaveCplt+0x38>
 800473e:	7afb      	ldrb	r3, [r7, #11]
 8004740:	2b29      	cmp	r3, #41	@ 0x29
 8004742:	d108      	bne.n	8004756 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004744:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 fced 	bl	8005128 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2221      	movs	r2, #33	@ 0x21
 8004752:	631a      	str	r2, [r3, #48]	@ 0x30
 8004754:	e019      	b.n	800478a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004756:	7afb      	ldrb	r3, [r7, #11]
 8004758:	2b22      	cmp	r3, #34	@ 0x22
 800475a:	d002      	beq.n	8004762 <I2C_ITSlaveCplt+0x56>
 800475c:	7afb      	ldrb	r3, [r7, #11]
 800475e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004760:	d108      	bne.n	8004774 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004762:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fcde 	bl	8005128 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2222      	movs	r2, #34	@ 0x22
 8004770:	631a      	str	r2, [r3, #48]	@ 0x30
 8004772:	e00a      	b.n	800478a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004774:	7afb      	ldrb	r3, [r7, #11]
 8004776:	2b28      	cmp	r3, #40	@ 0x28
 8004778:	d107      	bne.n	800478a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800477a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fcd2 	bl	8005128 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685a      	ldr	r2, [r3, #4]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004798:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6859      	ldr	r1, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	4b8c      	ldr	r3, [pc, #560]	@ (80049d8 <I2C_ITSlaveCplt+0x2cc>)
 80047a6:	400b      	ands	r3, r1
 80047a8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fa85 	bl	8004cba <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	0b9b      	lsrs	r3, r3, #14
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d013      	beq.n	80047e4 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047ca:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d020      	beq.n	8004816 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	b29a      	uxth	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047e2:	e018      	b.n	8004816 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	0bdb      	lsrs	r3, r3, #15
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d012      	beq.n	8004816 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047fe:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004804:	2b00      	cmp	r3, #0
 8004806:	d006      	beq.n	8004816 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	b29a      	uxth	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	089b      	lsrs	r3, r3, #2
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d020      	beq.n	8004864 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	b2d2      	uxtb	r2, r2
 8004836:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00c      	beq.n	8004864 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484e:	3b01      	subs	r3, #1
 8004850:	b29a      	uxth	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004868:	b29b      	uxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d005      	beq.n	800487a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004872:	f043 0204 	orr.w	r2, r3, #4
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	091b      	lsrs	r3, r3, #4
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d04a      	beq.n	800491c <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	091b      	lsrs	r3, r3, #4
 800488a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800488e:	2b00      	cmp	r3, #0
 8004890:	d044      	beq.n	800491c <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d128      	bne.n	80048ee <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b28      	cmp	r3, #40	@ 0x28
 80048a6:	d108      	bne.n	80048ba <I2C_ITSlaveCplt+0x1ae>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048ae:	d104      	bne.n	80048ba <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80048b0:	6979      	ldr	r1, [r7, #20]
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 f894 	bl	80049e0 <I2C_ITListenCplt>
 80048b8:	e030      	b.n	800491c <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b29      	cmp	r3, #41	@ 0x29
 80048c4:	d10e      	bne.n	80048e4 <I2C_ITSlaveCplt+0x1d8>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048cc:	d00a      	beq.n	80048e4 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2210      	movs	r2, #16
 80048d4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 f9ef 	bl	8004cba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f7ff feb6 	bl	800464e <I2C_ITSlaveSeqCplt>
 80048e2:	e01b      	b.n	800491c <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2210      	movs	r2, #16
 80048ea:	61da      	str	r2, [r3, #28]
 80048ec:	e016      	b.n	800491c <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2210      	movs	r2, #16
 80048f4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fa:	f043 0204 	orr.w	r2, r3, #4
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <I2C_ITSlaveCplt+0x204>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800490e:	d105      	bne.n	800491c <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004914:	4619      	mov	r1, r3
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f8b8 	bl	8004a8c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	2b00      	cmp	r3, #0
 8004930:	d010      	beq.n	8004954 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004936:	4619      	mov	r1, r3
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f8a7 	bl	8004a8c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b28      	cmp	r3, #40	@ 0x28
 8004948:	d141      	bne.n	80049ce <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800494a:	6979      	ldr	r1, [r7, #20]
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f847 	bl	80049e0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004952:	e03c      	b.n	80049ce <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004958:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800495c:	d014      	beq.n	8004988 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7ff fe75 	bl	800464e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a1d      	ldr	r2, [pc, #116]	@ (80049dc <I2C_ITSlaveCplt+0x2d0>)
 8004968:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff fcbe 	bl	8004302 <HAL_I2C_ListenCpltCallback>
}
 8004986:	e022      	b.n	80049ce <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b22      	cmp	r3, #34	@ 0x22
 8004992:	d10e      	bne.n	80049b2 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2220      	movs	r2, #32
 8004998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7ff fc91 	bl	80042d2 <HAL_I2C_SlaveRxCpltCallback>
}
 80049b0:	e00d      	b.n	80049ce <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff fc78 	bl	80042be <HAL_I2C_SlaveTxCpltCallback>
}
 80049ce:	bf00      	nop
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	fe00e800 	.word	0xfe00e800
 80049dc:	ffff0000 	.word	0xffff0000

080049e0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a26      	ldr	r2, [pc, #152]	@ (8004a88 <I2C_ITListenCplt+0xa8>)
 80049ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d022      	beq.n	8004a5e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d012      	beq.n	8004a5e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a56:	f043 0204 	orr.w	r2, r3, #4
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004a5e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 fb60 	bl	8005128 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2210      	movs	r2, #16
 8004a6e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f7ff fc42 	bl	8004302 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004a7e:	bf00      	nop
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	ffff0000 	.word	0xffff0000

08004a8c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a9c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a6d      	ldr	r2, [pc, #436]	@ (8004c60 <I2C_ITError+0x1d4>)
 8004aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b28      	cmp	r3, #40	@ 0x28
 8004ac2:	d005      	beq.n	8004ad0 <I2C_ITError+0x44>
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
 8004ac6:	2b29      	cmp	r3, #41	@ 0x29
 8004ac8:	d002      	beq.n	8004ad0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004aca:	7bfb      	ldrb	r3, [r7, #15]
 8004acc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ace:	d10b      	bne.n	8004ae8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ad0:	2103      	movs	r1, #3
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 fb28 	bl	8005128 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2228      	movs	r2, #40	@ 0x28
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a60      	ldr	r2, [pc, #384]	@ (8004c64 <I2C_ITError+0x1d8>)
 8004ae4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ae6:	e030      	b.n	8004b4a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ae8:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fb1b 	bl	8005128 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f8e1 	bl	8004cba <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b60      	cmp	r3, #96	@ 0x60
 8004b02:	d01f      	beq.n	8004b44 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	f003 0320 	and.w	r3, r3, #32
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	d114      	bne.n	8004b44 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f003 0310 	and.w	r3, r3, #16
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d109      	bne.n	8004b3c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2210      	movs	r2, #16
 8004b2e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b34:	f043 0204 	orr.w	r2, r3, #4
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2220      	movs	r2, #32
 8004b42:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d039      	beq.n	8004bcc <I2C_ITError+0x140>
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b11      	cmp	r3, #17
 8004b5c:	d002      	beq.n	8004b64 <I2C_ITError+0xd8>
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2b21      	cmp	r3, #33	@ 0x21
 8004b62:	d133      	bne.n	8004bcc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b72:	d107      	bne.n	8004b84 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b82:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7fe fc2e 	bl	80033ea <HAL_DMA_GetState>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d017      	beq.n	8004bc4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b98:	4a33      	ldr	r2, [pc, #204]	@ (8004c68 <I2C_ITError+0x1dc>)
 8004b9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7fe fbfc 	bl	80033a6 <HAL_DMA_Abort_IT>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d04d      	beq.n	8004c50 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bbe:	4610      	mov	r0, r2
 8004bc0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bc2:	e045      	b.n	8004c50 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f851 	bl	8004c6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bca:	e041      	b.n	8004c50 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d039      	beq.n	8004c48 <I2C_ITError+0x1bc>
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b12      	cmp	r3, #18
 8004bd8:	d002      	beq.n	8004be0 <I2C_ITError+0x154>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2b22      	cmp	r3, #34	@ 0x22
 8004bde:	d133      	bne.n	8004c48 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bee:	d107      	bne.n	8004c00 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bfe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7fe fbf0 	bl	80033ea <HAL_DMA_GetState>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d017      	beq.n	8004c40 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c14:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <I2C_ITError+0x1dc>)
 8004c16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fe fbbe 	bl	80033a6 <HAL_DMA_Abort_IT>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d011      	beq.n	8004c54 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c3e:	e009      	b.n	8004c54 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f813 	bl	8004c6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c46:	e005      	b.n	8004c54 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f80f 	bl	8004c6c <I2C_TreatErrorCallback>
  }
}
 8004c4e:	e002      	b.n	8004c56 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c50:	bf00      	nop
 8004c52:	e000      	b.n	8004c56 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c54:	bf00      	nop
}
 8004c56:	bf00      	nop
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	ffff0000 	.word	0xffff0000
 8004c64:	0800433f 	.word	0x0800433f
 8004c68:	08004d03 	.word	0x08004d03

08004c6c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b60      	cmp	r3, #96	@ 0x60
 8004c7e:	d10e      	bne.n	8004c9e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7ff fb47 	bl	800432a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c9c:	e009      	b.n	8004cb2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff fb32 	bl	8004316 <HAL_I2C_ErrorCallback>
}
 8004cb2:	bf00      	nop
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d103      	bne.n	8004cd8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d007      	beq.n	8004cf6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	699a      	ldr	r2, [r3, #24]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f042 0201 	orr.w	r2, r2, #1
 8004cf4:	619a      	str	r2, [r3, #24]
  }
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b084      	sub	sp, #16
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f7ff ff9b 	bl	8004c6c <I2C_TreatErrorCallback>
}
 8004d36:	bf00      	nop
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b084      	sub	sp, #16
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	60f8      	str	r0, [r7, #12]
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	603b      	str	r3, [r7, #0]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d4e:	e03b      	b.n	8004dc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	6839      	ldr	r1, [r7, #0]
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 f8d5 	bl	8004f04 <I2C_IsErrorOccurred>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e041      	b.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d02d      	beq.n	8004dc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6c:	f7fe f96a 	bl	8003044 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d302      	bcc.n	8004d82 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d122      	bne.n	8004dc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	699a      	ldr	r2, [r3, #24]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	bf0c      	ite	eq
 8004d92:	2301      	moveq	r3, #1
 8004d94:	2300      	movne	r3, #0
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	461a      	mov	r2, r3
 8004d9a:	79fb      	ldrb	r3, [r7, #7]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d113      	bne.n	8004dc8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da4:	f043 0220 	orr.w	r2, r3, #32
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e00f      	b.n	8004de8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699a      	ldr	r2, [r3, #24]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	bf0c      	ite	eq
 8004dd8:	2301      	moveq	r3, #1
 8004dda:	2300      	movne	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	461a      	mov	r2, r3
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d0b4      	beq.n	8004d50 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004dfc:	e033      	b.n	8004e66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	68b9      	ldr	r1, [r7, #8]
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f87e 	bl	8004f04 <I2C_IsErrorOccurred>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e031      	b.n	8004e76 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e18:	d025      	beq.n	8004e66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1a:	f7fe f913 	bl	8003044 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d302      	bcc.n	8004e30 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d11a      	bne.n	8004e66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d013      	beq.n	8004e66 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e42:	f043 0220 	orr.w	r2, r3, #32
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e007      	b.n	8004e76 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d1c4      	bne.n	8004dfe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b084      	sub	sp, #16
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e8a:	e02f      	b.n	8004eec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	68b9      	ldr	r1, [r7, #8]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f837 	bl	8004f04 <I2C_IsErrorOccurred>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e02d      	b.n	8004efc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea0:	f7fe f8d0 	bl	8003044 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d302      	bcc.n	8004eb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d11a      	bne.n	8004eec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	f003 0320 	and.w	r3, r3, #32
 8004ec0:	2b20      	cmp	r3, #32
 8004ec2:	d013      	beq.n	8004eec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec8:	f043 0220 	orr.w	r2, r3, #32
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e007      	b.n	8004efc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b20      	cmp	r3, #32
 8004ef8:	d1c8      	bne.n	8004e8c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b08a      	sub	sp, #40	@ 0x28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f10:	2300      	movs	r3, #0
 8004f12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	f003 0310 	and.w	r3, r3, #16
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d068      	beq.n	8005002 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2210      	movs	r2, #16
 8004f36:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f38:	e049      	b.n	8004fce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f40:	d045      	beq.n	8004fce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f42:	f7fe f87f 	bl	8003044 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d302      	bcc.n	8004f58 <I2C_IsErrorOccurred+0x54>
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d13a      	bne.n	8004fce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f62:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f6a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f7a:	d121      	bne.n	8004fc0 <I2C_IsErrorOccurred+0xbc>
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f82:	d01d      	beq.n	8004fc0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d01a      	beq.n	8004fc0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f98:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f9a:	f7fe f853 	bl	8003044 <HAL_GetTick>
 8004f9e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fa0:	e00e      	b.n	8004fc0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004fa2:	f7fe f84f 	bl	8003044 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b19      	cmp	r3, #25
 8004fae:	d907      	bls.n	8004fc0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	f043 0320 	orr.w	r3, r3, #32
 8004fb6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004fbe:	e006      	b.n	8004fce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	f003 0320 	and.w	r3, r3, #32
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	d1e9      	bne.n	8004fa2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	f003 0320 	and.w	r3, r3, #32
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	d003      	beq.n	8004fe4 <I2C_IsErrorOccurred+0xe0>
 8004fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0aa      	beq.n	8004f3a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d103      	bne.n	8004ff4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	f043 0304 	orr.w	r3, r3, #4
 8004ffa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00b      	beq.n	800502c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	f043 0301 	orr.w	r3, r3, #1
 800501a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005024:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00b      	beq.n	800504e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005036:	6a3b      	ldr	r3, [r7, #32]
 8005038:	f043 0308 	orr.w	r3, r3, #8
 800503c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005046:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005058:	6a3b      	ldr	r3, [r7, #32]
 800505a:	f043 0302 	orr.w	r3, r3, #2
 800505e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005068:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005074:	2b00      	cmp	r3, #0
 8005076:	d01c      	beq.n	80050b2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7ff fe1e 	bl	8004cba <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6859      	ldr	r1, [r3, #4]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	4b0d      	ldr	r3, [pc, #52]	@ (80050c0 <I2C_IsErrorOccurred+0x1bc>)
 800508a:	400b      	ands	r3, r1
 800508c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	431a      	orrs	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2220      	movs	r2, #32
 800509e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80050b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3728      	adds	r7, #40	@ 0x28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	fe00e800 	.word	0xfe00e800

080050c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	607b      	str	r3, [r7, #4]
 80050ce:	460b      	mov	r3, r1
 80050d0:	817b      	strh	r3, [r7, #10]
 80050d2:	4613      	mov	r3, r2
 80050d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050d6:	897b      	ldrh	r3, [r7, #10]
 80050d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050dc:	7a7b      	ldrb	r3, [r7, #9]
 80050de:	041b      	lsls	r3, r3, #16
 80050e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050e4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050f2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	0d5b      	lsrs	r3, r3, #21
 80050fe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005102:	4b08      	ldr	r3, [pc, #32]	@ (8005124 <I2C_TransferConfig+0x60>)
 8005104:	430b      	orrs	r3, r1
 8005106:	43db      	mvns	r3, r3
 8005108:	ea02 0103 	and.w	r1, r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	03ff63ff 	.word	0x03ff63ff

08005128 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	460b      	mov	r3, r1
 8005132:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005138:	887b      	ldrh	r3, [r7, #2]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00f      	beq.n	8005162 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005148:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005150:	b2db      	uxtb	r3, r3
 8005152:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005156:	2b28      	cmp	r3, #40	@ 0x28
 8005158:	d003      	beq.n	8005162 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005160:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005162:	887b      	ldrh	r3, [r7, #2]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00f      	beq.n	800518c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005172:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800517a:	b2db      	uxtb	r3, r3
 800517c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005180:	2b28      	cmp	r3, #40	@ 0x28
 8005182:	d003      	beq.n	800518c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800518a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800518c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005190:	2b00      	cmp	r3, #0
 8005192:	da03      	bge.n	800519c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800519a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800519c:	887b      	ldrh	r3, [r7, #2]
 800519e:	2b10      	cmp	r3, #16
 80051a0:	d103      	bne.n	80051aa <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80051a8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80051aa:	887b      	ldrh	r3, [r7, #2]
 80051ac:	2b20      	cmp	r3, #32
 80051ae:	d103      	bne.n	80051b8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f043 0320 	orr.w	r3, r3, #32
 80051b6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80051b8:	887b      	ldrh	r3, [r7, #2]
 80051ba:	2b40      	cmp	r3, #64	@ 0x40
 80051bc:	d103      	bne.n	80051c6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051c4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6819      	ldr	r1, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	43da      	mvns	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	400a      	ands	r2, r1
 80051d6:	601a      	str	r2, [r3, #0]
}
 80051d8:	bf00      	nop
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	d138      	bne.n	800526c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005204:	2302      	movs	r3, #2
 8005206:	e032      	b.n	800526e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2224      	movs	r2, #36	@ 0x24
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0201 	bic.w	r2, r2, #1
 8005226:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005236:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6819      	ldr	r1, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	430a      	orrs	r2, r1
 8005246:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0201 	orr.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005268:	2300      	movs	r3, #0
 800526a:	e000      	b.n	800526e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800526c:	2302      	movs	r3, #2
  }
}
 800526e:	4618      	mov	r0, r3
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800527a:	b480      	push	{r7}
 800527c:	b085      	sub	sp, #20
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b20      	cmp	r3, #32
 800528e:	d139      	bne.n	8005304 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800529a:	2302      	movs	r3, #2
 800529c:	e033      	b.n	8005306 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2224      	movs	r2, #36	@ 0x24
 80052aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 0201 	bic.w	r2, r2, #1
 80052bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	021b      	lsls	r3, r3, #8
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005300:	2300      	movs	r3, #0
 8005302:	e000      	b.n	8005306 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005304:	2302      	movs	r3, #2
  }
}
 8005306:	4618      	mov	r0, r3
 8005308:	3714      	adds	r7, #20
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b086      	sub	sp, #24
 8005316:	af02      	add	r7, sp, #8
 8005318:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e108      	b.n	8005536 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d106      	bne.n	8005344 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7fd fc52 	bl	8002be8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2203      	movs	r2, #3
 8005348:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005352:	d102      	bne.n	800535a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4618      	mov	r0, r3
 8005360:	f004 fd2a 	bl	8009db8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6818      	ldr	r0, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	7c1a      	ldrb	r2, [r3, #16]
 800536c:	f88d 2000 	strb.w	r2, [sp]
 8005370:	3304      	adds	r3, #4
 8005372:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005374:	f004 fcc6 	bl	8009d04 <USB_CoreInit>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d005      	beq.n	800538a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e0d5      	b.n	8005536 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2100      	movs	r1, #0
 8005390:	4618      	mov	r0, r3
 8005392:	f004 fd22 	bl	8009dda <USB_SetCurrentMode>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e0c6      	b.n	8005536 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053a8:	2300      	movs	r3, #0
 80053aa:	73fb      	strb	r3, [r7, #15]
 80053ac:	e04a      	b.n	8005444 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80053ae:	7bfa      	ldrb	r2, [r7, #15]
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	4613      	mov	r3, r2
 80053b4:	00db      	lsls	r3, r3, #3
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	440b      	add	r3, r1
 80053bc:	3315      	adds	r3, #21
 80053be:	2201      	movs	r2, #1
 80053c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80053c2:	7bfa      	ldrb	r2, [r7, #15]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	3314      	adds	r3, #20
 80053d2:	7bfa      	ldrb	r2, [r7, #15]
 80053d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80053d6:	7bfa      	ldrb	r2, [r7, #15]
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	b298      	uxth	r0, r3
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	4613      	mov	r3, r2
 80053e0:	00db      	lsls	r3, r3, #3
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	440b      	add	r3, r1
 80053e8:	332e      	adds	r3, #46	@ 0x2e
 80053ea:	4602      	mov	r2, r0
 80053ec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80053ee:	7bfa      	ldrb	r2, [r7, #15]
 80053f0:	6879      	ldr	r1, [r7, #4]
 80053f2:	4613      	mov	r3, r2
 80053f4:	00db      	lsls	r3, r3, #3
 80053f6:	4413      	add	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	440b      	add	r3, r1
 80053fc:	3318      	adds	r3, #24
 80053fe:	2200      	movs	r2, #0
 8005400:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005402:	7bfa      	ldrb	r2, [r7, #15]
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	4613      	mov	r3, r2
 8005408:	00db      	lsls	r3, r3, #3
 800540a:	4413      	add	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	440b      	add	r3, r1
 8005410:	331c      	adds	r3, #28
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005416:	7bfa      	ldrb	r2, [r7, #15]
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	4613      	mov	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	4413      	add	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	440b      	add	r3, r1
 8005424:	3320      	adds	r3, #32
 8005426:	2200      	movs	r2, #0
 8005428:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800542a:	7bfa      	ldrb	r2, [r7, #15]
 800542c:	6879      	ldr	r1, [r7, #4]
 800542e:	4613      	mov	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	4413      	add	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	440b      	add	r3, r1
 8005438:	3324      	adds	r3, #36	@ 0x24
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800543e:	7bfb      	ldrb	r3, [r7, #15]
 8005440:	3301      	adds	r3, #1
 8005442:	73fb      	strb	r3, [r7, #15]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	791b      	ldrb	r3, [r3, #4]
 8005448:	7bfa      	ldrb	r2, [r7, #15]
 800544a:	429a      	cmp	r2, r3
 800544c:	d3af      	bcc.n	80053ae <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800544e:	2300      	movs	r3, #0
 8005450:	73fb      	strb	r3, [r7, #15]
 8005452:	e044      	b.n	80054de <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005454:	7bfa      	ldrb	r2, [r7, #15]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	00db      	lsls	r3, r3, #3
 800545c:	4413      	add	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005466:	2200      	movs	r2, #0
 8005468:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800546a:	7bfa      	ldrb	r2, [r7, #15]
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	00db      	lsls	r3, r3, #3
 8005472:	4413      	add	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	440b      	add	r3, r1
 8005478:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800547c:	7bfa      	ldrb	r2, [r7, #15]
 800547e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005480:	7bfa      	ldrb	r2, [r7, #15]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005492:	2200      	movs	r2, #0
 8005494:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005496:	7bfa      	ldrb	r2, [r7, #15]
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	00db      	lsls	r3, r3, #3
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80054c2:	7bfa      	ldrb	r2, [r7, #15]
 80054c4:	6879      	ldr	r1, [r7, #4]
 80054c6:	4613      	mov	r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	4413      	add	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	440b      	add	r3, r1
 80054d0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	3301      	adds	r3, #1
 80054dc:	73fb      	strb	r3, [r7, #15]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	791b      	ldrb	r3, [r3, #4]
 80054e2:	7bfa      	ldrb	r2, [r7, #15]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d3b5      	bcc.n	8005454 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	7c1a      	ldrb	r2, [r3, #16]
 80054f0:	f88d 2000 	strb.w	r2, [sp]
 80054f4:	3304      	adds	r3, #4
 80054f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054f8:	f004 fcbc 	bl	8009e74 <USB_DevInit>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2202      	movs	r2, #2
 8005506:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e013      	b.n	8005536 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	7b1b      	ldrb	r3, [r3, #12]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d102      	bne.n	800552a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f80b 	bl	8005540 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4618      	mov	r0, r3
 8005530:	f004 fe77 	bl	800a222 <USB_DevDisconnect>

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800556e:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <HAL_PCDEx_ActivateLPM+0x44>)
 8005570:	4313      	orrs	r3, r2
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	3714      	adds	r7, #20
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr
 8005584:	10000003 	.word	0x10000003

08005588 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800558c:	4b05      	ldr	r3, [pc, #20]	@ (80055a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a04      	ldr	r2, [pc, #16]	@ (80055a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005596:	6013      	str	r3, [r2, #0]
}
 8005598:	bf00      	nop
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40007000 	.word	0x40007000

080055a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80055ae:	2300      	movs	r3, #0
 80055b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80055b2:	4b23      	ldr	r3, [pc, #140]	@ (8005640 <HAL_PWREx_EnableOverDrive+0x98>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	4a22      	ldr	r2, [pc, #136]	@ (8005640 <HAL_PWREx_EnableOverDrive+0x98>)
 80055b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80055be:	4b20      	ldr	r3, [pc, #128]	@ (8005640 <HAL_PWREx_EnableOverDrive+0x98>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c6:	603b      	str	r3, [r7, #0]
 80055c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80055ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1d      	ldr	r2, [pc, #116]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055d6:	f7fd fd35 	bl	8003044 <HAL_GetTick>
 80055da:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055dc:	e009      	b.n	80055f2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055de:	f7fd fd31 	bl	8003044 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055ec:	d901      	bls.n	80055f2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e022      	b.n	8005638 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055f2:	4b14      	ldr	r3, [pc, #80]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fe:	d1ee      	bne.n	80055de <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005600:	4b10      	ldr	r3, [pc, #64]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a0f      	ldr	r2, [pc, #60]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005606:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800560a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800560c:	f7fd fd1a 	bl	8003044 <HAL_GetTick>
 8005610:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005612:	e009      	b.n	8005628 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005614:	f7fd fd16 	bl	8003044 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005622:	d901      	bls.n	8005628 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e007      	b.n	8005638 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005628:	4b06      	ldr	r3, [pc, #24]	@ (8005644 <HAL_PWREx_EnableOverDrive+0x9c>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005634:	d1ee      	bne.n	8005614 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3708      	adds	r7, #8
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	40023800 	.word	0x40023800
 8005644:	40007000 	.word	0x40007000

08005648 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005650:	2300      	movs	r3, #0
 8005652:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e29b      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 8087 	beq.w	800577a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800566c:	4b96      	ldr	r3, [pc, #600]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 030c 	and.w	r3, r3, #12
 8005674:	2b04      	cmp	r3, #4
 8005676:	d00c      	beq.n	8005692 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005678:	4b93      	ldr	r3, [pc, #588]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 030c 	and.w	r3, r3, #12
 8005680:	2b08      	cmp	r3, #8
 8005682:	d112      	bne.n	80056aa <HAL_RCC_OscConfig+0x62>
 8005684:	4b90      	ldr	r3, [pc, #576]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800568c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005690:	d10b      	bne.n	80056aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005692:	4b8d      	ldr	r3, [pc, #564]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d06c      	beq.n	8005778 <HAL_RCC_OscConfig+0x130>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d168      	bne.n	8005778 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e275      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056b2:	d106      	bne.n	80056c2 <HAL_RCC_OscConfig+0x7a>
 80056b4:	4b84      	ldr	r3, [pc, #528]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a83      	ldr	r2, [pc, #524]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	e02e      	b.n	8005720 <HAL_RCC_OscConfig+0xd8>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x9c>
 80056ca:	4b7f      	ldr	r3, [pc, #508]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a7e      	ldr	r2, [pc, #504]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056d4:	6013      	str	r3, [r2, #0]
 80056d6:	4b7c      	ldr	r3, [pc, #496]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a7b      	ldr	r2, [pc, #492]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056e0:	6013      	str	r3, [r2, #0]
 80056e2:	e01d      	b.n	8005720 <HAL_RCC_OscConfig+0xd8>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056ec:	d10c      	bne.n	8005708 <HAL_RCC_OscConfig+0xc0>
 80056ee:	4b76      	ldr	r3, [pc, #472]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a75      	ldr	r2, [pc, #468]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	4b73      	ldr	r3, [pc, #460]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a72      	ldr	r2, [pc, #456]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e00b      	b.n	8005720 <HAL_RCC_OscConfig+0xd8>
 8005708:	4b6f      	ldr	r3, [pc, #444]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a6e      	ldr	r2, [pc, #440]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800570e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	4b6c      	ldr	r3, [pc, #432]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a6b      	ldr	r2, [pc, #428]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800571a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800571e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d013      	beq.n	8005750 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005728:	f7fd fc8c 	bl	8003044 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005730:	f7fd fc88 	bl	8003044 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b64      	cmp	r3, #100	@ 0x64
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e229      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005742:	4b61      	ldr	r3, [pc, #388]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0xe8>
 800574e:	e014      	b.n	800577a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005750:	f7fd fc78 	bl	8003044 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005758:	f7fd fc74 	bl	8003044 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b64      	cmp	r3, #100	@ 0x64
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e215      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800576a:	4b57      	ldr	r3, [pc, #348]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x110>
 8005776:	e000      	b.n	800577a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d069      	beq.n	800585a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005786:	4b50      	ldr	r3, [pc, #320]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f003 030c 	and.w	r3, r3, #12
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00b      	beq.n	80057aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005792:	4b4d      	ldr	r3, [pc, #308]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 030c 	and.w	r3, r3, #12
 800579a:	2b08      	cmp	r3, #8
 800579c:	d11c      	bne.n	80057d8 <HAL_RCC_OscConfig+0x190>
 800579e:	4b4a      	ldr	r3, [pc, #296]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d116      	bne.n	80057d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057aa:	4b47      	ldr	r3, [pc, #284]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <HAL_RCC_OscConfig+0x17a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d001      	beq.n	80057c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e1e9      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c2:	4b41      	ldr	r3, [pc, #260]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	493d      	ldr	r1, [pc, #244]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057d6:	e040      	b.n	800585a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d023      	beq.n	8005828 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057e0:	4b39      	ldr	r3, [pc, #228]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a38      	ldr	r2, [pc, #224]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80057e6:	f043 0301 	orr.w	r3, r3, #1
 80057ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ec:	f7fd fc2a 	bl	8003044 <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057f4:	f7fd fc26 	bl	8003044 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e1c7      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005806:	4b30      	ldr	r3, [pc, #192]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d0f0      	beq.n	80057f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005812:	4b2d      	ldr	r3, [pc, #180]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	4929      	ldr	r1, [pc, #164]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005822:	4313      	orrs	r3, r2
 8005824:	600b      	str	r3, [r1, #0]
 8005826:	e018      	b.n	800585a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005828:	4b27      	ldr	r3, [pc, #156]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a26      	ldr	r2, [pc, #152]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 800582e:	f023 0301 	bic.w	r3, r3, #1
 8005832:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fd fc06 	bl	8003044 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800583c:	f7fd fc02 	bl	8003044 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e1a3      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800584e:	4b1e      	ldr	r3, [pc, #120]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1f0      	bne.n	800583c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0308 	and.w	r3, r3, #8
 8005862:	2b00      	cmp	r3, #0
 8005864:	d038      	beq.n	80058d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d019      	beq.n	80058a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800586e:	4b16      	ldr	r3, [pc, #88]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005870:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005872:	4a15      	ldr	r2, [pc, #84]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005874:	f043 0301 	orr.w	r3, r3, #1
 8005878:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800587a:	f7fd fbe3 	bl	8003044 <HAL_GetTick>
 800587e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005880:	e008      	b.n	8005894 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005882:	f7fd fbdf 	bl	8003044 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	2b02      	cmp	r3, #2
 800588e:	d901      	bls.n	8005894 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e180      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005894:	4b0c      	ldr	r3, [pc, #48]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 8005896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0f0      	beq.n	8005882 <HAL_RCC_OscConfig+0x23a>
 80058a0:	e01a      	b.n	80058d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058a2:	4b09      	ldr	r3, [pc, #36]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80058a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058a6:	4a08      	ldr	r2, [pc, #32]	@ (80058c8 <HAL_RCC_OscConfig+0x280>)
 80058a8:	f023 0301 	bic.w	r3, r3, #1
 80058ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ae:	f7fd fbc9 	bl	8003044 <HAL_GetTick>
 80058b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058b4:	e00a      	b.n	80058cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058b6:	f7fd fbc5 	bl	8003044 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d903      	bls.n	80058cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e166      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
 80058c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058cc:	4b92      	ldr	r3, [pc, #584]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80058ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1ee      	bne.n	80058b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0304 	and.w	r3, r3, #4
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80a4 	beq.w	8005a2e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058e6:	4b8c      	ldr	r3, [pc, #560]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80058e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10d      	bne.n	800590e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80058f2:	4b89      	ldr	r3, [pc, #548]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	4a88      	ldr	r2, [pc, #544]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80058f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80058fe:	4b86      	ldr	r3, [pc, #536]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005906:	60bb      	str	r3, [r7, #8]
 8005908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800590a:	2301      	movs	r3, #1
 800590c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800590e:	4b83      	ldr	r3, [pc, #524]	@ (8005b1c <HAL_RCC_OscConfig+0x4d4>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005916:	2b00      	cmp	r3, #0
 8005918:	d118      	bne.n	800594c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800591a:	4b80      	ldr	r3, [pc, #512]	@ (8005b1c <HAL_RCC_OscConfig+0x4d4>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a7f      	ldr	r2, [pc, #508]	@ (8005b1c <HAL_RCC_OscConfig+0x4d4>)
 8005920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005926:	f7fd fb8d 	bl	8003044 <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800592e:	f7fd fb89 	bl	8003044 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b64      	cmp	r3, #100	@ 0x64
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e12a      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005940:	4b76      	ldr	r3, [pc, #472]	@ (8005b1c <HAL_RCC_OscConfig+0x4d4>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0f0      	beq.n	800592e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d106      	bne.n	8005962 <HAL_RCC_OscConfig+0x31a>
 8005954:	4b70      	ldr	r3, [pc, #448]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005958:	4a6f      	ldr	r2, [pc, #444]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005960:	e02d      	b.n	80059be <HAL_RCC_OscConfig+0x376>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10c      	bne.n	8005984 <HAL_RCC_OscConfig+0x33c>
 800596a:	4b6b      	ldr	r3, [pc, #428]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800596c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596e:	4a6a      	ldr	r2, [pc, #424]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005970:	f023 0301 	bic.w	r3, r3, #1
 8005974:	6713      	str	r3, [r2, #112]	@ 0x70
 8005976:	4b68      	ldr	r3, [pc, #416]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800597a:	4a67      	ldr	r2, [pc, #412]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800597c:	f023 0304 	bic.w	r3, r3, #4
 8005980:	6713      	str	r3, [r2, #112]	@ 0x70
 8005982:	e01c      	b.n	80059be <HAL_RCC_OscConfig+0x376>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b05      	cmp	r3, #5
 800598a:	d10c      	bne.n	80059a6 <HAL_RCC_OscConfig+0x35e>
 800598c:	4b62      	ldr	r3, [pc, #392]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005990:	4a61      	ldr	r2, [pc, #388]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005992:	f043 0304 	orr.w	r3, r3, #4
 8005996:	6713      	str	r3, [r2, #112]	@ 0x70
 8005998:	4b5f      	ldr	r3, [pc, #380]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800599a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800599c:	4a5e      	ldr	r2, [pc, #376]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 800599e:	f043 0301 	orr.w	r3, r3, #1
 80059a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80059a4:	e00b      	b.n	80059be <HAL_RCC_OscConfig+0x376>
 80059a6:	4b5c      	ldr	r3, [pc, #368]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80059a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059aa:	4a5b      	ldr	r2, [pc, #364]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b2:	4b59      	ldr	r3, [pc, #356]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b6:	4a58      	ldr	r2, [pc, #352]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80059b8:	f023 0304 	bic.w	r3, r3, #4
 80059bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d015      	beq.n	80059f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fd fb3d 	bl	8003044 <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059cc:	e00a      	b.n	80059e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7fd fb39 	bl	8003044 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059dc:	4293      	cmp	r3, r2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e0d8      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e4:	4b4c      	ldr	r3, [pc, #304]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 80059e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0ee      	beq.n	80059ce <HAL_RCC_OscConfig+0x386>
 80059f0:	e014      	b.n	8005a1c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f2:	f7fd fb27 	bl	8003044 <HAL_GetTick>
 80059f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f8:	e00a      	b.n	8005a10 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fa:	f7fd fb23 	bl	8003044 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d901      	bls.n	8005a10 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e0c2      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a10:	4b41      	ldr	r3, [pc, #260]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1ee      	bne.n	80059fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d105      	bne.n	8005a2e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a22:	4b3d      	ldr	r3, [pc, #244]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a26:	4a3c      	ldr	r2, [pc, #240]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a2c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 80ae 	beq.w	8005b94 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a38:	4b37      	ldr	r3, [pc, #220]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 030c 	and.w	r3, r3, #12
 8005a40:	2b08      	cmp	r3, #8
 8005a42:	d06d      	beq.n	8005b20 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d14b      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a4c:	4b32      	ldr	r3, [pc, #200]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a31      	ldr	r2, [pc, #196]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a58:	f7fd faf4 	bl	8003044 <HAL_GetTick>
 8005a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a60:	f7fd faf0 	bl	8003044 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e091      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a72:	4b29      	ldr	r3, [pc, #164]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1f0      	bne.n	8005a60 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	69da      	ldr	r2, [r3, #28]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	431a      	orrs	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8c:	019b      	lsls	r3, r3, #6
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a94:	085b      	lsrs	r3, r3, #1
 8005a96:	3b01      	subs	r3, #1
 8005a98:	041b      	lsls	r3, r3, #16
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	061b      	lsls	r3, r3, #24
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa8:	071b      	lsls	r3, r3, #28
 8005aaa:	491b      	ldr	r1, [pc, #108]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ab0:	4b19      	ldr	r3, [pc, #100]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a18      	ldr	r2, [pc, #96]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005ab6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005abc:	f7fd fac2 	bl	8003044 <HAL_GetTick>
 8005ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ac2:	e008      	b.n	8005ad6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac4:	f7fd fabe 	bl	8003044 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e05f      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad6:	4b10      	ldr	r3, [pc, #64]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0f0      	beq.n	8005ac4 <HAL_RCC_OscConfig+0x47c>
 8005ae2:	e057      	b.n	8005b94 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005aea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af0:	f7fd faa8 	bl	8003044 <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af8:	f7fd faa4 	bl	8003044 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e045      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b0a:	4b03      	ldr	r3, [pc, #12]	@ (8005b18 <HAL_RCC_OscConfig+0x4d0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f0      	bne.n	8005af8 <HAL_RCC_OscConfig+0x4b0>
 8005b16:	e03d      	b.n	8005b94 <HAL_RCC_OscConfig+0x54c>
 8005b18:	40023800 	.word	0x40023800
 8005b1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005b20:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba0 <HAL_RCC_OscConfig+0x558>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d030      	beq.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d129      	bne.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d122      	bne.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b50:	4013      	ands	r3, r2
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b56:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d119      	bne.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b66:	085b      	lsrs	r3, r3, #1
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d10f      	bne.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d107      	bne.n	8005b90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d001      	beq.n	8005b94 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e000      	b.n	8005b96 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40023800 	.word	0x40023800

08005ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0d0      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bbc:	4b6a      	ldr	r3, [pc, #424]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 030f 	and.w	r3, r3, #15
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d910      	bls.n	8005bec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bca:	4b67      	ldr	r3, [pc, #412]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f023 020f 	bic.w	r2, r3, #15
 8005bd2:	4965      	ldr	r1, [pc, #404]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bda:	4b63      	ldr	r3, [pc, #396]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 030f 	and.w	r3, r3, #15
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d001      	beq.n	8005bec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0b8      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d020      	beq.n	8005c3a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d005      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c04:	4b59      	ldr	r3, [pc, #356]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	4a58      	ldr	r2, [pc, #352]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0308 	and.w	r3, r3, #8
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c1c:	4b53      	ldr	r3, [pc, #332]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	4a52      	ldr	r2, [pc, #328]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c28:	4b50      	ldr	r3, [pc, #320]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	494d      	ldr	r1, [pc, #308]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d040      	beq.n	8005cc8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d107      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c4e:	4b47      	ldr	r3, [pc, #284]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d115      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e07f      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d107      	bne.n	8005c76 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c66:	4b41      	ldr	r3, [pc, #260]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d109      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e073      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c76:	4b3d      	ldr	r3, [pc, #244]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e06b      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c86:	4b39      	ldr	r3, [pc, #228]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f023 0203 	bic.w	r2, r3, #3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	4936      	ldr	r1, [pc, #216]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c98:	f7fd f9d4 	bl	8003044 <HAL_GetTick>
 8005c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9e:	e00a      	b.n	8005cb6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca0:	f7fd f9d0 	bl	8003044 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e053      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f003 020c 	and.w	r2, r3, #12
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d1eb      	bne.n	8005ca0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc8:	4b27      	ldr	r3, [pc, #156]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 030f 	and.w	r3, r3, #15
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d210      	bcs.n	8005cf8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd6:	4b24      	ldr	r3, [pc, #144]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f023 020f 	bic.w	r2, r3, #15
 8005cde:	4922      	ldr	r1, [pc, #136]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce6:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d001      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e032      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d04:	4b19      	ldr	r3, [pc, #100]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	4916      	ldr	r1, [pc, #88]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0308 	and.w	r3, r3, #8
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d009      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d22:	4b12      	ldr	r3, [pc, #72]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	490e      	ldr	r1, [pc, #56]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d36:	f000 f821 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	091b      	lsrs	r3, r3, #4
 8005d42:	f003 030f 	and.w	r3, r3, #15
 8005d46:	490a      	ldr	r1, [pc, #40]	@ (8005d70 <HAL_RCC_ClockConfig+0x1cc>)
 8005d48:	5ccb      	ldrb	r3, [r1, r3]
 8005d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4e:	4a09      	ldr	r2, [pc, #36]	@ (8005d74 <HAL_RCC_ClockConfig+0x1d0>)
 8005d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d52:	4b09      	ldr	r3, [pc, #36]	@ (8005d78 <HAL_RCC_ClockConfig+0x1d4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7fd f930 	bl	8002fbc <HAL_InitTick>

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	40023c00 	.word	0x40023c00
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	0800e398 	.word	0x0800e398
 8005d74:	2000005c 	.word	0x2000005c
 8005d78:	20000060 	.word	0x20000060

08005d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d80:	b094      	sub	sp, #80	@ 0x50
 8005d82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d88:	2300      	movs	r3, #0
 8005d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005d90:	2300      	movs	r3, #0
 8005d92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d94:	4b79      	ldr	r3, [pc, #484]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f003 030c 	and.w	r3, r3, #12
 8005d9c:	2b08      	cmp	r3, #8
 8005d9e:	d00d      	beq.n	8005dbc <HAL_RCC_GetSysClockFreq+0x40>
 8005da0:	2b08      	cmp	r3, #8
 8005da2:	f200 80e1 	bhi.w	8005f68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <HAL_RCC_GetSysClockFreq+0x34>
 8005daa:	2b04      	cmp	r3, #4
 8005dac:	d003      	beq.n	8005db6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005dae:	e0db      	b.n	8005f68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005db0:	4b73      	ldr	r3, [pc, #460]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x204>)
 8005db2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005db4:	e0db      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005db6:	4b73      	ldr	r3, [pc, #460]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x208>)
 8005db8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dba:	e0d8      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dbc:	4b6f      	ldr	r3, [pc, #444]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005dc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005dc6:	4b6d      	ldr	r3, [pc, #436]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d063      	beq.n	8005e9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dd2:	4b6a      	ldr	r3, [pc, #424]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	099b      	lsrs	r3, r3, #6
 8005dd8:	2200      	movs	r2, #0
 8005dda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ddc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005de6:	2300      	movs	r3, #0
 8005de8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005dee:	4622      	mov	r2, r4
 8005df0:	462b      	mov	r3, r5
 8005df2:	f04f 0000 	mov.w	r0, #0
 8005df6:	f04f 0100 	mov.w	r1, #0
 8005dfa:	0159      	lsls	r1, r3, #5
 8005dfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e00:	0150      	lsls	r0, r2, #5
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4621      	mov	r1, r4
 8005e08:	1a51      	subs	r1, r2, r1
 8005e0a:	6139      	str	r1, [r7, #16]
 8005e0c:	4629      	mov	r1, r5
 8005e0e:	eb63 0301 	sbc.w	r3, r3, r1
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	f04f 0200 	mov.w	r2, #0
 8005e18:	f04f 0300 	mov.w	r3, #0
 8005e1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e20:	4659      	mov	r1, fp
 8005e22:	018b      	lsls	r3, r1, #6
 8005e24:	4651      	mov	r1, sl
 8005e26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e2a:	4651      	mov	r1, sl
 8005e2c:	018a      	lsls	r2, r1, #6
 8005e2e:	4651      	mov	r1, sl
 8005e30:	ebb2 0801 	subs.w	r8, r2, r1
 8005e34:	4659      	mov	r1, fp
 8005e36:	eb63 0901 	sbc.w	r9, r3, r1
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e4e:	4690      	mov	r8, r2
 8005e50:	4699      	mov	r9, r3
 8005e52:	4623      	mov	r3, r4
 8005e54:	eb18 0303 	adds.w	r3, r8, r3
 8005e58:	60bb      	str	r3, [r7, #8]
 8005e5a:	462b      	mov	r3, r5
 8005e5c:	eb49 0303 	adc.w	r3, r9, r3
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	f04f 0200 	mov.w	r2, #0
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e6e:	4629      	mov	r1, r5
 8005e70:	024b      	lsls	r3, r1, #9
 8005e72:	4621      	mov	r1, r4
 8005e74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e78:	4621      	mov	r1, r4
 8005e7a:	024a      	lsls	r2, r1, #9
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	4619      	mov	r1, r3
 8005e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e82:	2200      	movs	r2, #0
 8005e84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e8c:	f7fa fbec 	bl	8000668 <__aeabi_uldivmod>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	4613      	mov	r3, r2
 8005e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e98:	e058      	b.n	8005f4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e9a:	4b38      	ldr	r3, [pc, #224]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	099b      	lsrs	r3, r3, #6
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	4611      	mov	r1, r2
 8005ea6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005eaa:	623b      	str	r3, [r7, #32]
 8005eac:	2300      	movs	r3, #0
 8005eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	f04f 0000 	mov.w	r0, #0
 8005ebc:	f04f 0100 	mov.w	r1, #0
 8005ec0:	0159      	lsls	r1, r3, #5
 8005ec2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ec6:	0150      	lsls	r0, r2, #5
 8005ec8:	4602      	mov	r2, r0
 8005eca:	460b      	mov	r3, r1
 8005ecc:	4641      	mov	r1, r8
 8005ece:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ed2:	4649      	mov	r1, r9
 8005ed4:	eb63 0b01 	sbc.w	fp, r3, r1
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ee4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ee8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005eec:	ebb2 040a 	subs.w	r4, r2, sl
 8005ef0:	eb63 050b 	sbc.w	r5, r3, fp
 8005ef4:	f04f 0200 	mov.w	r2, #0
 8005ef8:	f04f 0300 	mov.w	r3, #0
 8005efc:	00eb      	lsls	r3, r5, #3
 8005efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f02:	00e2      	lsls	r2, r4, #3
 8005f04:	4614      	mov	r4, r2
 8005f06:	461d      	mov	r5, r3
 8005f08:	4643      	mov	r3, r8
 8005f0a:	18e3      	adds	r3, r4, r3
 8005f0c:	603b      	str	r3, [r7, #0]
 8005f0e:	464b      	mov	r3, r9
 8005f10:	eb45 0303 	adc.w	r3, r5, r3
 8005f14:	607b      	str	r3, [r7, #4]
 8005f16:	f04f 0200 	mov.w	r2, #0
 8005f1a:	f04f 0300 	mov.w	r3, #0
 8005f1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f22:	4629      	mov	r1, r5
 8005f24:	028b      	lsls	r3, r1, #10
 8005f26:	4621      	mov	r1, r4
 8005f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	028a      	lsls	r2, r1, #10
 8005f30:	4610      	mov	r0, r2
 8005f32:	4619      	mov	r1, r3
 8005f34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f36:	2200      	movs	r2, #0
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	61fa      	str	r2, [r7, #28]
 8005f3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f40:	f7fa fb92 	bl	8000668 <__aeabi_uldivmod>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4613      	mov	r3, r2
 8005f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	0c1b      	lsrs	r3, r3, #16
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	3301      	adds	r3, #1
 8005f58:	005b      	lsls	r3, r3, #1
 8005f5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f66:	e002      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f68:	4b05      	ldr	r3, [pc, #20]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3750      	adds	r7, #80	@ 0x50
 8005f74:	46bd      	mov	sp, r7
 8005f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f7a:	bf00      	nop
 8005f7c:	40023800 	.word	0x40023800
 8005f80:	00f42400 	.word	0x00f42400
 8005f84:	007a1200 	.word	0x007a1200

08005f88 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f8c:	4b03      	ldr	r3, [pc, #12]	@ (8005f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	2000005c 	.word	0x2000005c

08005fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005fa4:	f7ff fff0 	bl	8005f88 <HAL_RCC_GetHCLKFreq>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	4b05      	ldr	r3, [pc, #20]	@ (8005fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	0a9b      	lsrs	r3, r3, #10
 8005fb0:	f003 0307 	and.w	r3, r3, #7
 8005fb4:	4903      	ldr	r1, [pc, #12]	@ (8005fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fb6:	5ccb      	ldrb	r3, [r1, r3]
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	40023800 	.word	0x40023800
 8005fc4:	0800e3a8 	.word	0x0800e3a8

08005fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005fcc:	f7ff ffdc 	bl	8005f88 <HAL_RCC_GetHCLKFreq>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	4b05      	ldr	r3, [pc, #20]	@ (8005fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	0b5b      	lsrs	r3, r3, #13
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	4903      	ldr	r1, [pc, #12]	@ (8005fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fde:	5ccb      	ldrb	r3, [r1, r3]
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	40023800 	.word	0x40023800
 8005fec:	0800e3a8 	.word	0x0800e3a8

08005ff0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006000:	2300      	movs	r3, #0
 8006002:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006008:	2300      	movs	r3, #0
 800600a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d012      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006018:	4b69      	ldr	r3, [pc, #420]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	4a68      	ldr	r2, [pc, #416]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800601e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006022:	6093      	str	r3, [r2, #8]
 8006024:	4b66      	ldr	r3, [pc, #408]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800602c:	4964      	ldr	r1, [pc, #400]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800602e:	4313      	orrs	r3, r2
 8006030:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800603a:	2301      	movs	r3, #1
 800603c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d017      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800604a:	4b5d      	ldr	r3, [pc, #372]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800604c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006050:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006058:	4959      	ldr	r1, [pc, #356]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800605a:	4313      	orrs	r3, r2
 800605c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006064:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006068:	d101      	bne.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800606a:	2301      	movs	r3, #1
 800606c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006076:	2301      	movs	r3, #1
 8006078:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d017      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006086:	4b4e      	ldr	r3, [pc, #312]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006088:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800608c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006094:	494a      	ldr	r1, [pc, #296]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060a4:	d101      	bne.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80060a6:	2301      	movs	r3, #1
 80060a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80060b2:	2301      	movs	r3, #1
 80060b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80060c2:	2301      	movs	r3, #1
 80060c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 808b 	beq.w	80061ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80060d4:	4b3a      	ldr	r3, [pc, #232]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d8:	4a39      	ldr	r2, [pc, #228]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060de:	6413      	str	r3, [r2, #64]	@ 0x40
 80060e0:	4b37      	ldr	r3, [pc, #220]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060e8:	60bb      	str	r3, [r7, #8]
 80060ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80060ec:	4b35      	ldr	r3, [pc, #212]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a34      	ldr	r2, [pc, #208]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80060f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060f8:	f7fc ffa4 	bl	8003044 <HAL_GetTick>
 80060fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80060fe:	e008      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006100:	f7fc ffa0 	bl	8003044 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b64      	cmp	r3, #100	@ 0x64
 800610c:	d901      	bls.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e38f      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006112:	4b2c      	ldr	r3, [pc, #176]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800611a:	2b00      	cmp	r3, #0
 800611c:	d0f0      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800611e:	4b28      	ldr	r3, [pc, #160]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006126:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d035      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	429a      	cmp	r2, r3
 800613a:	d02e      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800613c:	4b20      	ldr	r3, [pc, #128]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800613e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006140:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006144:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006146:	4b1e      	ldr	r3, [pc, #120]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800614a:	4a1d      	ldr	r2, [pc, #116]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800614c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006150:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006152:	4b1b      	ldr	r3, [pc, #108]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006156:	4a1a      	ldr	r2, [pc, #104]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800615c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800615e:	4a18      	ldr	r2, [pc, #96]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006164:	4b16      	ldr	r3, [pc, #88]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b01      	cmp	r3, #1
 800616e:	d114      	bne.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006170:	f7fc ff68 	bl	8003044 <HAL_GetTick>
 8006174:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006176:	e00a      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006178:	f7fc ff64 	bl	8003044 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006186:	4293      	cmp	r3, r2
 8006188:	d901      	bls.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e351      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800618e:	4b0c      	ldr	r3, [pc, #48]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0ee      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061a6:	d111      	bne.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80061a8:	4b05      	ldr	r3, [pc, #20]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80061b4:	4b04      	ldr	r3, [pc, #16]	@ (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061b6:	400b      	ands	r3, r1
 80061b8:	4901      	ldr	r1, [pc, #4]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	608b      	str	r3, [r1, #8]
 80061be:	e00b      	b.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80061c0:	40023800 	.word	0x40023800
 80061c4:	40007000 	.word	0x40007000
 80061c8:	0ffffcff 	.word	0x0ffffcff
 80061cc:	4bac      	ldr	r3, [pc, #688]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	4aab      	ldr	r2, [pc, #684]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061d2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80061d6:	6093      	str	r3, [r2, #8]
 80061d8:	4ba9      	ldr	r3, [pc, #676]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061e4:	49a6      	ldr	r1, [pc, #664]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0310 	and.w	r3, r3, #16
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d010      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80061f6:	4ba2      	ldr	r3, [pc, #648]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061fc:	4aa0      	ldr	r2, [pc, #640]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006202:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006206:	4b9e      	ldr	r3, [pc, #632]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006208:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	499b      	ldr	r1, [pc, #620]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006212:	4313      	orrs	r3, r2
 8006214:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00a      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006224:	4b96      	ldr	r3, [pc, #600]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800622a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006232:	4993      	ldr	r1, [pc, #588]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006234:	4313      	orrs	r3, r2
 8006236:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00a      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006246:	4b8e      	ldr	r3, [pc, #568]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800624c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006254:	498a      	ldr	r1, [pc, #552]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006256:	4313      	orrs	r3, r2
 8006258:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00a      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006268:	4b85      	ldr	r3, [pc, #532]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800626a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800626e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006276:	4982      	ldr	r1, [pc, #520]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006278:	4313      	orrs	r3, r2
 800627a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00a      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800628a:	4b7d      	ldr	r3, [pc, #500]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800628c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006290:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006298:	4979      	ldr	r1, [pc, #484]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800629a:	4313      	orrs	r3, r2
 800629c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00a      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062ac:	4b74      	ldr	r3, [pc, #464]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062b2:	f023 0203 	bic.w	r2, r3, #3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ba:	4971      	ldr	r1, [pc, #452]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00a      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062ce:	4b6c      	ldr	r3, [pc, #432]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062d4:	f023 020c 	bic.w	r2, r3, #12
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062dc:	4968      	ldr	r1, [pc, #416]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00a      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80062f0:	4b63      	ldr	r3, [pc, #396]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062fe:	4960      	ldr	r1, [pc, #384]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006300:	4313      	orrs	r3, r2
 8006302:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00a      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006312:	4b5b      	ldr	r3, [pc, #364]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006318:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006320:	4957      	ldr	r1, [pc, #348]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006322:	4313      	orrs	r3, r2
 8006324:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00a      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006334:	4b52      	ldr	r3, [pc, #328]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800633a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006342:	494f      	ldr	r1, [pc, #316]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006344:	4313      	orrs	r3, r2
 8006346:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00a      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006356:	4b4a      	ldr	r3, [pc, #296]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800635c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006364:	4946      	ldr	r1, [pc, #280]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006366:	4313      	orrs	r3, r2
 8006368:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00a      	beq.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006378:	4b41      	ldr	r3, [pc, #260]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800637a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006386:	493e      	ldr	r1, [pc, #248]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006388:	4313      	orrs	r3, r2
 800638a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00a      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800639a:	4b39      	ldr	r3, [pc, #228]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800639c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063a8:	4935      	ldr	r1, [pc, #212]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00a      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80063bc:	4b30      	ldr	r3, [pc, #192]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063c2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063ca:	492d      	ldr	r1, [pc, #180]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d011      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80063de:	4b28      	ldr	r3, [pc, #160]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063ec:	4924      	ldr	r1, [pc, #144]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063fc:	d101      	bne.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80063fe:	2301      	movs	r3, #1
 8006400:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0308 	and.w	r3, r3, #8
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800640e:	2301      	movs	r3, #1
 8006410:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00a      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800641e:	4b18      	ldr	r3, [pc, #96]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006424:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800642c:	4914      	ldr	r1, [pc, #80]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800642e:	4313      	orrs	r3, r2
 8006430:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006440:	4b0f      	ldr	r3, [pc, #60]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006446:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006450:	490b      	ldr	r1, [pc, #44]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006452:	4313      	orrs	r3, r2
 8006454:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00f      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006464:	4b06      	ldr	r3, [pc, #24]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800646a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006474:	4902      	ldr	r1, [pc, #8]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800647c:	e002      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800647e:	bf00      	nop
 8006480:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00b      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006490:	4b8a      	ldr	r3, [pc, #552]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006492:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006496:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a0:	4986      	ldr	r1, [pc, #536]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064a2:	4313      	orrs	r3, r2
 80064a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00b      	beq.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80064b4:	4b81      	ldr	r3, [pc, #516]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064ba:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064c4:	497d      	ldr	r1, [pc, #500]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d006      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 80d6 	beq.w	800668c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064e0:	4b76      	ldr	r3, [pc, #472]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a75      	ldr	r2, [pc, #468]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80064ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ec:	f7fc fdaa 	bl	8003044 <HAL_GetTick>
 80064f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064f2:	e008      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064f4:	f7fc fda6 	bl	8003044 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b64      	cmp	r3, #100	@ 0x64
 8006500:	d901      	bls.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e195      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006506:	4b6d      	ldr	r3, [pc, #436]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1f0      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d021      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006522:	2b00      	cmp	r3, #0
 8006524:	d11d      	bne.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006526:	4b65      	ldr	r3, [pc, #404]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800652c:	0c1b      	lsrs	r3, r3, #16
 800652e:	f003 0303 	and.w	r3, r3, #3
 8006532:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006534:	4b61      	ldr	r3, [pc, #388]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800653a:	0e1b      	lsrs	r3, r3, #24
 800653c:	f003 030f 	and.w	r3, r3, #15
 8006540:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	019a      	lsls	r2, r3, #6
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	041b      	lsls	r3, r3, #16
 800654c:	431a      	orrs	r2, r3
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	061b      	lsls	r3, r3, #24
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	071b      	lsls	r3, r3, #28
 800655a:	4958      	ldr	r1, [pc, #352]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800655c:	4313      	orrs	r3, r2
 800655e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d004      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006576:	d00a      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006580:	2b00      	cmp	r3, #0
 8006582:	d02e      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006588:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800658c:	d129      	bne.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800658e:	4b4b      	ldr	r3, [pc, #300]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006590:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006594:	0c1b      	lsrs	r3, r3, #16
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800659c:	4b47      	ldr	r3, [pc, #284]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800659e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065a2:	0f1b      	lsrs	r3, r3, #28
 80065a4:	f003 0307 	and.w	r3, r3, #7
 80065a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	019a      	lsls	r2, r3, #6
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	041b      	lsls	r3, r3, #16
 80065b4:	431a      	orrs	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	061b      	lsls	r3, r3, #24
 80065bc:	431a      	orrs	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	071b      	lsls	r3, r3, #28
 80065c2:	493e      	ldr	r1, [pc, #248]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065c4:	4313      	orrs	r3, r2
 80065c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80065ca:	4b3c      	ldr	r3, [pc, #240]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065d0:	f023 021f 	bic.w	r2, r3, #31
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d8:	3b01      	subs	r3, #1
 80065da:	4938      	ldr	r1, [pc, #224]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d01d      	beq.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80065ee:	4b33      	ldr	r3, [pc, #204]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065f4:	0e1b      	lsrs	r3, r3, #24
 80065f6:	f003 030f 	and.w	r3, r3, #15
 80065fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80065fc:	4b2f      	ldr	r3, [pc, #188]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006602:	0f1b      	lsrs	r3, r3, #28
 8006604:	f003 0307 	and.w	r3, r3, #7
 8006608:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	019a      	lsls	r2, r3, #6
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	041b      	lsls	r3, r3, #16
 8006616:	431a      	orrs	r2, r3
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	061b      	lsls	r3, r3, #24
 800661c:	431a      	orrs	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	071b      	lsls	r3, r3, #28
 8006622:	4926      	ldr	r1, [pc, #152]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006624:	4313      	orrs	r3, r2
 8006626:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d011      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	019a      	lsls	r2, r3, #6
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	041b      	lsls	r3, r3, #16
 8006642:	431a      	orrs	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	061b      	lsls	r3, r3, #24
 800664a:	431a      	orrs	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	071b      	lsls	r3, r3, #28
 8006652:	491a      	ldr	r1, [pc, #104]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006654:	4313      	orrs	r3, r2
 8006656:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800665a:	4b18      	ldr	r3, [pc, #96]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a17      	ldr	r2, [pc, #92]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006660:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006664:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006666:	f7fc fced 	bl	8003044 <HAL_GetTick>
 800666a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800666c:	e008      	b.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800666e:	f7fc fce9 	bl	8003044 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	2b64      	cmp	r3, #100	@ 0x64
 800667a:	d901      	bls.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e0d8      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006680:	4b0e      	ldr	r3, [pc, #56]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0f0      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	2b01      	cmp	r3, #1
 8006690:	f040 80ce 	bne.w	8006830 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006694:	4b09      	ldr	r3, [pc, #36]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a08      	ldr	r2, [pc, #32]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800669a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800669e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066a0:	f7fc fcd0 	bl	8003044 <HAL_GetTick>
 80066a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80066a6:	e00b      	b.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80066a8:	f7fc fccc 	bl	8003044 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b64      	cmp	r3, #100	@ 0x64
 80066b4:	d904      	bls.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e0bb      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80066ba:	bf00      	nop
 80066bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80066c0:	4b5e      	ldr	r3, [pc, #376]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066cc:	d0ec      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d009      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d02e      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d12a      	bne.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80066f6:	4b51      	ldr	r3, [pc, #324]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80066f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	f003 0303 	and.w	r3, r3, #3
 8006702:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006704:	4b4d      	ldr	r3, [pc, #308]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800670a:	0f1b      	lsrs	r3, r3, #28
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	019a      	lsls	r2, r3, #6
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	041b      	lsls	r3, r3, #16
 800671c:	431a      	orrs	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	061b      	lsls	r3, r3, #24
 8006724:	431a      	orrs	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	071b      	lsls	r3, r3, #28
 800672a:	4944      	ldr	r1, [pc, #272]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800672c:	4313      	orrs	r3, r2
 800672e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006732:	4b42      	ldr	r3, [pc, #264]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006734:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006738:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006740:	3b01      	subs	r3, #1
 8006742:	021b      	lsls	r3, r3, #8
 8006744:	493d      	ldr	r1, [pc, #244]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006746:	4313      	orrs	r3, r2
 8006748:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d022      	beq.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800675c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006760:	d11d      	bne.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006762:	4b36      	ldr	r3, [pc, #216]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006768:	0e1b      	lsrs	r3, r3, #24
 800676a:	f003 030f 	and.w	r3, r3, #15
 800676e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006770:	4b32      	ldr	r3, [pc, #200]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006776:	0f1b      	lsrs	r3, r3, #28
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	019a      	lsls	r2, r3, #6
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a1b      	ldr	r3, [r3, #32]
 8006788:	041b      	lsls	r3, r3, #16
 800678a:	431a      	orrs	r2, r3
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	061b      	lsls	r3, r3, #24
 8006790:	431a      	orrs	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	071b      	lsls	r3, r3, #28
 8006796:	4929      	ldr	r1, [pc, #164]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006798:	4313      	orrs	r3, r2
 800679a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 0308 	and.w	r3, r3, #8
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d028      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80067aa:	4b24      	ldr	r3, [pc, #144]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b0:	0e1b      	lsrs	r3, r3, #24
 80067b2:	f003 030f 	and.w	r3, r3, #15
 80067b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80067b8:	4b20      	ldr	r3, [pc, #128]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067be:	0c1b      	lsrs	r3, r3, #16
 80067c0:	f003 0303 	and.w	r3, r3, #3
 80067c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	019a      	lsls	r2, r3, #6
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	041b      	lsls	r3, r3, #16
 80067d0:	431a      	orrs	r2, r3
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	061b      	lsls	r3, r3, #24
 80067d6:	431a      	orrs	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	69db      	ldr	r3, [r3, #28]
 80067dc:	071b      	lsls	r3, r3, #28
 80067de:	4917      	ldr	r1, [pc, #92]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80067e6:	4b15      	ldr	r3, [pc, #84]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	4911      	ldr	r1, [pc, #68]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80067fc:	4b0f      	ldr	r3, [pc, #60]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a0e      	ldr	r2, [pc, #56]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006806:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006808:	f7fc fc1c 	bl	8003044 <HAL_GetTick>
 800680c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800680e:	e008      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006810:	f7fc fc18 	bl	8003044 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b64      	cmp	r3, #100	@ 0x64
 800681c:	d901      	bls.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e007      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006822:	4b06      	ldr	r3, [pc, #24]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800682a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800682e:	d1ef      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3720      	adds	r7, #32
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	40023800 	.word	0x40023800

08006840 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e09d      	b.n	800698e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006856:	2b00      	cmp	r3, #0
 8006858:	d108      	bne.n	800686c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006862:	d009      	beq.n	8006878 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	61da      	str	r2, [r3, #28]
 800686a:	e005      	b.n	8006878 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d106      	bne.n	8006898 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7fc f85a 	bl	800294c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068b8:	d902      	bls.n	80068c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	e002      	b.n	80068c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80068ce:	d007      	beq.n	80068e0 <HAL_SPI_Init+0xa0>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068d8:	d002      	beq.n	80068e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006918:	431a      	orrs	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006922:	ea42 0103 	orr.w	r1, r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	0c1b      	lsrs	r3, r3, #16
 800693c:	f003 0204 	and.w	r2, r3, #4
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006944:	f003 0310 	and.w	r3, r3, #16
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800694e:	f003 0308 	and.w	r3, r3, #8
 8006952:	431a      	orrs	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800695c:	ea42 0103 	orr.w	r1, r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69da      	ldr	r2, [r3, #28]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800697c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b088      	sub	sp, #32
 800699a:	af00      	add	r7, sp, #0
 800699c:	60f8      	str	r0, [r7, #12]
 800699e:	60b9      	str	r1, [r7, #8]
 80069a0:	603b      	str	r3, [r7, #0]
 80069a2:	4613      	mov	r3, r2
 80069a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069a6:	f7fc fb4d 	bl	8003044 <HAL_GetTick>
 80069aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80069ac:	88fb      	ldrh	r3, [r7, #6]
 80069ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d001      	beq.n	80069c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80069bc:	2302      	movs	r3, #2
 80069be:	e15c      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d002      	beq.n	80069cc <HAL_SPI_Transmit+0x36>
 80069c6:	88fb      	ldrh	r3, [r7, #6]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d101      	bne.n	80069d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e154      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d101      	bne.n	80069de <HAL_SPI_Transmit+0x48>
 80069da:	2302      	movs	r3, #2
 80069dc:	e14d      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2201      	movs	r2, #1
 80069e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2203      	movs	r2, #3
 80069ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	88fa      	ldrh	r2, [r7, #6]
 80069fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	88fa      	ldrh	r2, [r7, #6]
 8006a04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a30:	d10f      	bne.n	8006a52 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5c:	2b40      	cmp	r3, #64	@ 0x40
 8006a5e:	d007      	beq.n	8006a70 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a78:	d952      	bls.n	8006b20 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d002      	beq.n	8006a88 <HAL_SPI_Transmit+0xf2>
 8006a82:	8b7b      	ldrh	r3, [r7, #26]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d145      	bne.n	8006b14 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8c:	881a      	ldrh	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a98:	1c9a      	adds	r2, r3, #2
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006aac:	e032      	b.n	8006b14 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d112      	bne.n	8006ae2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac0:	881a      	ldrh	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006acc:	1c9a      	adds	r2, r3, #2
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ae0:	e018      	b.n	8006b14 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ae2:	f7fc faaf 	bl	8003044 <HAL_GetTick>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d803      	bhi.n	8006afa <HAL_SPI_Transmit+0x164>
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d102      	bne.n	8006b00 <HAL_SPI_Transmit+0x16a>
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d109      	bne.n	8006b14 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006b10:	2303      	movs	r3, #3
 8006b12:	e0b2      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1c7      	bne.n	8006aae <HAL_SPI_Transmit+0x118>
 8006b1e:	e083      	b.n	8006c28 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d002      	beq.n	8006b2e <HAL_SPI_Transmit+0x198>
 8006b28:	8b7b      	ldrh	r3, [r7, #26]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d177      	bne.n	8006c1e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d912      	bls.n	8006b5e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3c:	881a      	ldrh	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b48:	1c9a      	adds	r2, r3, #2
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b02      	subs	r3, #2
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b5c:	e05f      	b.n	8006c1e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	330c      	adds	r3, #12
 8006b68:	7812      	ldrb	r2, [r2, #0]
 8006b6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b70:	1c5a      	adds	r2, r3, #1
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006b84:	e04b      	b.n	8006c1e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d12b      	bne.n	8006bec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d912      	bls.n	8006bc4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba2:	881a      	ldrh	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bae:	1c9a      	adds	r2, r3, #2
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	3b02      	subs	r3, #2
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bc2:	e02c      	b.n	8006c1e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	330c      	adds	r3, #12
 8006bce:	7812      	ldrb	r2, [r2, #0]
 8006bd0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	3b01      	subs	r3, #1
 8006be4:	b29a      	uxth	r2, r3
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bea:	e018      	b.n	8006c1e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bec:	f7fc fa2a 	bl	8003044 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	683a      	ldr	r2, [r7, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d803      	bhi.n	8006c04 <HAL_SPI_Transmit+0x26e>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c02:	d102      	bne.n	8006c0a <HAL_SPI_Transmit+0x274>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d109      	bne.n	8006c1e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e02d      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1ae      	bne.n	8006b86 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c28:	69fa      	ldr	r2, [r7, #28]
 8006c2a:	6839      	ldr	r1, [r7, #0]
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fe39 	bl	80078a4 <SPI_EndRxTxTransaction>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d002      	beq.n	8006c3e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c46:	2300      	movs	r3, #0
 8006c48:	617b      	str	r3, [r7, #20]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	617b      	str	r3, [r7, #20]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	617b      	str	r3, [r7, #20]
 8006c5a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d001      	beq.n	8006c78 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e000      	b.n	8006c7a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006c78:	2300      	movs	r3, #0
  }
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3720      	adds	r7, #32
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b088      	sub	sp, #32
 8006c86:	af02      	add	r7, sp, #8
 8006c88:	60f8      	str	r0, [r7, #12]
 8006c8a:	60b9      	str	r1, [r7, #8]
 8006c8c:	603b      	str	r3, [r7, #0]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d001      	beq.n	8006ca2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e123      	b.n	8006eea <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d002      	beq.n	8006cae <HAL_SPI_Receive+0x2c>
 8006ca8:	88fb      	ldrh	r3, [r7, #6]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e11b      	b.n	8006eea <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cba:	d112      	bne.n	8006ce2 <HAL_SPI_Receive+0x60>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10e      	bne.n	8006ce2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2204      	movs	r2, #4
 8006cc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ccc:	88fa      	ldrh	r2, [r7, #6]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	68b9      	ldr	r1, [r7, #8]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 f90a 	bl	8006ef2 <HAL_SPI_TransmitReceive>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	e103      	b.n	8006eea <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ce2:	f7fc f9af 	bl	8003044 <HAL_GetTick>
 8006ce6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d101      	bne.n	8006cf6 <HAL_SPI_Receive+0x74>
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	e0f9      	b.n	8006eea <HAL_SPI_Receive+0x268>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2204      	movs	r2, #4
 8006d02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	88fa      	ldrh	r2, [r7, #6]
 8006d16:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	88fa      	ldrh	r2, [r7, #6]
 8006d1e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d48:	d908      	bls.n	8006d5c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d58:	605a      	str	r2, [r3, #4]
 8006d5a:	e007      	b.n	8006d6c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d6a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d74:	d10f      	bne.n	8006d96 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006d94:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da0:	2b40      	cmp	r3, #64	@ 0x40
 8006da2:	d007      	beq.n	8006db4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006db2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006dbc:	d875      	bhi.n	8006eaa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006dbe:	e037      	b.n	8006e30 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d117      	bne.n	8006dfe <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f103 020c 	add.w	r2, r3, #12
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dda:	7812      	ldrb	r2, [r2, #0]
 8006ddc:	b2d2      	uxtb	r2, r2
 8006dde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	3b01      	subs	r3, #1
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006dfc:	e018      	b.n	8006e30 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dfe:	f7fc f921 	bl	8003044 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	683a      	ldr	r2, [r7, #0]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d803      	bhi.n	8006e16 <HAL_SPI_Receive+0x194>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e14:	d102      	bne.n	8006e1c <HAL_SPI_Receive+0x19a>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d109      	bne.n	8006e30 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e05c      	b.n	8006eea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1c1      	bne.n	8006dc0 <HAL_SPI_Receive+0x13e>
 8006e3c:	e03b      	b.n	8006eb6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d115      	bne.n	8006e78 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68da      	ldr	r2, [r3, #12]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e56:	b292      	uxth	r2, r2
 8006e58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5e:	1c9a      	adds	r2, r3, #2
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006e76:	e018      	b.n	8006eaa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e78:	f7fc f8e4 	bl	8003044 <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	683a      	ldr	r2, [r7, #0]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d803      	bhi.n	8006e90 <HAL_SPI_Receive+0x20e>
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8e:	d102      	bne.n	8006e96 <HAL_SPI_Receive+0x214>
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d109      	bne.n	8006eaa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e01f      	b.n	8006eea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1c3      	bne.n	8006e3e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	6839      	ldr	r1, [r7, #0]
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fc76 	bl	80077ac <SPI_EndRxTransaction>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d002      	beq.n	8006ecc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2220      	movs	r2, #32
 8006eca:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d001      	beq.n	8006ee8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e000      	b.n	8006eea <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
  }
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b08a      	sub	sp, #40	@ 0x28
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	60f8      	str	r0, [r7, #12]
 8006efa:	60b9      	str	r1, [r7, #8]
 8006efc:	607a      	str	r2, [r7, #4]
 8006efe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f00:	2301      	movs	r3, #1
 8006f02:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f04:	f7fc f89e 	bl	8003044 <HAL_GetTick>
 8006f08:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f10:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f18:	887b      	ldrh	r3, [r7, #2]
 8006f1a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006f1c:	887b      	ldrh	r3, [r7, #2]
 8006f1e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f20:	7ffb      	ldrb	r3, [r7, #31]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d00c      	beq.n	8006f40 <HAL_SPI_TransmitReceive+0x4e>
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f2c:	d106      	bne.n	8006f3c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d102      	bne.n	8006f3c <HAL_SPI_TransmitReceive+0x4a>
 8006f36:	7ffb      	ldrb	r3, [r7, #31]
 8006f38:	2b04      	cmp	r3, #4
 8006f3a:	d001      	beq.n	8006f40 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	e1f3      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d005      	beq.n	8006f52 <HAL_SPI_TransmitReceive+0x60>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <HAL_SPI_TransmitReceive+0x60>
 8006f4c:	887b      	ldrh	r3, [r7, #2]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e1e8      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d101      	bne.n	8006f64 <HAL_SPI_TransmitReceive+0x72>
 8006f60:	2302      	movs	r3, #2
 8006f62:	e1e1      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d003      	beq.n	8006f80 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2205      	movs	r2, #5
 8006f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	887a      	ldrh	r2, [r7, #2]
 8006f90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	887a      	ldrh	r2, [r7, #2]
 8006f98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	887a      	ldrh	r2, [r7, #2]
 8006fa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	887a      	ldrh	r2, [r7, #2]
 8006fac:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fc2:	d802      	bhi.n	8006fca <HAL_SPI_TransmitReceive+0xd8>
 8006fc4:	8abb      	ldrh	r3, [r7, #20]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d908      	bls.n	8006fdc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fd8:	605a      	str	r2, [r3, #4]
 8006fda:	e007      	b.n	8006fec <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006fea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff6:	2b40      	cmp	r3, #64	@ 0x40
 8006ff8:	d007      	beq.n	800700a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007008:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007012:	f240 8083 	bls.w	800711c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <HAL_SPI_TransmitReceive+0x132>
 800701e:	8afb      	ldrh	r3, [r7, #22]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d16f      	bne.n	8007104 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007028:	881a      	ldrh	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007034:	1c9a      	adds	r2, r3, #2
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800703e:	b29b      	uxth	r3, r3
 8007040:	3b01      	subs	r3, #1
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007048:	e05c      	b.n	8007104 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b02      	cmp	r3, #2
 8007056:	d11b      	bne.n	8007090 <HAL_SPI_TransmitReceive+0x19e>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800705c:	b29b      	uxth	r3, r3
 800705e:	2b00      	cmp	r3, #0
 8007060:	d016      	beq.n	8007090 <HAL_SPI_TransmitReceive+0x19e>
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	2b01      	cmp	r3, #1
 8007066:	d113      	bne.n	8007090 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706c:	881a      	ldrh	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007078:	1c9a      	adds	r2, r3, #2
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007082:	b29b      	uxth	r3, r3
 8007084:	3b01      	subs	r3, #1
 8007086:	b29a      	uxth	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b01      	cmp	r3, #1
 800709c:	d11c      	bne.n	80070d8 <HAL_SPI_TransmitReceive+0x1e6>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d016      	beq.n	80070d8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68da      	ldr	r2, [r3, #12]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b4:	b292      	uxth	r2, r2
 80070b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070bc:	1c9a      	adds	r2, r3, #2
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3b01      	subs	r3, #1
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070d4:	2301      	movs	r3, #1
 80070d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80070d8:	f7fb ffb4 	bl	8003044 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	6a3b      	ldr	r3, [r7, #32]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d80d      	bhi.n	8007104 <HAL_SPI_TransmitReceive+0x212>
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ee:	d009      	beq.n	8007104 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e111      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007108:	b29b      	uxth	r3, r3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d19d      	bne.n	800704a <HAL_SPI_TransmitReceive+0x158>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007114:	b29b      	uxth	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d197      	bne.n	800704a <HAL_SPI_TransmitReceive+0x158>
 800711a:	e0e5      	b.n	80072e8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d003      	beq.n	800712c <HAL_SPI_TransmitReceive+0x23a>
 8007124:	8afb      	ldrh	r3, [r7, #22]
 8007126:	2b01      	cmp	r3, #1
 8007128:	f040 80d1 	bne.w	80072ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007130:	b29b      	uxth	r3, r3
 8007132:	2b01      	cmp	r3, #1
 8007134:	d912      	bls.n	800715c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	881a      	ldrh	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007146:	1c9a      	adds	r2, r3, #2
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007150:	b29b      	uxth	r3, r3
 8007152:	3b02      	subs	r3, #2
 8007154:	b29a      	uxth	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800715a:	e0b8      	b.n	80072ce <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	330c      	adds	r3, #12
 8007166:	7812      	ldrb	r2, [r2, #0]
 8007168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716e:	1c5a      	adds	r2, r3, #1
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007178:	b29b      	uxth	r3, r3
 800717a:	3b01      	subs	r3, #1
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007182:	e0a4      	b.n	80072ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b02      	cmp	r3, #2
 8007190:	d134      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x30a>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007196:	b29b      	uxth	r3, r3
 8007198:	2b00      	cmp	r3, #0
 800719a:	d02f      	beq.n	80071fc <HAL_SPI_TransmitReceive+0x30a>
 800719c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d12c      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d912      	bls.n	80071d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b0:	881a      	ldrh	r2, [r3, #0]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071bc:	1c9a      	adds	r2, r3, #2
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	3b02      	subs	r3, #2
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80071d0:	e012      	b.n	80071f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	330c      	adds	r3, #12
 80071dc:	7812      	ldrb	r2, [r2, #0]
 80071de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	1c5a      	adds	r2, r3, #1
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	3b01      	subs	r3, #1
 80071f2:	b29a      	uxth	r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071f8:	2300      	movs	r3, #0
 80071fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 0301 	and.w	r3, r3, #1
 8007206:	2b01      	cmp	r3, #1
 8007208:	d148      	bne.n	800729c <HAL_SPI_TransmitReceive+0x3aa>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007210:	b29b      	uxth	r3, r3
 8007212:	2b00      	cmp	r3, #0
 8007214:	d042      	beq.n	800729c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800721c:	b29b      	uxth	r3, r3
 800721e:	2b01      	cmp	r3, #1
 8007220:	d923      	bls.n	800726a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68da      	ldr	r2, [r3, #12]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722c:	b292      	uxth	r2, r2
 800722e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007234:	1c9a      	adds	r2, r3, #2
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007240:	b29b      	uxth	r3, r3
 8007242:	3b02      	subs	r3, #2
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007252:	b29b      	uxth	r3, r3
 8007254:	2b01      	cmp	r3, #1
 8007256:	d81f      	bhi.n	8007298 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007266:	605a      	str	r2, [r3, #4]
 8007268:	e016      	b.n	8007298 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f103 020c 	add.w	r2, r3, #12
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007276:	7812      	ldrb	r2, [r2, #0]
 8007278:	b2d2      	uxtb	r2, r2
 800727a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800728c:	b29b      	uxth	r3, r3
 800728e:	3b01      	subs	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007298:	2301      	movs	r3, #1
 800729a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800729c:	f7fb fed2 	bl	8003044 <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	6a3b      	ldr	r3, [r7, #32]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d803      	bhi.n	80072b4 <HAL_SPI_TransmitReceive+0x3c2>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b2:	d102      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x3c8>
 80072b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d109      	bne.n	80072ce <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	e02c      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f47f af55 	bne.w	8007184 <HAL_SPI_TransmitReceive+0x292>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f47f af4e 	bne.w	8007184 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072e8:	6a3a      	ldr	r2, [r7, #32]
 80072ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 fad9 	bl	80078a4 <SPI_EndRxTxTransaction>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d008      	beq.n	800730a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2220      	movs	r2, #32
 80072fc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e00e      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007326:	2300      	movs	r3, #0
  }
}
 8007328:	4618      	mov	r0, r3
 800732a:	3728      	adds	r7, #40	@ 0x28
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	099b      	lsrs	r3, r3, #6
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10f      	bne.n	8007374 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00a      	beq.n	8007374 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	099b      	lsrs	r3, r3, #6
 8007362:	f003 0301 	and.w	r3, r3, #1
 8007366:	2b00      	cmp	r3, #0
 8007368:	d004      	beq.n	8007374 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	4798      	blx	r3
    return;
 8007372:	e0d7      	b.n	8007524 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	085b      	lsrs	r3, r3, #1
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00a      	beq.n	8007396 <HAL_SPI_IRQHandler+0x66>
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	09db      	lsrs	r3, r3, #7
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	2b00      	cmp	r3, #0
 800738a:	d004      	beq.n	8007396 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	4798      	blx	r3
    return;
 8007394:	e0c6      	b.n	8007524 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	095b      	lsrs	r3, r3, #5
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10c      	bne.n	80073bc <HAL_SPI_IRQHandler+0x8c>
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	099b      	lsrs	r3, r3, #6
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	0a1b      	lsrs	r3, r3, #8
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	f000 80b4 	beq.w	8007524 <HAL_SPI_IRQHandler+0x1f4>
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	f003 0301 	and.w	r3, r3, #1
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 80ad 	beq.w	8007524 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	099b      	lsrs	r3, r3, #6
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d023      	beq.n	800741e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b03      	cmp	r3, #3
 80073e0:	d011      	beq.n	8007406 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e6:	f043 0204 	orr.w	r2, r3, #4
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	617b      	str	r3, [r7, #20]
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	e00b      	b.n	800741e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007406:	2300      	movs	r3, #0
 8007408:	613b      	str	r3, [r7, #16]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	613b      	str	r3, [r7, #16]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	613b      	str	r3, [r7, #16]
 800741a:	693b      	ldr	r3, [r7, #16]
        return;
 800741c:	e082      	b.n	8007524 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	095b      	lsrs	r3, r3, #5
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d014      	beq.n	8007454 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800742e:	f043 0201 	orr.w	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007436:	2300      	movs	r3, #0
 8007438:	60fb      	str	r3, [r7, #12]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	60fb      	str	r3, [r7, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	0a1b      	lsrs	r3, r3, #8
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00c      	beq.n	800747a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007464:	f043 0208 	orr.w	r2, r3, #8
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800746c:	2300      	movs	r3, #0
 800746e:	60bb      	str	r3, [r7, #8]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	60bb      	str	r3, [r7, #8]
 8007478:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800747e:	2b00      	cmp	r3, #0
 8007480:	d04f      	beq.n	8007522 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007490:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d104      	bne.n	80074ae <HAL_SPI_IRQHandler+0x17e>
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d034      	beq.n	8007518 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 0203 	bic.w	r2, r2, #3
 80074bc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d011      	beq.n	80074ea <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ca:	4a18      	ldr	r2, [pc, #96]	@ (800752c <HAL_SPI_IRQHandler+0x1fc>)
 80074cc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fb ff67 	bl	80033a6 <HAL_DMA_Abort_IT>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d005      	beq.n	80074ea <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d016      	beq.n	8007520 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074f6:	4a0d      	ldr	r2, [pc, #52]	@ (800752c <HAL_SPI_IRQHandler+0x1fc>)
 80074f8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fb ff51 	bl	80033a6 <HAL_DMA_Abort_IT>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800750e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007516:	e003      	b.n	8007520 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f809 	bl	8007530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800751e:	e000      	b.n	8007522 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007520:	bf00      	nop
    return;
 8007522:	bf00      	nop
  }
}
 8007524:	3720      	adds	r7, #32
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	08007545 	.word	0x08007545

08007530 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007550:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f7ff ffe5 	bl	8007530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007566:	bf00      	nop
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	4613      	mov	r3, r2
 800757e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007580:	f7fb fd60 	bl	8003044 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007588:	1a9b      	subs	r3, r3, r2
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	4413      	add	r3, r2
 800758e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007590:	f7fb fd58 	bl	8003044 <HAL_GetTick>
 8007594:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007596:	4b39      	ldr	r3, [pc, #228]	@ (800767c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	015b      	lsls	r3, r3, #5
 800759c:	0d1b      	lsrs	r3, r3, #20
 800759e:	69fa      	ldr	r2, [r7, #28]
 80075a0:	fb02 f303 	mul.w	r3, r2, r3
 80075a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075a6:	e055      	b.n	8007654 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ae:	d051      	beq.n	8007654 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075b0:	f7fb fd48 	bl	8003044 <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d902      	bls.n	80075c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d13d      	bne.n	8007642 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075de:	d111      	bne.n	8007604 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075e8:	d004      	beq.n	80075f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f2:	d107      	bne.n	8007604 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007602:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800760c:	d10f      	bne.n	800762e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800762c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e018      	b.n	8007674 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d102      	bne.n	800764e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007648:	2300      	movs	r3, #0
 800764a:	61fb      	str	r3, [r7, #28]
 800764c:	e002      	b.n	8007654 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	3b01      	subs	r3, #1
 8007652:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4013      	ands	r3, r2
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	429a      	cmp	r2, r3
 8007662:	bf0c      	ite	eq
 8007664:	2301      	moveq	r3, #1
 8007666:	2300      	movne	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	461a      	mov	r2, r3
 800766c:	79fb      	ldrb	r3, [r7, #7]
 800766e:	429a      	cmp	r2, r3
 8007670:	d19a      	bne.n	80075a8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3720      	adds	r7, #32
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	2000005c 	.word	0x2000005c

08007680 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	@ 0x28
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
 800768c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800768e:	2300      	movs	r3, #0
 8007690:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007692:	f7fb fcd7 	bl	8003044 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	4413      	add	r3, r2
 80076a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80076a2:	f7fb fccf 	bl	8003044 <HAL_GetTick>
 80076a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076b0:	4b3d      	ldr	r3, [pc, #244]	@ (80077a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	4413      	add	r3, r2
 80076ba:	00da      	lsls	r2, r3, #3
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	0d1b      	lsrs	r3, r3, #20
 80076c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c2:	fb02 f303 	mul.w	r3, r2, r3
 80076c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80076c8:	e061      	b.n	800778e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80076d0:	d107      	bne.n	80076e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d104      	bne.n	80076e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80076e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e8:	d051      	beq.n	800778e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ea:	f7fb fcab 	bl	8003044 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d902      	bls.n	8007700 <SPI_WaitFifoStateUntilTimeout+0x80>
 80076fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d13d      	bne.n	800777c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800770e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007718:	d111      	bne.n	800773e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007722:	d004      	beq.n	800772e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800772c:	d107      	bne.n	800773e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800773c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007746:	d10f      	bne.n	8007768 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007766:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e011      	b.n	80077a0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d102      	bne.n	8007788 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24
 8007786:	e002      	b.n	800778e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	3b01      	subs	r3, #1
 800778c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	4013      	ands	r3, r2
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	429a      	cmp	r2, r3
 800779c:	d195      	bne.n	80076ca <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3728      	adds	r7, #40	@ 0x28
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	2000005c 	.word	0x2000005c

080077ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af02      	add	r7, sp, #8
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077c0:	d111      	bne.n	80077e6 <SPI_EndRxTransaction+0x3a>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ca:	d004      	beq.n	80077d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077d4:	d107      	bne.n	80077e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077ee:	d112      	bne.n	8007816 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	2200      	movs	r2, #0
 80077f8:	2180      	movs	r1, #128	@ 0x80
 80077fa:	68f8      	ldr	r0, [r7, #12]
 80077fc:	f7ff feb8 	bl	8007570 <SPI_WaitFlagStateUntilTimeout>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d021      	beq.n	800784a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800780a:	f043 0220 	orr.w	r2, r3, #32
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e03d      	b.n	8007892 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007816:	4b21      	ldr	r3, [pc, #132]	@ (800789c <SPI_EndRxTransaction+0xf0>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a21      	ldr	r2, [pc, #132]	@ (80078a0 <SPI_EndRxTransaction+0xf4>)
 800781c:	fba2 2303 	umull	r2, r3, r2, r3
 8007820:	0d5b      	lsrs	r3, r3, #21
 8007822:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007826:	fb02 f303 	mul.w	r3, r2, r3
 800782a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00a      	beq.n	8007848 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	3b01      	subs	r3, #1
 8007836:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007842:	2b80      	cmp	r3, #128	@ 0x80
 8007844:	d0f2      	beq.n	800782c <SPI_EndRxTransaction+0x80>
 8007846:	e000      	b.n	800784a <SPI_EndRxTransaction+0x9e>
        break;
 8007848:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007852:	d11d      	bne.n	8007890 <SPI_EndRxTransaction+0xe4>
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800785c:	d004      	beq.n	8007868 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007866:	d113      	bne.n	8007890 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	2200      	movs	r2, #0
 8007870:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007874:	68f8      	ldr	r0, [r7, #12]
 8007876:	f7ff ff03 	bl	8007680 <SPI_WaitFifoStateUntilTimeout>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d007      	beq.n	8007890 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007884:	f043 0220 	orr.w	r2, r3, #32
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e000      	b.n	8007892 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3718      	adds	r7, #24
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	2000005c 	.word	0x2000005c
 80078a0:	165e9f81 	.word	0x165e9f81

080078a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b088      	sub	sp, #32
 80078a8:	af02      	add	r7, sp, #8
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80078bc:	68f8      	ldr	r0, [r7, #12]
 80078be:	f7ff fedf 	bl	8007680 <SPI_WaitFifoStateUntilTimeout>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d007      	beq.n	80078d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078cc:	f043 0220 	orr.w	r2, r3, #32
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e046      	b.n	8007966 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80078d8:	4b25      	ldr	r3, [pc, #148]	@ (8007970 <SPI_EndRxTxTransaction+0xcc>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a25      	ldr	r2, [pc, #148]	@ (8007974 <SPI_EndRxTxTransaction+0xd0>)
 80078de:	fba2 2303 	umull	r2, r3, r2, r3
 80078e2:	0d5b      	lsrs	r3, r3, #21
 80078e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80078e8:	fb02 f303 	mul.w	r3, r2, r3
 80078ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078f6:	d112      	bne.n	800791e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2200      	movs	r2, #0
 8007900:	2180      	movs	r1, #128	@ 0x80
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	f7ff fe34 	bl	8007570 <SPI_WaitFlagStateUntilTimeout>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d016      	beq.n	800793c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007912:	f043 0220 	orr.w	r2, r3, #32
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e023      	b.n	8007966 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	3b01      	subs	r3, #1
 8007928:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007934:	2b80      	cmp	r3, #128	@ 0x80
 8007936:	d0f2      	beq.n	800791e <SPI_EndRxTxTransaction+0x7a>
 8007938:	e000      	b.n	800793c <SPI_EndRxTxTransaction+0x98>
        break;
 800793a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	2200      	movs	r2, #0
 8007944:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f7ff fe99 	bl	8007680 <SPI_WaitFifoStateUntilTimeout>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d007      	beq.n	8007964 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007958:	f043 0220 	orr.w	r2, r3, #32
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007960:	2303      	movs	r3, #3
 8007962:	e000      	b.n	8007966 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3718      	adds	r7, #24
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	2000005c 	.word	0x2000005c
 8007974:	165e9f81 	.word	0x165e9f81

08007978 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e049      	b.n	8007a1e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b00      	cmp	r3, #0
 8007994:	d106      	bne.n	80079a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f7fb f85c 	bl	8002a5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2202      	movs	r2, #2
 80079a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	3304      	adds	r3, #4
 80079b4:	4619      	mov	r1, r3
 80079b6:	4610      	mov	r0, r2
 80079b8:	f000 fa82 	bl	8007ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b084      	sub	sp, #16
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	f003 0302 	and.w	r3, r3, #2
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d020      	beq.n	8007a8a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d01b      	beq.n	8007a8a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f06f 0202 	mvn.w	r2, #2
 8007a5a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	f003 0303 	and.w	r3, r3, #3
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d003      	beq.n	8007a78 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fa07 	bl	8007e84 <HAL_TIM_IC_CaptureCallback>
 8007a76:	e005      	b.n	8007a84 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 f9f9 	bl	8007e70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fa0a 	bl	8007e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d020      	beq.n	8007ad6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f003 0304 	and.w	r3, r3, #4
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d01b      	beq.n	8007ad6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f06f 0204 	mvn.w	r2, #4
 8007aa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2202      	movs	r2, #2
 8007aac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d003      	beq.n	8007ac4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f9e1 	bl	8007e84 <HAL_TIM_IC_CaptureCallback>
 8007ac2:	e005      	b.n	8007ad0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 f9d3 	bl	8007e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f9e4 	bl	8007e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	f003 0308 	and.w	r3, r3, #8
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d020      	beq.n	8007b22 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d01b      	beq.n	8007b22 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f06f 0208 	mvn.w	r2, #8
 8007af2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2204      	movs	r2, #4
 8007af8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	69db      	ldr	r3, [r3, #28]
 8007b00:	f003 0303 	and.w	r3, r3, #3
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 f9bb 	bl	8007e84 <HAL_TIM_IC_CaptureCallback>
 8007b0e:	e005      	b.n	8007b1c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f9ad 	bl	8007e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f9be 	bl	8007e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	f003 0310 	and.w	r3, r3, #16
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d020      	beq.n	8007b6e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f003 0310 	and.w	r3, r3, #16
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d01b      	beq.n	8007b6e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f06f 0210 	mvn.w	r2, #16
 8007b3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2208      	movs	r2, #8
 8007b44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69db      	ldr	r3, [r3, #28]
 8007b4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d003      	beq.n	8007b5c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 f995 	bl	8007e84 <HAL_TIM_IC_CaptureCallback>
 8007b5a:	e005      	b.n	8007b68 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f987 	bl	8007e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f998 	bl	8007e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	f003 0301 	and.w	r3, r3, #1
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00c      	beq.n	8007b92 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d007      	beq.n	8007b92 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f06f 0201 	mvn.w	r2, #1
 8007b8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 f965 	bl	8007e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d104      	bne.n	8007ba6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00c      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fd1c 	bl	80085f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00c      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d007      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fd14 	bl	800860c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00c      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d007      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f952 	bl	8007eac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f003 0320 	and.w	r3, r3, #32
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00c      	beq.n	8007c2c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f003 0320 	and.w	r3, r3, #32
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d007      	beq.n	8007c2c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f06f 0220 	mvn.w	r2, #32
 8007c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fcdc 	bl	80085e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c2c:	bf00      	nop
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d101      	bne.n	8007c52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007c4e:	2302      	movs	r3, #2
 8007c50:	e0ff      	b.n	8007e52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b14      	cmp	r3, #20
 8007c5e:	f200 80f0 	bhi.w	8007e42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007c62:	a201      	add	r2, pc, #4	@ (adr r2, 8007c68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c68:	08007cbd 	.word	0x08007cbd
 8007c6c:	08007e43 	.word	0x08007e43
 8007c70:	08007e43 	.word	0x08007e43
 8007c74:	08007e43 	.word	0x08007e43
 8007c78:	08007cfd 	.word	0x08007cfd
 8007c7c:	08007e43 	.word	0x08007e43
 8007c80:	08007e43 	.word	0x08007e43
 8007c84:	08007e43 	.word	0x08007e43
 8007c88:	08007d3f 	.word	0x08007d3f
 8007c8c:	08007e43 	.word	0x08007e43
 8007c90:	08007e43 	.word	0x08007e43
 8007c94:	08007e43 	.word	0x08007e43
 8007c98:	08007d7f 	.word	0x08007d7f
 8007c9c:	08007e43 	.word	0x08007e43
 8007ca0:	08007e43 	.word	0x08007e43
 8007ca4:	08007e43 	.word	0x08007e43
 8007ca8:	08007dc1 	.word	0x08007dc1
 8007cac:	08007e43 	.word	0x08007e43
 8007cb0:	08007e43 	.word	0x08007e43
 8007cb4:	08007e43 	.word	0x08007e43
 8007cb8:	08007e01 	.word	0x08007e01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68b9      	ldr	r1, [r7, #8]
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f000 f9a2 	bl	800800c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	699a      	ldr	r2, [r3, #24]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0208 	orr.w	r2, r2, #8
 8007cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f022 0204 	bic.w	r2, r2, #4
 8007ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	6999      	ldr	r1, [r3, #24]
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	691a      	ldr	r2, [r3, #16]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	619a      	str	r2, [r3, #24]
      break;
 8007cfa:	e0a5      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68b9      	ldr	r1, [r7, #8]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 f9f4 	bl	80080f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	699a      	ldr	r2, [r3, #24]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	699a      	ldr	r2, [r3, #24]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	6999      	ldr	r1, [r3, #24]
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	021a      	lsls	r2, r3, #8
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	430a      	orrs	r2, r1
 8007d3a:	619a      	str	r2, [r3, #24]
      break;
 8007d3c:	e084      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68b9      	ldr	r1, [r7, #8]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 fa4b 	bl	80081e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	69da      	ldr	r2, [r3, #28]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f042 0208 	orr.w	r2, r2, #8
 8007d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	69da      	ldr	r2, [r3, #28]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f022 0204 	bic.w	r2, r2, #4
 8007d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	69d9      	ldr	r1, [r3, #28]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	691a      	ldr	r2, [r3, #16]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	430a      	orrs	r2, r1
 8007d7a:	61da      	str	r2, [r3, #28]
      break;
 8007d7c:	e064      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	4618      	mov	r0, r3
 8007d86:	f000 faa1 	bl	80082cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	69da      	ldr	r2, [r3, #28]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	69da      	ldr	r2, [r3, #28]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	69d9      	ldr	r1, [r3, #28]
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	691b      	ldr	r3, [r3, #16]
 8007db4:	021a      	lsls	r2, r3, #8
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	430a      	orrs	r2, r1
 8007dbc:	61da      	str	r2, [r3, #28]
      break;
 8007dbe:	e043      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68b9      	ldr	r1, [r7, #8]
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f000 fad8 	bl	800837c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f042 0208 	orr.w	r2, r2, #8
 8007dda:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f022 0204 	bic.w	r2, r2, #4
 8007dea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	691a      	ldr	r2, [r3, #16]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007dfe:	e023      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68b9      	ldr	r1, [r7, #8]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f000 fb0a 	bl	8008420 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	691b      	ldr	r3, [r3, #16]
 8007e36:	021a      	lsls	r2, r3, #8
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	430a      	orrs	r2, r1
 8007e3e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007e40:	e002      	b.n	8007e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	75fb      	strb	r3, [r7, #23]
      break;
 8007e46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3718      	adds	r7, #24
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop

08007e5c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007e64:	bf00      	nop
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e78:	bf00      	nop
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a43      	ldr	r2, [pc, #268]	@ (8007fe0 <TIM_Base_SetConfig+0x120>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d013      	beq.n	8007f00 <TIM_Base_SetConfig+0x40>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ede:	d00f      	beq.n	8007f00 <TIM_Base_SetConfig+0x40>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	4a40      	ldr	r2, [pc, #256]	@ (8007fe4 <TIM_Base_SetConfig+0x124>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d00b      	beq.n	8007f00 <TIM_Base_SetConfig+0x40>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a3f      	ldr	r2, [pc, #252]	@ (8007fe8 <TIM_Base_SetConfig+0x128>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d007      	beq.n	8007f00 <TIM_Base_SetConfig+0x40>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	4a3e      	ldr	r2, [pc, #248]	@ (8007fec <TIM_Base_SetConfig+0x12c>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d003      	beq.n	8007f00 <TIM_Base_SetConfig+0x40>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a3d      	ldr	r2, [pc, #244]	@ (8007ff0 <TIM_Base_SetConfig+0x130>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d108      	bne.n	8007f12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a32      	ldr	r2, [pc, #200]	@ (8007fe0 <TIM_Base_SetConfig+0x120>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d02b      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f20:	d027      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a2f      	ldr	r2, [pc, #188]	@ (8007fe4 <TIM_Base_SetConfig+0x124>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d023      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a2e      	ldr	r2, [pc, #184]	@ (8007fe8 <TIM_Base_SetConfig+0x128>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d01f      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a2d      	ldr	r2, [pc, #180]	@ (8007fec <TIM_Base_SetConfig+0x12c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d01b      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a2c      	ldr	r2, [pc, #176]	@ (8007ff0 <TIM_Base_SetConfig+0x130>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d017      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a2b      	ldr	r2, [pc, #172]	@ (8007ff4 <TIM_Base_SetConfig+0x134>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d013      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ff8 <TIM_Base_SetConfig+0x138>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d00f      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4a29      	ldr	r2, [pc, #164]	@ (8007ffc <TIM_Base_SetConfig+0x13c>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d00b      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a28      	ldr	r2, [pc, #160]	@ (8008000 <TIM_Base_SetConfig+0x140>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d007      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	4a27      	ldr	r2, [pc, #156]	@ (8008004 <TIM_Base_SetConfig+0x144>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d003      	beq.n	8007f72 <TIM_Base_SetConfig+0xb2>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a26      	ldr	r2, [pc, #152]	@ (8008008 <TIM_Base_SetConfig+0x148>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d108      	bne.n	8007f84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	695b      	ldr	r3, [r3, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	689a      	ldr	r2, [r3, #8]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8007fe0 <TIM_Base_SetConfig+0x120>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d003      	beq.n	8007fb2 <TIM_Base_SetConfig+0xf2>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a10      	ldr	r2, [pc, #64]	@ (8007ff0 <TIM_Base_SetConfig+0x130>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d103      	bne.n	8007fba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	691a      	ldr	r2, [r3, #16]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f043 0204 	orr.w	r2, r3, #4
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	601a      	str	r2, [r3, #0]
}
 8007fd2:	bf00      	nop
 8007fd4:	3714      	adds	r7, #20
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	40010000 	.word	0x40010000
 8007fe4:	40000400 	.word	0x40000400
 8007fe8:	40000800 	.word	0x40000800
 8007fec:	40000c00 	.word	0x40000c00
 8007ff0:	40010400 	.word	0x40010400
 8007ff4:	40014000 	.word	0x40014000
 8007ff8:	40014400 	.word	0x40014400
 8007ffc:	40014800 	.word	0x40014800
 8008000:	40001800 	.word	0x40001800
 8008004:	40001c00 	.word	0x40001c00
 8008008:	40002000 	.word	0x40002000

0800800c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800800c:	b480      	push	{r7}
 800800e:	b087      	sub	sp, #28
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6a1b      	ldr	r3, [r3, #32]
 800801a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	f023 0201 	bic.w	r2, r3, #1
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4b2b      	ldr	r3, [pc, #172]	@ (80080e4 <TIM_OC1_SetConfig+0xd8>)
 8008038:	4013      	ands	r3, r2
 800803a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f023 0303 	bic.w	r3, r3, #3
 8008042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	4313      	orrs	r3, r2
 800804c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f023 0302 	bic.w	r3, r3, #2
 8008054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	697a      	ldr	r2, [r7, #20]
 800805c:	4313      	orrs	r3, r2
 800805e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a21      	ldr	r2, [pc, #132]	@ (80080e8 <TIM_OC1_SetConfig+0xdc>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d003      	beq.n	8008070 <TIM_OC1_SetConfig+0x64>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a20      	ldr	r2, [pc, #128]	@ (80080ec <TIM_OC1_SetConfig+0xe0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d10c      	bne.n	800808a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	f023 0308 	bic.w	r3, r3, #8
 8008076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	697a      	ldr	r2, [r7, #20]
 800807e:	4313      	orrs	r3, r2
 8008080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	f023 0304 	bic.w	r3, r3, #4
 8008088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a16      	ldr	r2, [pc, #88]	@ (80080e8 <TIM_OC1_SetConfig+0xdc>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d003      	beq.n	800809a <TIM_OC1_SetConfig+0x8e>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a15      	ldr	r2, [pc, #84]	@ (80080ec <TIM_OC1_SetConfig+0xe0>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d111      	bne.n	80080be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80080a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	621a      	str	r2, [r3, #32]
}
 80080d8:	bf00      	nop
 80080da:	371c      	adds	r7, #28
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr
 80080e4:	fffeff8f 	.word	0xfffeff8f
 80080e8:	40010000 	.word	0x40010000
 80080ec:	40010400 	.word	0x40010400

080080f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b087      	sub	sp, #28
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a1b      	ldr	r3, [r3, #32]
 8008104:	f023 0210 	bic.w	r2, r3, #16
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	4b2e      	ldr	r3, [pc, #184]	@ (80081d4 <TIM_OC2_SetConfig+0xe4>)
 800811c:	4013      	ands	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	021b      	lsls	r3, r3, #8
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	4313      	orrs	r3, r2
 8008132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	f023 0320 	bic.w	r3, r3, #32
 800813a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	011b      	lsls	r3, r3, #4
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	4313      	orrs	r3, r2
 8008146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a23      	ldr	r2, [pc, #140]	@ (80081d8 <TIM_OC2_SetConfig+0xe8>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d003      	beq.n	8008158 <TIM_OC2_SetConfig+0x68>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4a22      	ldr	r2, [pc, #136]	@ (80081dc <TIM_OC2_SetConfig+0xec>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d10d      	bne.n	8008174 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800815e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	011b      	lsls	r3, r3, #4
 8008166:	697a      	ldr	r2, [r7, #20]
 8008168:	4313      	orrs	r3, r2
 800816a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008172:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a18      	ldr	r2, [pc, #96]	@ (80081d8 <TIM_OC2_SetConfig+0xe8>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d003      	beq.n	8008184 <TIM_OC2_SetConfig+0x94>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a17      	ldr	r2, [pc, #92]	@ (80081dc <TIM_OC2_SetConfig+0xec>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d113      	bne.n	80081ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800818a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	695b      	ldr	r3, [r3, #20]
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	693a      	ldr	r2, [r7, #16]
 800819c:	4313      	orrs	r3, r2
 800819e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	693a      	ldr	r2, [r7, #16]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	621a      	str	r2, [r3, #32]
}
 80081c6:	bf00      	nop
 80081c8:	371c      	adds	r7, #28
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	feff8fff 	.word	0xfeff8fff
 80081d8:	40010000 	.word	0x40010000
 80081dc:	40010400 	.word	0x40010400

080081e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b087      	sub	sp, #28
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a1b      	ldr	r3, [r3, #32]
 80081f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	4b2d      	ldr	r3, [pc, #180]	@ (80082c0 <TIM_OC3_SetConfig+0xe0>)
 800820c:	4013      	ands	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0303 	bic.w	r3, r3, #3
 8008216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008228:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	021b      	lsls	r3, r3, #8
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	4313      	orrs	r3, r2
 8008234:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a22      	ldr	r2, [pc, #136]	@ (80082c4 <TIM_OC3_SetConfig+0xe4>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d003      	beq.n	8008246 <TIM_OC3_SetConfig+0x66>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a21      	ldr	r2, [pc, #132]	@ (80082c8 <TIM_OC3_SetConfig+0xe8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d10d      	bne.n	8008262 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800824c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	021b      	lsls	r3, r3, #8
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	4313      	orrs	r3, r2
 8008258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a17      	ldr	r2, [pc, #92]	@ (80082c4 <TIM_OC3_SetConfig+0xe4>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d003      	beq.n	8008272 <TIM_OC3_SetConfig+0x92>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a16      	ldr	r2, [pc, #88]	@ (80082c8 <TIM_OC3_SetConfig+0xe8>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d113      	bne.n	800829a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	695b      	ldr	r3, [r3, #20]
 8008286:	011b      	lsls	r3, r3, #4
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	4313      	orrs	r3, r2
 800828c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	011b      	lsls	r3, r3, #4
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	4313      	orrs	r3, r2
 8008298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	685a      	ldr	r2, [r3, #4]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	697a      	ldr	r2, [r7, #20]
 80082b2:	621a      	str	r2, [r3, #32]
}
 80082b4:	bf00      	nop
 80082b6:	371c      	adds	r7, #28
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr
 80082c0:	fffeff8f 	.word	0xfffeff8f
 80082c4:	40010000 	.word	0x40010000
 80082c8:	40010400 	.word	0x40010400

080082cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b087      	sub	sp, #28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a1b      	ldr	r3, [r3, #32]
 80082da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	69db      	ldr	r3, [r3, #28]
 80082f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	4b1e      	ldr	r3, [pc, #120]	@ (8008370 <TIM_OC4_SetConfig+0xa4>)
 80082f8:	4013      	ands	r3, r2
 80082fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	021b      	lsls	r3, r3, #8
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	4313      	orrs	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008316:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	031b      	lsls	r3, r3, #12
 800831e:	693a      	ldr	r2, [r7, #16]
 8008320:	4313      	orrs	r3, r2
 8008322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a13      	ldr	r2, [pc, #76]	@ (8008374 <TIM_OC4_SetConfig+0xa8>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d003      	beq.n	8008334 <TIM_OC4_SetConfig+0x68>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a12      	ldr	r2, [pc, #72]	@ (8008378 <TIM_OC4_SetConfig+0xac>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d109      	bne.n	8008348 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800833a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	695b      	ldr	r3, [r3, #20]
 8008340:	019b      	lsls	r3, r3, #6
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	4313      	orrs	r3, r2
 8008346:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	685a      	ldr	r2, [r3, #4]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	693a      	ldr	r2, [r7, #16]
 8008360:	621a      	str	r2, [r3, #32]
}
 8008362:	bf00      	nop
 8008364:	371c      	adds	r7, #28
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	feff8fff 	.word	0xfeff8fff
 8008374:	40010000 	.word	0x40010000
 8008378:	40010400 	.word	0x40010400

0800837c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008414 <TIM_OC5_SetConfig+0x98>)
 80083a8:	4013      	ands	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68fa      	ldr	r2, [r7, #12]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80083bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	041b      	lsls	r3, r3, #16
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	4313      	orrs	r3, r2
 80083c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	4a12      	ldr	r2, [pc, #72]	@ (8008418 <TIM_OC5_SetConfig+0x9c>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d003      	beq.n	80083da <TIM_OC5_SetConfig+0x5e>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	4a11      	ldr	r2, [pc, #68]	@ (800841c <TIM_OC5_SetConfig+0xa0>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d109      	bne.n	80083ee <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	695b      	ldr	r3, [r3, #20]
 80083e6:	021b      	lsls	r3, r3, #8
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685a      	ldr	r2, [r3, #4]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	693a      	ldr	r2, [r7, #16]
 8008406:	621a      	str	r2, [r3, #32]
}
 8008408:	bf00      	nop
 800840a:	371c      	adds	r7, #28
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr
 8008414:	fffeff8f 	.word	0xfffeff8f
 8008418:	40010000 	.word	0x40010000
 800841c:	40010400 	.word	0x40010400

08008420 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	4b1c      	ldr	r3, [pc, #112]	@ (80084bc <TIM_OC6_SetConfig+0x9c>)
 800844c:	4013      	ands	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	021b      	lsls	r3, r3, #8
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	4313      	orrs	r3, r2
 800845a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008462:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	051b      	lsls	r3, r3, #20
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	4313      	orrs	r3, r2
 800846e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a13      	ldr	r2, [pc, #76]	@ (80084c0 <TIM_OC6_SetConfig+0xa0>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d003      	beq.n	8008480 <TIM_OC6_SetConfig+0x60>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a12      	ldr	r2, [pc, #72]	@ (80084c4 <TIM_OC6_SetConfig+0xa4>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d109      	bne.n	8008494 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008486:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	029b      	lsls	r3, r3, #10
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	4313      	orrs	r3, r2
 8008492:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	685a      	ldr	r2, [r3, #4]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	621a      	str	r2, [r3, #32]
}
 80084ae:	bf00      	nop
 80084b0:	371c      	adds	r7, #28
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	feff8fff 	.word	0xfeff8fff
 80084c0:	40010000 	.word	0x40010000
 80084c4:	40010400 	.word	0x40010400

080084c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b085      	sub	sp, #20
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80084dc:	2302      	movs	r3, #2
 80084de:	e06d      	b.n	80085bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2202      	movs	r2, #2
 80084ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a30      	ldr	r2, [pc, #192]	@ (80085c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d004      	beq.n	8008514 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a2f      	ldr	r2, [pc, #188]	@ (80085cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d108      	bne.n	8008526 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800851a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800852c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	4313      	orrs	r3, r2
 8008536:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a20      	ldr	r2, [pc, #128]	@ (80085c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d022      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008552:	d01d      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a1d      	ldr	r2, [pc, #116]	@ (80085d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d018      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a1c      	ldr	r2, [pc, #112]	@ (80085d4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d013      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a1a      	ldr	r2, [pc, #104]	@ (80085d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d00e      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a15      	ldr	r2, [pc, #84]	@ (80085cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d009      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a16      	ldr	r2, [pc, #88]	@ (80085dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d004      	beq.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a15      	ldr	r2, [pc, #84]	@ (80085e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d10c      	bne.n	80085aa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008596:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	68ba      	ldr	r2, [r7, #8]
 800859e:	4313      	orrs	r3, r2
 80085a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68ba      	ldr	r2, [r7, #8]
 80085a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40010400 	.word	0x40010400
 80085d0:	40000400 	.word	0x40000400
 80085d4:	40000800 	.word	0x40000800
 80085d8:	40000c00 	.word	0x40000c00
 80085dc:	40014000 	.word	0x40014000
 80085e0:	40001800 	.word	0x40001800

080085e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e040      	b.n	80086b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008636:	2b00      	cmp	r3, #0
 8008638:	d106      	bne.n	8008648 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7fa fa68 	bl	8002b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2224      	movs	r2, #36	@ 0x24
 800864c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f022 0201 	bic.w	r2, r2, #1
 800865c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008662:	2b00      	cmp	r3, #0
 8008664:	d002      	beq.n	800866c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fe86 	bl	8009378 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 fc1f 	bl	8008eb0 <UART_SetConfig>
 8008672:	4603      	mov	r3, r0
 8008674:	2b01      	cmp	r3, #1
 8008676:	d101      	bne.n	800867c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e01b      	b.n	80086b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	685a      	ldr	r2, [r3, #4]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800868a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689a      	ldr	r2, [r3, #8]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800869a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f042 0201 	orr.w	r2, r2, #1
 80086aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 ff05 	bl	80094bc <UART_CheckIdleState>
 80086b2:	4603      	mov	r3, r0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3708      	adds	r7, #8
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b08a      	sub	sp, #40	@ 0x28
 80086c0:	af02      	add	r7, sp, #8
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	603b      	str	r3, [r7, #0]
 80086c8:	4613      	mov	r3, r2
 80086ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086d0:	2b20      	cmp	r3, #32
 80086d2:	d177      	bne.n	80087c4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d002      	beq.n	80086e0 <HAL_UART_Transmit+0x24>
 80086da:	88fb      	ldrh	r3, [r7, #6]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	e070      	b.n	80087c6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2221      	movs	r2, #33	@ 0x21
 80086f0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086f2:	f7fa fca7 	bl	8003044 <HAL_GetTick>
 80086f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	88fa      	ldrh	r2, [r7, #6]
 80086fc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	88fa      	ldrh	r2, [r7, #6]
 8008704:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008710:	d108      	bne.n	8008724 <HAL_UART_Transmit+0x68>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d104      	bne.n	8008724 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800871a:	2300      	movs	r3, #0
 800871c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	61bb      	str	r3, [r7, #24]
 8008722:	e003      	b.n	800872c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008728:	2300      	movs	r3, #0
 800872a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800872c:	e02f      	b.n	800878e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	9300      	str	r3, [sp, #0]
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	2200      	movs	r2, #0
 8008736:	2180      	movs	r1, #128	@ 0x80
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f000 ff67 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d004      	beq.n	800874e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2220      	movs	r2, #32
 8008748:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800874a:	2303      	movs	r3, #3
 800874c:	e03b      	b.n	80087c6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10b      	bne.n	800876c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	461a      	mov	r2, r3
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008762:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	3302      	adds	r3, #2
 8008768:	61bb      	str	r3, [r7, #24]
 800876a:	e007      	b.n	800877c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	781a      	ldrb	r2, [r3, #0]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	3301      	adds	r3, #1
 800877a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008782:	b29b      	uxth	r3, r3
 8008784:	3b01      	subs	r3, #1
 8008786:	b29a      	uxth	r2, r3
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008794:	b29b      	uxth	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1c9      	bne.n	800872e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	9300      	str	r3, [sp, #0]
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	2200      	movs	r2, #0
 80087a2:	2140      	movs	r1, #64	@ 0x40
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f000 ff31 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d004      	beq.n	80087ba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2220      	movs	r2, #32
 80087b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e005      	b.n	80087c6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	e000      	b.n	80087c6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80087c4:	2302      	movs	r3, #2
  }
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3720      	adds	r7, #32
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b08a      	sub	sp, #40	@ 0x28
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	60f8      	str	r0, [r7, #12]
 80087d6:	60b9      	str	r1, [r7, #8]
 80087d8:	4613      	mov	r3, r2
 80087da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087e2:	2b20      	cmp	r3, #32
 80087e4:	d132      	bne.n	800884c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d002      	beq.n	80087f2 <HAL_UART_Receive_IT+0x24>
 80087ec:	88fb      	ldrh	r3, [r7, #6]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d101      	bne.n	80087f6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e02b      	b.n	800884e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008806:	2b00      	cmp	r3, #0
 8008808:	d018      	beq.n	800883c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	e853 3f00 	ldrex	r3, [r3]
 8008816:	613b      	str	r3, [r7, #16]
   return(result);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800881e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	461a      	mov	r2, r3
 8008826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008828:	623b      	str	r3, [r7, #32]
 800882a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882c:	69f9      	ldr	r1, [r7, #28]
 800882e:	6a3a      	ldr	r2, [r7, #32]
 8008830:	e841 2300 	strex	r3, r2, [r1]
 8008834:	61bb      	str	r3, [r7, #24]
   return(result);
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1e6      	bne.n	800880a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800883c:	88fb      	ldrh	r3, [r7, #6]
 800883e:	461a      	mov	r2, r3
 8008840:	68b9      	ldr	r1, [r7, #8]
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f000 ff50 	bl	80096e8 <UART_Start_Receive_IT>
 8008848:	4603      	mov	r3, r0
 800884a:	e000      	b.n	800884e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800884c:	2302      	movs	r3, #2
  }
}
 800884e:	4618      	mov	r0, r3
 8008850:	3728      	adds	r7, #40	@ 0x28
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
	...

08008858 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b0ba      	sub	sp, #232	@ 0xe8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	69db      	ldr	r3, [r3, #28]
 8008866:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800887e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008882:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008886:	4013      	ands	r3, r2
 8008888:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800888c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008890:	2b00      	cmp	r3, #0
 8008892:	d115      	bne.n	80088c0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008898:	f003 0320 	and.w	r3, r3, #32
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00f      	beq.n	80088c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80088a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088a4:	f003 0320 	and.w	r3, r3, #32
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d009      	beq.n	80088c0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f000 82c6 	beq.w	8008e42 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	4798      	blx	r3
      }
      return;
 80088be:	e2c0      	b.n	8008e42 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80088c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 8117 	beq.w	8008af8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80088ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d106      	bne.n	80088e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80088d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80088da:	4b85      	ldr	r3, [pc, #532]	@ (8008af0 <HAL_UART_IRQHandler+0x298>)
 80088dc:	4013      	ands	r3, r2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	f000 810a 	beq.w	8008af8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d011      	beq.n	8008914 <HAL_UART_IRQHandler+0xbc>
 80088f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00b      	beq.n	8008914 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2201      	movs	r2, #1
 8008902:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800890a:	f043 0201 	orr.w	r2, r3, #1
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008918:	f003 0302 	and.w	r3, r3, #2
 800891c:	2b00      	cmp	r3, #0
 800891e:	d011      	beq.n	8008944 <HAL_UART_IRQHandler+0xec>
 8008920:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008924:	f003 0301 	and.w	r3, r3, #1
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00b      	beq.n	8008944 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2202      	movs	r2, #2
 8008932:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800893a:	f043 0204 	orr.w	r2, r3, #4
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b00      	cmp	r3, #0
 800894e:	d011      	beq.n	8008974 <HAL_UART_IRQHandler+0x11c>
 8008950:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008954:	f003 0301 	and.w	r3, r3, #1
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00b      	beq.n	8008974 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2204      	movs	r2, #4
 8008962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800896a:	f043 0202 	orr.w	r2, r3, #2
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008978:	f003 0308 	and.w	r3, r3, #8
 800897c:	2b00      	cmp	r3, #0
 800897e:	d017      	beq.n	80089b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008984:	f003 0320 	and.w	r3, r3, #32
 8008988:	2b00      	cmp	r3, #0
 800898a:	d105      	bne.n	8008998 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800898c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008990:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00b      	beq.n	80089b0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2208      	movs	r2, #8
 800899e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089a6:	f043 0208 	orr.w	r2, r3, #8
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80089b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d012      	beq.n	80089e2 <HAL_UART_IRQHandler+0x18a>
 80089bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00c      	beq.n	80089e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089d8:	f043 0220 	orr.w	r2, r3, #32
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f000 822c 	beq.w	8008e46 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80089ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089f2:	f003 0320 	and.w	r3, r3, #32
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00d      	beq.n	8008a16 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089fe:	f003 0320 	and.w	r3, r3, #32
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d007      	beq.n	8008a16 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d003      	beq.n	8008a16 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a2a:	2b40      	cmp	r3, #64	@ 0x40
 8008a2c:	d005      	beq.n	8008a3a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a32:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d04f      	beq.n	8008ada <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 ff1a 	bl	8009874 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a4a:	2b40      	cmp	r3, #64	@ 0x40
 8008a4c:	d141      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3308      	adds	r3, #8
 8008a54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a5c:	e853 3f00 	ldrex	r3, [r3]
 8008a60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3308      	adds	r3, #8
 8008a76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a7a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a8a:	e841 2300 	strex	r3, r2, [r1]
 8008a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1d9      	bne.n	8008a4e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d013      	beq.n	8008aca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aa6:	4a13      	ldr	r2, [pc, #76]	@ (8008af4 <HAL_UART_IRQHandler+0x29c>)
 8008aa8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fa fc79 	bl	80033a6 <HAL_DMA_Abort_IT>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d017      	beq.n	8008aea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008ac4:	4610      	mov	r0, r2
 8008ac6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac8:	e00f      	b.n	8008aea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f9d0 	bl	8008e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad0:	e00b      	b.n	8008aea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f9cc 	bl	8008e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad8:	e007      	b.n	8008aea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f9c8 	bl	8008e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008ae8:	e1ad      	b.n	8008e46 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aea:	bf00      	nop
    return;
 8008aec:	e1ab      	b.n	8008e46 <HAL_UART_IRQHandler+0x5ee>
 8008aee:	bf00      	nop
 8008af0:	04000120 	.word	0x04000120
 8008af4:	0800993d 	.word	0x0800993d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	f040 8166 	bne.w	8008dce <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b06:	f003 0310 	and.w	r3, r3, #16
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 815f 	beq.w	8008dce <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b14:	f003 0310 	and.w	r3, r3, #16
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 8158 	beq.w	8008dce <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2210      	movs	r2, #16
 8008b24:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b30:	2b40      	cmp	r3, #64	@ 0x40
 8008b32:	f040 80d0 	bne.w	8008cd6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b42:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 80ab 	beq.w	8008ca2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b56:	429a      	cmp	r2, r3
 8008b58:	f080 80a3 	bcs.w	8008ca2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b62:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b6a:	69db      	ldr	r3, [r3, #28]
 8008b6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b70:	f000 8086 	beq.w	8008c80 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b80:	e853 3f00 	ldrex	r3, [r3]
 8008b84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ba2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008baa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008bae:	e841 2300 	strex	r3, r2, [r1]
 8008bb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1da      	bne.n	8008b74 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008bce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bd0:	f023 0301 	bic.w	r3, r3, #1
 8008bd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3308      	adds	r3, #8
 8008bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008be2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008be6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bf4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e1      	bne.n	8008bbe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3308      	adds	r3, #8
 8008c00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c04:	e853 3f00 	ldrex	r3, [r3]
 8008c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	3308      	adds	r3, #8
 8008c1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c20:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c26:	e841 2300 	strex	r3, r2, [r1]
 8008c2a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1e3      	bne.n	8008bfa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2220      	movs	r2, #32
 8008c36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c48:	e853 3f00 	ldrex	r3, [r3]
 8008c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c50:	f023 0310 	bic.w	r3, r3, #16
 8008c54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c64:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c66:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c68:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c6a:	e841 2300 	strex	r3, r2, [r1]
 8008c6e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1e4      	bne.n	8008c40 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7fa fb23 	bl	80032c6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2202      	movs	r2, #2
 8008c84:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	1ad3      	subs	r3, r2, r3
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f8f2 	bl	8008e84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008ca0:	e0d3      	b.n	8008e4a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ca8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cac:	429a      	cmp	r2, r3
 8008cae:	f040 80cc 	bne.w	8008e4a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb6:	69db      	ldr	r3, [r3, #28]
 8008cb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cbc:	f040 80c5 	bne.w	8008e4a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f8d8 	bl	8008e84 <HAL_UARTEx_RxEventCallback>
      return;
 8008cd4:	e0b9      	b.n	8008e4a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 80ab 	beq.w	8008e4e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8008cf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 80a6 	beq.w	8008e4e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0a:	e853 3f00 	ldrex	r3, [r3]
 8008d0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	461a      	mov	r2, r3
 8008d20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008d24:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d2c:	e841 2300 	strex	r3, r2, [r1]
 8008d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d1e4      	bne.n	8008d02 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	3308      	adds	r3, #8
 8008d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	623b      	str	r3, [r7, #32]
   return(result);
 8008d48:	6a3b      	ldr	r3, [r7, #32]
 8008d4a:	f023 0301 	bic.w	r3, r3, #1
 8008d4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3308      	adds	r3, #8
 8008d58:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d64:	e841 2300 	strex	r3, r2, [r1]
 8008d68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1e3      	bne.n	8008d38 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2220      	movs	r2, #32
 8008d74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f023 0310 	bic.w	r3, r3, #16
 8008d98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	461a      	mov	r2, r3
 8008da2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008da6:	61fb      	str	r3, [r7, #28]
 8008da8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	69b9      	ldr	r1, [r7, #24]
 8008dac:	69fa      	ldr	r2, [r7, #28]
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	617b      	str	r3, [r7, #20]
   return(result);
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e4      	bne.n	8008d84 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 f85c 	bl	8008e84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008dcc:	e03f      	b.n	8008e4e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00e      	beq.n	8008df8 <HAL_UART_IRQHandler+0x5a0>
 8008dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d008      	beq.n	8008df8 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008dee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 f853 	bl	8008e9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008df6:	e02d      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00e      	beq.n	8008e22 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d008      	beq.n	8008e22 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d01c      	beq.n	8008e52 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	4798      	blx	r3
    }
    return;
 8008e20:	e017      	b.n	8008e52 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d012      	beq.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
 8008e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00c      	beq.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fd90 	bl	8009960 <UART_EndTransmit_IT>
    return;
 8008e40:	e008      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
      return;
 8008e42:	bf00      	nop
 8008e44:	e006      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
    return;
 8008e46:	bf00      	nop
 8008e48:	e004      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
      return;
 8008e4a:	bf00      	nop
 8008e4c:	e002      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
      return;
 8008e4e:	bf00      	nop
 8008e50:	e000      	b.n	8008e54 <HAL_UART_IRQHandler+0x5fc>
    return;
 8008e52:	bf00      	nop
  }

}
 8008e54:	37e8      	adds	r7, #232	@ 0xe8
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop

08008e5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008e78:	bf00      	nop
 8008e7a:	370c      	adds	r7, #12
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr

08008e84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e90:	bf00      	nop
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b088      	sub	sp, #32
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689a      	ldr	r2, [r3, #8]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	431a      	orrs	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	695b      	ldr	r3, [r3, #20]
 8008eca:	431a      	orrs	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	4ba6      	ldr	r3, [pc, #664]	@ (8009174 <UART_SetConfig+0x2c4>)
 8008edc:	4013      	ands	r3, r2
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	6812      	ldr	r2, [r2, #0]
 8008ee2:	6979      	ldr	r1, [r7, #20]
 8008ee4:	430b      	orrs	r3, r1
 8008ee6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	68da      	ldr	r2, [r3, #12]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	430a      	orrs	r2, r1
 8008efc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a1b      	ldr	r3, [r3, #32]
 8008f08:	697a      	ldr	r2, [r7, #20]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	697a      	ldr	r2, [r7, #20]
 8008f1e:	430a      	orrs	r2, r1
 8008f20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a94      	ldr	r2, [pc, #592]	@ (8009178 <UART_SetConfig+0x2c8>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d120      	bne.n	8008f6e <UART_SetConfig+0xbe>
 8008f2c:	4b93      	ldr	r3, [pc, #588]	@ (800917c <UART_SetConfig+0x2cc>)
 8008f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f32:	f003 0303 	and.w	r3, r3, #3
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d816      	bhi.n	8008f68 <UART_SetConfig+0xb8>
 8008f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <UART_SetConfig+0x90>)
 8008f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f40:	08008f51 	.word	0x08008f51
 8008f44:	08008f5d 	.word	0x08008f5d
 8008f48:	08008f57 	.word	0x08008f57
 8008f4c:	08008f63 	.word	0x08008f63
 8008f50:	2301      	movs	r3, #1
 8008f52:	77fb      	strb	r3, [r7, #31]
 8008f54:	e150      	b.n	80091f8 <UART_SetConfig+0x348>
 8008f56:	2302      	movs	r3, #2
 8008f58:	77fb      	strb	r3, [r7, #31]
 8008f5a:	e14d      	b.n	80091f8 <UART_SetConfig+0x348>
 8008f5c:	2304      	movs	r3, #4
 8008f5e:	77fb      	strb	r3, [r7, #31]
 8008f60:	e14a      	b.n	80091f8 <UART_SetConfig+0x348>
 8008f62:	2308      	movs	r3, #8
 8008f64:	77fb      	strb	r3, [r7, #31]
 8008f66:	e147      	b.n	80091f8 <UART_SetConfig+0x348>
 8008f68:	2310      	movs	r3, #16
 8008f6a:	77fb      	strb	r3, [r7, #31]
 8008f6c:	e144      	b.n	80091f8 <UART_SetConfig+0x348>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a83      	ldr	r2, [pc, #524]	@ (8009180 <UART_SetConfig+0x2d0>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d132      	bne.n	8008fde <UART_SetConfig+0x12e>
 8008f78:	4b80      	ldr	r3, [pc, #512]	@ (800917c <UART_SetConfig+0x2cc>)
 8008f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f7e:	f003 030c 	and.w	r3, r3, #12
 8008f82:	2b0c      	cmp	r3, #12
 8008f84:	d828      	bhi.n	8008fd8 <UART_SetConfig+0x128>
 8008f86:	a201      	add	r2, pc, #4	@ (adr r2, 8008f8c <UART_SetConfig+0xdc>)
 8008f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f8c:	08008fc1 	.word	0x08008fc1
 8008f90:	08008fd9 	.word	0x08008fd9
 8008f94:	08008fd9 	.word	0x08008fd9
 8008f98:	08008fd9 	.word	0x08008fd9
 8008f9c:	08008fcd 	.word	0x08008fcd
 8008fa0:	08008fd9 	.word	0x08008fd9
 8008fa4:	08008fd9 	.word	0x08008fd9
 8008fa8:	08008fd9 	.word	0x08008fd9
 8008fac:	08008fc7 	.word	0x08008fc7
 8008fb0:	08008fd9 	.word	0x08008fd9
 8008fb4:	08008fd9 	.word	0x08008fd9
 8008fb8:	08008fd9 	.word	0x08008fd9
 8008fbc:	08008fd3 	.word	0x08008fd3
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	77fb      	strb	r3, [r7, #31]
 8008fc4:	e118      	b.n	80091f8 <UART_SetConfig+0x348>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	77fb      	strb	r3, [r7, #31]
 8008fca:	e115      	b.n	80091f8 <UART_SetConfig+0x348>
 8008fcc:	2304      	movs	r3, #4
 8008fce:	77fb      	strb	r3, [r7, #31]
 8008fd0:	e112      	b.n	80091f8 <UART_SetConfig+0x348>
 8008fd2:	2308      	movs	r3, #8
 8008fd4:	77fb      	strb	r3, [r7, #31]
 8008fd6:	e10f      	b.n	80091f8 <UART_SetConfig+0x348>
 8008fd8:	2310      	movs	r3, #16
 8008fda:	77fb      	strb	r3, [r7, #31]
 8008fdc:	e10c      	b.n	80091f8 <UART_SetConfig+0x348>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a68      	ldr	r2, [pc, #416]	@ (8009184 <UART_SetConfig+0x2d4>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d120      	bne.n	800902a <UART_SetConfig+0x17a>
 8008fe8:	4b64      	ldr	r3, [pc, #400]	@ (800917c <UART_SetConfig+0x2cc>)
 8008fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ff2:	2b30      	cmp	r3, #48	@ 0x30
 8008ff4:	d013      	beq.n	800901e <UART_SetConfig+0x16e>
 8008ff6:	2b30      	cmp	r3, #48	@ 0x30
 8008ff8:	d814      	bhi.n	8009024 <UART_SetConfig+0x174>
 8008ffa:	2b20      	cmp	r3, #32
 8008ffc:	d009      	beq.n	8009012 <UART_SetConfig+0x162>
 8008ffe:	2b20      	cmp	r3, #32
 8009000:	d810      	bhi.n	8009024 <UART_SetConfig+0x174>
 8009002:	2b00      	cmp	r3, #0
 8009004:	d002      	beq.n	800900c <UART_SetConfig+0x15c>
 8009006:	2b10      	cmp	r3, #16
 8009008:	d006      	beq.n	8009018 <UART_SetConfig+0x168>
 800900a:	e00b      	b.n	8009024 <UART_SetConfig+0x174>
 800900c:	2300      	movs	r3, #0
 800900e:	77fb      	strb	r3, [r7, #31]
 8009010:	e0f2      	b.n	80091f8 <UART_SetConfig+0x348>
 8009012:	2302      	movs	r3, #2
 8009014:	77fb      	strb	r3, [r7, #31]
 8009016:	e0ef      	b.n	80091f8 <UART_SetConfig+0x348>
 8009018:	2304      	movs	r3, #4
 800901a:	77fb      	strb	r3, [r7, #31]
 800901c:	e0ec      	b.n	80091f8 <UART_SetConfig+0x348>
 800901e:	2308      	movs	r3, #8
 8009020:	77fb      	strb	r3, [r7, #31]
 8009022:	e0e9      	b.n	80091f8 <UART_SetConfig+0x348>
 8009024:	2310      	movs	r3, #16
 8009026:	77fb      	strb	r3, [r7, #31]
 8009028:	e0e6      	b.n	80091f8 <UART_SetConfig+0x348>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a56      	ldr	r2, [pc, #344]	@ (8009188 <UART_SetConfig+0x2d8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d120      	bne.n	8009076 <UART_SetConfig+0x1c6>
 8009034:	4b51      	ldr	r3, [pc, #324]	@ (800917c <UART_SetConfig+0x2cc>)
 8009036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800903a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800903e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009040:	d013      	beq.n	800906a <UART_SetConfig+0x1ba>
 8009042:	2bc0      	cmp	r3, #192	@ 0xc0
 8009044:	d814      	bhi.n	8009070 <UART_SetConfig+0x1c0>
 8009046:	2b80      	cmp	r3, #128	@ 0x80
 8009048:	d009      	beq.n	800905e <UART_SetConfig+0x1ae>
 800904a:	2b80      	cmp	r3, #128	@ 0x80
 800904c:	d810      	bhi.n	8009070 <UART_SetConfig+0x1c0>
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <UART_SetConfig+0x1a8>
 8009052:	2b40      	cmp	r3, #64	@ 0x40
 8009054:	d006      	beq.n	8009064 <UART_SetConfig+0x1b4>
 8009056:	e00b      	b.n	8009070 <UART_SetConfig+0x1c0>
 8009058:	2300      	movs	r3, #0
 800905a:	77fb      	strb	r3, [r7, #31]
 800905c:	e0cc      	b.n	80091f8 <UART_SetConfig+0x348>
 800905e:	2302      	movs	r3, #2
 8009060:	77fb      	strb	r3, [r7, #31]
 8009062:	e0c9      	b.n	80091f8 <UART_SetConfig+0x348>
 8009064:	2304      	movs	r3, #4
 8009066:	77fb      	strb	r3, [r7, #31]
 8009068:	e0c6      	b.n	80091f8 <UART_SetConfig+0x348>
 800906a:	2308      	movs	r3, #8
 800906c:	77fb      	strb	r3, [r7, #31]
 800906e:	e0c3      	b.n	80091f8 <UART_SetConfig+0x348>
 8009070:	2310      	movs	r3, #16
 8009072:	77fb      	strb	r3, [r7, #31]
 8009074:	e0c0      	b.n	80091f8 <UART_SetConfig+0x348>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a44      	ldr	r2, [pc, #272]	@ (800918c <UART_SetConfig+0x2dc>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d125      	bne.n	80090cc <UART_SetConfig+0x21c>
 8009080:	4b3e      	ldr	r3, [pc, #248]	@ (800917c <UART_SetConfig+0x2cc>)
 8009082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009086:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800908a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800908e:	d017      	beq.n	80090c0 <UART_SetConfig+0x210>
 8009090:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009094:	d817      	bhi.n	80090c6 <UART_SetConfig+0x216>
 8009096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800909a:	d00b      	beq.n	80090b4 <UART_SetConfig+0x204>
 800909c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a0:	d811      	bhi.n	80090c6 <UART_SetConfig+0x216>
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <UART_SetConfig+0x1fe>
 80090a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090aa:	d006      	beq.n	80090ba <UART_SetConfig+0x20a>
 80090ac:	e00b      	b.n	80090c6 <UART_SetConfig+0x216>
 80090ae:	2300      	movs	r3, #0
 80090b0:	77fb      	strb	r3, [r7, #31]
 80090b2:	e0a1      	b.n	80091f8 <UART_SetConfig+0x348>
 80090b4:	2302      	movs	r3, #2
 80090b6:	77fb      	strb	r3, [r7, #31]
 80090b8:	e09e      	b.n	80091f8 <UART_SetConfig+0x348>
 80090ba:	2304      	movs	r3, #4
 80090bc:	77fb      	strb	r3, [r7, #31]
 80090be:	e09b      	b.n	80091f8 <UART_SetConfig+0x348>
 80090c0:	2308      	movs	r3, #8
 80090c2:	77fb      	strb	r3, [r7, #31]
 80090c4:	e098      	b.n	80091f8 <UART_SetConfig+0x348>
 80090c6:	2310      	movs	r3, #16
 80090c8:	77fb      	strb	r3, [r7, #31]
 80090ca:	e095      	b.n	80091f8 <UART_SetConfig+0x348>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a2f      	ldr	r2, [pc, #188]	@ (8009190 <UART_SetConfig+0x2e0>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d125      	bne.n	8009122 <UART_SetConfig+0x272>
 80090d6:	4b29      	ldr	r3, [pc, #164]	@ (800917c <UART_SetConfig+0x2cc>)
 80090d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090e4:	d017      	beq.n	8009116 <UART_SetConfig+0x266>
 80090e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090ea:	d817      	bhi.n	800911c <UART_SetConfig+0x26c>
 80090ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090f0:	d00b      	beq.n	800910a <UART_SetConfig+0x25a>
 80090f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090f6:	d811      	bhi.n	800911c <UART_SetConfig+0x26c>
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <UART_SetConfig+0x254>
 80090fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009100:	d006      	beq.n	8009110 <UART_SetConfig+0x260>
 8009102:	e00b      	b.n	800911c <UART_SetConfig+0x26c>
 8009104:	2301      	movs	r3, #1
 8009106:	77fb      	strb	r3, [r7, #31]
 8009108:	e076      	b.n	80091f8 <UART_SetConfig+0x348>
 800910a:	2302      	movs	r3, #2
 800910c:	77fb      	strb	r3, [r7, #31]
 800910e:	e073      	b.n	80091f8 <UART_SetConfig+0x348>
 8009110:	2304      	movs	r3, #4
 8009112:	77fb      	strb	r3, [r7, #31]
 8009114:	e070      	b.n	80091f8 <UART_SetConfig+0x348>
 8009116:	2308      	movs	r3, #8
 8009118:	77fb      	strb	r3, [r7, #31]
 800911a:	e06d      	b.n	80091f8 <UART_SetConfig+0x348>
 800911c:	2310      	movs	r3, #16
 800911e:	77fb      	strb	r3, [r7, #31]
 8009120:	e06a      	b.n	80091f8 <UART_SetConfig+0x348>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a1b      	ldr	r2, [pc, #108]	@ (8009194 <UART_SetConfig+0x2e4>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d138      	bne.n	800919e <UART_SetConfig+0x2ee>
 800912c:	4b13      	ldr	r3, [pc, #76]	@ (800917c <UART_SetConfig+0x2cc>)
 800912e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009132:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009136:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800913a:	d017      	beq.n	800916c <UART_SetConfig+0x2bc>
 800913c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009140:	d82a      	bhi.n	8009198 <UART_SetConfig+0x2e8>
 8009142:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009146:	d00b      	beq.n	8009160 <UART_SetConfig+0x2b0>
 8009148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800914c:	d824      	bhi.n	8009198 <UART_SetConfig+0x2e8>
 800914e:	2b00      	cmp	r3, #0
 8009150:	d003      	beq.n	800915a <UART_SetConfig+0x2aa>
 8009152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009156:	d006      	beq.n	8009166 <UART_SetConfig+0x2b6>
 8009158:	e01e      	b.n	8009198 <UART_SetConfig+0x2e8>
 800915a:	2300      	movs	r3, #0
 800915c:	77fb      	strb	r3, [r7, #31]
 800915e:	e04b      	b.n	80091f8 <UART_SetConfig+0x348>
 8009160:	2302      	movs	r3, #2
 8009162:	77fb      	strb	r3, [r7, #31]
 8009164:	e048      	b.n	80091f8 <UART_SetConfig+0x348>
 8009166:	2304      	movs	r3, #4
 8009168:	77fb      	strb	r3, [r7, #31]
 800916a:	e045      	b.n	80091f8 <UART_SetConfig+0x348>
 800916c:	2308      	movs	r3, #8
 800916e:	77fb      	strb	r3, [r7, #31]
 8009170:	e042      	b.n	80091f8 <UART_SetConfig+0x348>
 8009172:	bf00      	nop
 8009174:	efff69f3 	.word	0xefff69f3
 8009178:	40011000 	.word	0x40011000
 800917c:	40023800 	.word	0x40023800
 8009180:	40004400 	.word	0x40004400
 8009184:	40004800 	.word	0x40004800
 8009188:	40004c00 	.word	0x40004c00
 800918c:	40005000 	.word	0x40005000
 8009190:	40011400 	.word	0x40011400
 8009194:	40007800 	.word	0x40007800
 8009198:	2310      	movs	r3, #16
 800919a:	77fb      	strb	r3, [r7, #31]
 800919c:	e02c      	b.n	80091f8 <UART_SetConfig+0x348>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a72      	ldr	r2, [pc, #456]	@ (800936c <UART_SetConfig+0x4bc>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d125      	bne.n	80091f4 <UART_SetConfig+0x344>
 80091a8:	4b71      	ldr	r3, [pc, #452]	@ (8009370 <UART_SetConfig+0x4c0>)
 80091aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80091b2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80091b6:	d017      	beq.n	80091e8 <UART_SetConfig+0x338>
 80091b8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80091bc:	d817      	bhi.n	80091ee <UART_SetConfig+0x33e>
 80091be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c2:	d00b      	beq.n	80091dc <UART_SetConfig+0x32c>
 80091c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c8:	d811      	bhi.n	80091ee <UART_SetConfig+0x33e>
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d003      	beq.n	80091d6 <UART_SetConfig+0x326>
 80091ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091d2:	d006      	beq.n	80091e2 <UART_SetConfig+0x332>
 80091d4:	e00b      	b.n	80091ee <UART_SetConfig+0x33e>
 80091d6:	2300      	movs	r3, #0
 80091d8:	77fb      	strb	r3, [r7, #31]
 80091da:	e00d      	b.n	80091f8 <UART_SetConfig+0x348>
 80091dc:	2302      	movs	r3, #2
 80091de:	77fb      	strb	r3, [r7, #31]
 80091e0:	e00a      	b.n	80091f8 <UART_SetConfig+0x348>
 80091e2:	2304      	movs	r3, #4
 80091e4:	77fb      	strb	r3, [r7, #31]
 80091e6:	e007      	b.n	80091f8 <UART_SetConfig+0x348>
 80091e8:	2308      	movs	r3, #8
 80091ea:	77fb      	strb	r3, [r7, #31]
 80091ec:	e004      	b.n	80091f8 <UART_SetConfig+0x348>
 80091ee:	2310      	movs	r3, #16
 80091f0:	77fb      	strb	r3, [r7, #31]
 80091f2:	e001      	b.n	80091f8 <UART_SetConfig+0x348>
 80091f4:	2310      	movs	r3, #16
 80091f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009200:	d15b      	bne.n	80092ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009202:	7ffb      	ldrb	r3, [r7, #31]
 8009204:	2b08      	cmp	r3, #8
 8009206:	d828      	bhi.n	800925a <UART_SetConfig+0x3aa>
 8009208:	a201      	add	r2, pc, #4	@ (adr r2, 8009210 <UART_SetConfig+0x360>)
 800920a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920e:	bf00      	nop
 8009210:	08009235 	.word	0x08009235
 8009214:	0800923d 	.word	0x0800923d
 8009218:	08009245 	.word	0x08009245
 800921c:	0800925b 	.word	0x0800925b
 8009220:	0800924b 	.word	0x0800924b
 8009224:	0800925b 	.word	0x0800925b
 8009228:	0800925b 	.word	0x0800925b
 800922c:	0800925b 	.word	0x0800925b
 8009230:	08009253 	.word	0x08009253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009234:	f7fc feb4 	bl	8005fa0 <HAL_RCC_GetPCLK1Freq>
 8009238:	61b8      	str	r0, [r7, #24]
        break;
 800923a:	e013      	b.n	8009264 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800923c:	f7fc fec4 	bl	8005fc8 <HAL_RCC_GetPCLK2Freq>
 8009240:	61b8      	str	r0, [r7, #24]
        break;
 8009242:	e00f      	b.n	8009264 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009244:	4b4b      	ldr	r3, [pc, #300]	@ (8009374 <UART_SetConfig+0x4c4>)
 8009246:	61bb      	str	r3, [r7, #24]
        break;
 8009248:	e00c      	b.n	8009264 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800924a:	f7fc fd97 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 800924e:	61b8      	str	r0, [r7, #24]
        break;
 8009250:	e008      	b.n	8009264 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009256:	61bb      	str	r3, [r7, #24]
        break;
 8009258:	e004      	b.n	8009264 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800925a:	2300      	movs	r3, #0
 800925c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	77bb      	strb	r3, [r7, #30]
        break;
 8009262:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d074      	beq.n	8009354 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	005a      	lsls	r2, r3, #1
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	085b      	lsrs	r3, r3, #1
 8009274:	441a      	add	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	fbb2 f3f3 	udiv	r3, r2, r3
 800927e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	2b0f      	cmp	r3, #15
 8009284:	d916      	bls.n	80092b4 <UART_SetConfig+0x404>
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800928c:	d212      	bcs.n	80092b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	b29b      	uxth	r3, r3
 8009292:	f023 030f 	bic.w	r3, r3, #15
 8009296:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	085b      	lsrs	r3, r3, #1
 800929c:	b29b      	uxth	r3, r3
 800929e:	f003 0307 	and.w	r3, r3, #7
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	89fb      	ldrh	r3, [r7, #14]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	89fa      	ldrh	r2, [r7, #14]
 80092b0:	60da      	str	r2, [r3, #12]
 80092b2:	e04f      	b.n	8009354 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80092b4:	2301      	movs	r3, #1
 80092b6:	77bb      	strb	r3, [r7, #30]
 80092b8:	e04c      	b.n	8009354 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092ba:	7ffb      	ldrb	r3, [r7, #31]
 80092bc:	2b08      	cmp	r3, #8
 80092be:	d828      	bhi.n	8009312 <UART_SetConfig+0x462>
 80092c0:	a201      	add	r2, pc, #4	@ (adr r2, 80092c8 <UART_SetConfig+0x418>)
 80092c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c6:	bf00      	nop
 80092c8:	080092ed 	.word	0x080092ed
 80092cc:	080092f5 	.word	0x080092f5
 80092d0:	080092fd 	.word	0x080092fd
 80092d4:	08009313 	.word	0x08009313
 80092d8:	08009303 	.word	0x08009303
 80092dc:	08009313 	.word	0x08009313
 80092e0:	08009313 	.word	0x08009313
 80092e4:	08009313 	.word	0x08009313
 80092e8:	0800930b 	.word	0x0800930b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092ec:	f7fc fe58 	bl	8005fa0 <HAL_RCC_GetPCLK1Freq>
 80092f0:	61b8      	str	r0, [r7, #24]
        break;
 80092f2:	e013      	b.n	800931c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092f4:	f7fc fe68 	bl	8005fc8 <HAL_RCC_GetPCLK2Freq>
 80092f8:	61b8      	str	r0, [r7, #24]
        break;
 80092fa:	e00f      	b.n	800931c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092fc:	4b1d      	ldr	r3, [pc, #116]	@ (8009374 <UART_SetConfig+0x4c4>)
 80092fe:	61bb      	str	r3, [r7, #24]
        break;
 8009300:	e00c      	b.n	800931c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009302:	f7fc fd3b 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 8009306:	61b8      	str	r0, [r7, #24]
        break;
 8009308:	e008      	b.n	800931c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800930a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800930e:	61bb      	str	r3, [r7, #24]
        break;
 8009310:	e004      	b.n	800931c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009312:	2300      	movs	r3, #0
 8009314:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	77bb      	strb	r3, [r7, #30]
        break;
 800931a:	bf00      	nop
    }

    if (pclk != 0U)
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d018      	beq.n	8009354 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	085a      	lsrs	r2, r3, #1
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	441a      	add	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	fbb2 f3f3 	udiv	r3, r2, r3
 8009334:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	2b0f      	cmp	r3, #15
 800933a:	d909      	bls.n	8009350 <UART_SetConfig+0x4a0>
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009342:	d205      	bcs.n	8009350 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	b29a      	uxth	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	60da      	str	r2, [r3, #12]
 800934e:	e001      	b.n	8009354 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009350:	2301      	movs	r3, #1
 8009352:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009360:	7fbb      	ldrb	r3, [r7, #30]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3720      	adds	r7, #32
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	40007c00 	.word	0x40007c00
 8009370:	40023800 	.word	0x40023800
 8009374:	00f42400 	.word	0x00f42400

08009378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009384:	f003 0308 	and.w	r3, r3, #8
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00a      	beq.n	80093a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	430a      	orrs	r2, r1
 80093a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00a      	beq.n	80093c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	430a      	orrs	r2, r1
 80093c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00a      	beq.n	80093e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	430a      	orrs	r2, r1
 80093e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ea:	f003 0304 	and.w	r3, r3, #4
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00a      	beq.n	8009408 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940c:	f003 0310 	and.w	r3, r3, #16
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00a      	beq.n	800942a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800942e:	f003 0320 	and.w	r3, r3, #32
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00a      	beq.n	800944c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	430a      	orrs	r2, r1
 800944a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009454:	2b00      	cmp	r3, #0
 8009456:	d01a      	beq.n	800948e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	430a      	orrs	r2, r1
 800946c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009472:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009476:	d10a      	bne.n	800948e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	430a      	orrs	r2, r1
 800948c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00a      	beq.n	80094b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	430a      	orrs	r2, r1
 80094ae:	605a      	str	r2, [r3, #4]
  }
}
 80094b0:	bf00      	nop
 80094b2:	370c      	adds	r7, #12
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b098      	sub	sp, #96	@ 0x60
 80094c0:	af02      	add	r7, sp, #8
 80094c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094cc:	f7f9 fdba 	bl	8003044 <HAL_GetTick>
 80094d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b08      	cmp	r3, #8
 80094de:	d12e      	bne.n	800953e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094e8:	2200      	movs	r2, #0
 80094ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f88c 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d021      	beq.n	800953e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	e853 3f00 	ldrex	r3, [r3]
 8009506:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800950a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800950e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	461a      	mov	r2, r3
 8009516:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009518:	647b      	str	r3, [r7, #68]	@ 0x44
 800951a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800951e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009520:	e841 2300 	strex	r3, r2, [r1]
 8009524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1e6      	bne.n	80094fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2220      	movs	r2, #32
 8009530:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800953a:	2303      	movs	r3, #3
 800953c:	e062      	b.n	8009604 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0304 	and.w	r3, r3, #4
 8009548:	2b04      	cmp	r3, #4
 800954a:	d149      	bne.n	80095e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800954c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009554:	2200      	movs	r2, #0
 8009556:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f856 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d03c      	beq.n	80095e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956e:	e853 3f00 	ldrex	r3, [r3]
 8009572:	623b      	str	r3, [r7, #32]
   return(result);
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800957a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	461a      	mov	r2, r3
 8009582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009584:	633b      	str	r3, [r7, #48]	@ 0x30
 8009586:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009588:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800958a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800958c:	e841 2300 	strex	r3, r2, [r1]
 8009590:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009594:	2b00      	cmp	r3, #0
 8009596:	d1e6      	bne.n	8009566 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3308      	adds	r3, #8
 800959e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	e853 3f00 	ldrex	r3, [r3]
 80095a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f023 0301 	bic.w	r3, r3, #1
 80095ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	3308      	adds	r3, #8
 80095b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095b8:	61fa      	str	r2, [r7, #28]
 80095ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095bc:	69b9      	ldr	r1, [r7, #24]
 80095be:	69fa      	ldr	r2, [r7, #28]
 80095c0:	e841 2300 	strex	r3, r2, [r1]
 80095c4:	617b      	str	r3, [r7, #20]
   return(result);
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d1e5      	bne.n	8009598 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2220      	movs	r2, #32
 80095d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e011      	b.n	8009604 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2220      	movs	r2, #32
 80095ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3758      	adds	r7, #88	@ 0x58
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	603b      	str	r3, [r7, #0]
 8009618:	4613      	mov	r3, r2
 800961a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800961c:	e04f      	b.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009624:	d04b      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009626:	f7f9 fd0d 	bl	8003044 <HAL_GetTick>
 800962a:	4602      	mov	r2, r0
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	1ad3      	subs	r3, r2, r3
 8009630:	69ba      	ldr	r2, [r7, #24]
 8009632:	429a      	cmp	r2, r3
 8009634:	d302      	bcc.n	800963c <UART_WaitOnFlagUntilTimeout+0x30>
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800963c:	2303      	movs	r3, #3
 800963e:	e04e      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f003 0304 	and.w	r3, r3, #4
 800964a:	2b00      	cmp	r3, #0
 800964c:	d037      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	2b80      	cmp	r3, #128	@ 0x80
 8009652:	d034      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b40      	cmp	r3, #64	@ 0x40
 8009658:	d031      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	69db      	ldr	r3, [r3, #28]
 8009660:	f003 0308 	and.w	r3, r3, #8
 8009664:	2b08      	cmp	r3, #8
 8009666:	d110      	bne.n	800968a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2208      	movs	r2, #8
 800966e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f000 f8ff 	bl	8009874 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2208      	movs	r2, #8
 800967a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	e029      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009698:	d111      	bne.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f000 f8e5 	bl	8009874 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e00f      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	69da      	ldr	r2, [r3, #28]
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	4013      	ands	r3, r2
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	bf0c      	ite	eq
 80096ce:	2301      	moveq	r3, #1
 80096d0:	2300      	movne	r3, #0
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	461a      	mov	r2, r3
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d0a0      	beq.n	800961e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
	...

080096e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b097      	sub	sp, #92	@ 0x5c
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	4613      	mov	r3, r2
 80096f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	68ba      	ldr	r2, [r7, #8]
 80096fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	88fa      	ldrh	r2, [r7, #6]
 8009700:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	88fa      	ldrh	r2, [r7, #6]
 8009708:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2200      	movs	r2, #0
 8009710:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800971a:	d10e      	bne.n	800973a <UART_Start_Receive_IT+0x52>
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d105      	bne.n	8009730 <UART_Start_Receive_IT+0x48>
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800972a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800972e:	e02d      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	22ff      	movs	r2, #255	@ 0xff
 8009734:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009738:	e028      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10d      	bne.n	800975e <UART_Start_Receive_IT+0x76>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d104      	bne.n	8009754 <UART_Start_Receive_IT+0x6c>
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	22ff      	movs	r2, #255	@ 0xff
 800974e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009752:	e01b      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	227f      	movs	r2, #127	@ 0x7f
 8009758:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800975c:	e016      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009766:	d10d      	bne.n	8009784 <UART_Start_Receive_IT+0x9c>
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d104      	bne.n	800977a <UART_Start_Receive_IT+0x92>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	227f      	movs	r2, #127	@ 0x7f
 8009774:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009778:	e008      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	223f      	movs	r2, #63	@ 0x3f
 800977e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009782:	e003      	b.n	800978c <UART_Start_Receive_IT+0xa4>
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2200      	movs	r2, #0
 8009790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2222      	movs	r2, #34	@ 0x22
 8009798:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3308      	adds	r3, #8
 80097a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097a6:	e853 3f00 	ldrex	r3, [r3]
 80097aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ae:	f043 0301 	orr.w	r3, r3, #1
 80097b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	3308      	adds	r3, #8
 80097ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80097be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80097c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097c4:	e841 2300 	strex	r3, r2, [r1]
 80097c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80097ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e5      	bne.n	800979c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097d8:	d107      	bne.n	80097ea <UART_Start_Receive_IT+0x102>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d103      	bne.n	80097ea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	4a21      	ldr	r2, [pc, #132]	@ (800986c <UART_Start_Receive_IT+0x184>)
 80097e6:	669a      	str	r2, [r3, #104]	@ 0x68
 80097e8:	e002      	b.n	80097f0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4a20      	ldr	r2, [pc, #128]	@ (8009870 <UART_Start_Receive_IT+0x188>)
 80097ee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	691b      	ldr	r3, [r3, #16]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d019      	beq.n	800982c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009800:	e853 3f00 	ldrex	r3, [r3]
 8009804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800980c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	461a      	mov	r2, r3
 8009814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009816:	637b      	str	r3, [r7, #52]	@ 0x34
 8009818:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800981c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800981e:	e841 2300 	strex	r3, r2, [r1]
 8009822:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1e6      	bne.n	80097f8 <UART_Start_Receive_IT+0x110>
 800982a:	e018      	b.n	800985e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	613b      	str	r3, [r7, #16]
   return(result);
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	f043 0320 	orr.w	r3, r3, #32
 8009840:	653b      	str	r3, [r7, #80]	@ 0x50
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800984a:	623b      	str	r3, [r7, #32]
 800984c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984e:	69f9      	ldr	r1, [r7, #28]
 8009850:	6a3a      	ldr	r2, [r7, #32]
 8009852:	e841 2300 	strex	r3, r2, [r1]
 8009856:	61bb      	str	r3, [r7, #24]
   return(result);
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1e6      	bne.n	800982c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	375c      	adds	r7, #92	@ 0x5c
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr
 800986c:	08009b5d 	.word	0x08009b5d
 8009870:	080099b5 	.word	0x080099b5

08009874 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009874:	b480      	push	{r7}
 8009876:	b095      	sub	sp, #84	@ 0x54
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009884:	e853 3f00 	ldrex	r3, [r3]
 8009888:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800988a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009890:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800989a:	643b      	str	r3, [r7, #64]	@ 0x40
 800989c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098a2:	e841 2300 	strex	r3, r2, [r1]
 80098a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1e6      	bne.n	800987c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3308      	adds	r3, #8
 80098b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	e853 3f00 	ldrex	r3, [r3]
 80098bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	f023 0301 	bic.w	r3, r3, #1
 80098c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3308      	adds	r3, #8
 80098cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098d6:	e841 2300 	strex	r3, r2, [r1]
 80098da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d1e5      	bne.n	80098ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d118      	bne.n	800991c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	e853 3f00 	ldrex	r3, [r3]
 80098f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	f023 0310 	bic.w	r3, r3, #16
 80098fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	461a      	mov	r2, r3
 8009906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009908:	61bb      	str	r3, [r7, #24]
 800990a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990c:	6979      	ldr	r1, [r7, #20]
 800990e:	69ba      	ldr	r2, [r7, #24]
 8009910:	e841 2300 	strex	r3, r2, [r1]
 8009914:	613b      	str	r3, [r7, #16]
   return(result);
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d1e6      	bne.n	80098ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2220      	movs	r2, #32
 8009920:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009930:	bf00      	nop
 8009932:	3754      	adds	r7, #84	@ 0x54
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr

0800993c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009948:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009952:	68f8      	ldr	r0, [r7, #12]
 8009954:	f7ff fa8c 	bl	8008e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009958:	bf00      	nop
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	e853 3f00 	ldrex	r3, [r3]
 8009974:	60bb      	str	r3, [r7, #8]
   return(result);
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800997c:	61fb      	str	r3, [r7, #28]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	61bb      	str	r3, [r7, #24]
 8009988:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998a:	6979      	ldr	r1, [r7, #20]
 800998c:	69ba      	ldr	r2, [r7, #24]
 800998e:	e841 2300 	strex	r3, r2, [r1]
 8009992:	613b      	str	r3, [r7, #16]
   return(result);
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1e6      	bne.n	8009968 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2220      	movs	r2, #32
 800999e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f7ff fa58 	bl	8008e5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099ac:	bf00      	nop
 80099ae:	3720      	adds	r7, #32
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b09c      	sub	sp, #112	@ 0x70
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80099c2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099cc:	2b22      	cmp	r3, #34	@ 0x22
 80099ce:	f040 80b9 	bne.w	8009b44 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099dc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80099e0:	b2d9      	uxtb	r1, r3
 80099e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80099e6:	b2da      	uxtb	r2, r3
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ec:	400a      	ands	r2, r1
 80099ee:	b2d2      	uxtb	r2, r2
 80099f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099f6:	1c5a      	adds	r2, r3, #1
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	3b01      	subs	r3, #1
 8009a06:	b29a      	uxth	r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f040 809c 	bne.w	8009b54 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a24:	e853 3f00 	ldrex	r3, [r3]
 8009a28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	461a      	mov	r2, r3
 8009a38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a42:	e841 2300 	strex	r3, r2, [r1]
 8009a46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d1e6      	bne.n	8009a1c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	3308      	adds	r3, #8
 8009a54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a58:	e853 3f00 	ldrex	r3, [r3]
 8009a5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a60:	f023 0301 	bic.w	r3, r3, #1
 8009a64:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3308      	adds	r3, #8
 8009a6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009a6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009a70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e5      	bne.n	8009a4e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2220      	movs	r2, #32
 8009a86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d018      	beq.n	8009ad6 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aac:	e853 3f00 	ldrex	r3, [r3]
 8009ab0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ab2:	6a3b      	ldr	r3, [r7, #32]
 8009ab4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ab8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ac4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aca:	e841 2300 	strex	r3, r2, [r1]
 8009ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1e6      	bne.n	8009aa4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d12e      	bne.n	8009b3c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	e853 3f00 	ldrex	r3, [r3]
 8009af0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f023 0310 	bic.w	r3, r3, #16
 8009af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	461a      	mov	r2, r3
 8009b00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b02:	61fb      	str	r3, [r7, #28]
 8009b04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b06:	69b9      	ldr	r1, [r7, #24]
 8009b08:	69fa      	ldr	r2, [r7, #28]
 8009b0a:	e841 2300 	strex	r3, r2, [r1]
 8009b0e:	617b      	str	r3, [r7, #20]
   return(result);
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1e6      	bne.n	8009ae4 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	69db      	ldr	r3, [r3, #28]
 8009b1c:	f003 0310 	and.w	r3, r3, #16
 8009b20:	2b10      	cmp	r3, #16
 8009b22:	d103      	bne.n	8009b2c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2210      	movs	r2, #16
 8009b2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009b32:	4619      	mov	r1, r3
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f7ff f9a5 	bl	8008e84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b3a:	e00b      	b.n	8009b54 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f7f6 ffa3 	bl	8000a88 <HAL_UART_RxCpltCallback>
}
 8009b42:	e007      	b.n	8009b54 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	699a      	ldr	r2, [r3, #24]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f042 0208 	orr.w	r2, r2, #8
 8009b52:	619a      	str	r2, [r3, #24]
}
 8009b54:	bf00      	nop
 8009b56:	3770      	adds	r7, #112	@ 0x70
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b09c      	sub	sp, #112	@ 0x70
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b6a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b74:	2b22      	cmp	r3, #34	@ 0x22
 8009b76:	f040 80b9 	bne.w	8009cec <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b88:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009b8a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009b8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009b92:	4013      	ands	r3, r2
 8009b94:	b29a      	uxth	r2, r3
 8009b96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b98:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b9e:	1c9a      	adds	r2, r3, #2
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	f040 809c 	bne.w	8009cfc <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bcc:	e853 3f00 	ldrex	r3, [r3]
 8009bd0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	461a      	mov	r2, r3
 8009be0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009be2:	657b      	str	r3, [r7, #84]	@ 0x54
 8009be4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009be8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009bea:	e841 2300 	strex	r3, r2, [r1]
 8009bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1e6      	bne.n	8009bc4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	3308      	adds	r3, #8
 8009bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c00:	e853 3f00 	ldrex	r3, [r3]
 8009c04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c08:	f023 0301 	bic.w	r3, r3, #1
 8009c0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	3308      	adds	r3, #8
 8009c14:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c16:	643a      	str	r2, [r7, #64]	@ 0x40
 8009c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c1e:	e841 2300 	strex	r3, r2, [r1]
 8009c22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1e5      	bne.n	8009bf6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2220      	movs	r2, #32
 8009c2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d018      	beq.n	8009c7e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	e853 3f00 	ldrex	r3, [r3]
 8009c58:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	461a      	mov	r2, r3
 8009c68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c6c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c72:	e841 2300 	strex	r3, r2, [r1]
 8009c76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1e6      	bne.n	8009c4c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d12e      	bne.n	8009ce4 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	e853 3f00 	ldrex	r3, [r3]
 8009c98:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	f023 0310 	bic.w	r3, r3, #16
 8009ca0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009caa:	61bb      	str	r3, [r7, #24]
 8009cac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cae:	6979      	ldr	r1, [r7, #20]
 8009cb0:	69ba      	ldr	r2, [r7, #24]
 8009cb2:	e841 2300 	strex	r3, r2, [r1]
 8009cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1e6      	bne.n	8009c8c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	69db      	ldr	r3, [r3, #28]
 8009cc4:	f003 0310 	and.w	r3, r3, #16
 8009cc8:	2b10      	cmp	r3, #16
 8009cca:	d103      	bne.n	8009cd4 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2210      	movs	r2, #16
 8009cd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009cda:	4619      	mov	r1, r3
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f7ff f8d1 	bl	8008e84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ce2:	e00b      	b.n	8009cfc <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7f6 fecf 	bl	8000a88 <HAL_UART_RxCpltCallback>
}
 8009cea:	e007      	b.n	8009cfc <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	699a      	ldr	r2, [r3, #24]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f042 0208 	orr.w	r2, r2, #8
 8009cfa:	619a      	str	r2, [r3, #24]
}
 8009cfc:	bf00      	nop
 8009cfe:	3770      	adds	r7, #112	@ 0x70
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d04:	b084      	sub	sp, #16
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
 8009d0e:	f107 001c 	add.w	r0, r7, #28
 8009d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d121      	bne.n	8009d62 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	68da      	ldr	r2, [r3, #12]
 8009d2e:	4b21      	ldr	r3, [pc, #132]	@ (8009db4 <USB_CoreInit+0xb0>)
 8009d30:	4013      	ands	r3, r2
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009d42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d105      	bne.n	8009d56 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fa92 	bl	800a280 <USB_CoreReset>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	73fb      	strb	r3, [r7, #15]
 8009d60:	e010      	b.n	8009d84 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fa86 	bl	800a280 <USB_CoreReset>
 8009d74:	4603      	mov	r3, r0
 8009d76:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8009d84:	7fbb      	ldrb	r3, [r7, #30]
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d10b      	bne.n	8009da2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	f043 0206 	orr.w	r2, r3, #6
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	f043 0220 	orr.w	r2, r3, #32
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3710      	adds	r7, #16
 8009da8:	46bd      	mov	sp, r7
 8009daa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009dae:	b004      	add	sp, #16
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop
 8009db4:	ffbdffbf 	.word	0xffbdffbf

08009db8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	f023 0201 	bic.w	r2, r3, #1
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b084      	sub	sp, #16
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009de6:	2300      	movs	r3, #0
 8009de8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009df6:	78fb      	ldrb	r3, [r7, #3]
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d115      	bne.n	8009e28 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009e08:	200a      	movs	r0, #10
 8009e0a:	f7f9 f927 	bl	800305c <HAL_Delay>
      ms += 10U;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	330a      	adds	r3, #10
 8009e12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fa25 	bl	800a264 <USB_GetMode>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d01e      	beq.n	8009e5e <USB_SetCurrentMode+0x84>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2bc7      	cmp	r3, #199	@ 0xc7
 8009e24:	d9f0      	bls.n	8009e08 <USB_SetCurrentMode+0x2e>
 8009e26:	e01a      	b.n	8009e5e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d115      	bne.n	8009e5a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	68db      	ldr	r3, [r3, #12]
 8009e32:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009e3a:	200a      	movs	r0, #10
 8009e3c:	f7f9 f90e 	bl	800305c <HAL_Delay>
      ms += 10U;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	330a      	adds	r3, #10
 8009e44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 fa0c 	bl	800a264 <USB_GetMode>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d005      	beq.n	8009e5e <USB_SetCurrentMode+0x84>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2bc7      	cmp	r3, #199	@ 0xc7
 8009e56:	d9f0      	bls.n	8009e3a <USB_SetCurrentMode+0x60>
 8009e58:	e001      	b.n	8009e5e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e005      	b.n	8009e6a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2bc8      	cmp	r3, #200	@ 0xc8
 8009e62:	d101      	bne.n	8009e68 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e000      	b.n	8009e6a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
	...

08009e74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009e74:	b084      	sub	sp, #16
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b086      	sub	sp, #24
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
 8009e7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009e82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009e8e:	2300      	movs	r3, #0
 8009e90:	613b      	str	r3, [r7, #16]
 8009e92:	e009      	b.n	8009ea8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	3340      	adds	r3, #64	@ 0x40
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	4413      	add	r3, r2
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	613b      	str	r3, [r7, #16]
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	2b0e      	cmp	r3, #14
 8009eac:	d9f2      	bls.n	8009e94 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009eae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d11c      	bne.n	8009ef0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	68fa      	ldr	r2, [r7, #12]
 8009ec0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ec4:	f043 0302 	orr.w	r3, r3, #2
 8009ec8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ece:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	601a      	str	r2, [r3, #0]
 8009eee:	e005      	b.n	8009efc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f02:	461a      	mov	r2, r3
 8009f04:	2300      	movs	r3, #0
 8009f06:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f08:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d10d      	bne.n	8009f2c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d104      	bne.n	8009f22 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009f18:	2100      	movs	r1, #0
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f000 f968 	bl	800a1f0 <USB_SetDevSpeed>
 8009f20:	e008      	b.n	8009f34 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009f22:	2101      	movs	r1, #1
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 f963 	bl	800a1f0 <USB_SetDevSpeed>
 8009f2a:	e003      	b.n	8009f34 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009f2c:	2103      	movs	r1, #3
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 f95e 	bl	800a1f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009f34:	2110      	movs	r1, #16
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f8fa 	bl	800a130 <USB_FlushTxFifo>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d001      	beq.n	8009f46 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f924 	bl	800a194 <USB_FlushRxFifo>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d001      	beq.n	8009f56 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	2300      	movs	r3, #0
 8009f60:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f68:	461a      	mov	r2, r3
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f74:	461a      	mov	r2, r3
 8009f76:	2300      	movs	r3, #0
 8009f78:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	613b      	str	r3, [r7, #16]
 8009f7e:	e043      	b.n	800a008 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	015a      	lsls	r2, r3, #5
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	4413      	add	r3, r2
 8009f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f96:	d118      	bne.n	8009fca <USB_DevInit+0x156>
    {
      if (i == 0U)
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10a      	bne.n	8009fb4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	015a      	lsls	r2, r3, #5
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009faa:	461a      	mov	r2, r3
 8009fac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009fb0:	6013      	str	r3, [r2, #0]
 8009fb2:	e013      	b.n	8009fdc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	015a      	lsls	r2, r3, #5
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	4413      	add	r3, r2
 8009fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009fc6:	6013      	str	r3, [r2, #0]
 8009fc8:	e008      	b.n	8009fdc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	015a      	lsls	r2, r3, #5
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	2300      	movs	r3, #0
 8009fda:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	015a      	lsls	r2, r3, #5
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	4413      	add	r3, r2
 8009fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fe8:	461a      	mov	r2, r3
 8009fea:	2300      	movs	r3, #0
 8009fec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	015a      	lsls	r2, r3, #5
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	4413      	add	r3, r2
 8009ff6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a000:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	3301      	adds	r3, #1
 800a006:	613b      	str	r3, [r7, #16]
 800a008:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a00c:	461a      	mov	r2, r3
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	4293      	cmp	r3, r2
 800a012:	d3b5      	bcc.n	8009f80 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a014:	2300      	movs	r3, #0
 800a016:	613b      	str	r3, [r7, #16]
 800a018:	e043      	b.n	800a0a2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	015a      	lsls	r2, r3, #5
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4413      	add	r3, r2
 800a022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a02c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a030:	d118      	bne.n	800a064 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d10a      	bne.n	800a04e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	015a      	lsls	r2, r3, #5
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	4413      	add	r3, r2
 800a040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a044:	461a      	mov	r2, r3
 800a046:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a04a:	6013      	str	r3, [r2, #0]
 800a04c:	e013      	b.n	800a076 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a05a:	461a      	mov	r2, r3
 800a05c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a060:	6013      	str	r3, [r2, #0]
 800a062:	e008      	b.n	800a076 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	015a      	lsls	r2, r3, #5
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	4413      	add	r3, r2
 800a06c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a070:	461a      	mov	r2, r3
 800a072:	2300      	movs	r3, #0
 800a074:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	015a      	lsls	r2, r3, #5
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	4413      	add	r3, r2
 800a07e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a082:	461a      	mov	r2, r3
 800a084:	2300      	movs	r3, #0
 800a086:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	015a      	lsls	r2, r3, #5
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	4413      	add	r3, r2
 800a090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a094:	461a      	mov	r2, r3
 800a096:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a09a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	613b      	str	r3, [r7, #16]
 800a0a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d3b5      	bcc.n	800a01a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a0ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a0d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d105      	bne.n	800a0e4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	f043 0210 	orr.w	r2, r3, #16
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	699a      	ldr	r2, [r3, #24]
 800a0e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a128 <USB_DevInit+0x2b4>)
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	687a      	ldr	r2, [r7, #4]
 800a0ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a0f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d005      	beq.n	800a104 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	699b      	ldr	r3, [r3, #24]
 800a0fc:	f043 0208 	orr.w	r2, r3, #8
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a104:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d105      	bne.n	800a118 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	699a      	ldr	r2, [r3, #24]
 800a110:	4b06      	ldr	r3, [pc, #24]	@ (800a12c <USB_DevInit+0x2b8>)
 800a112:	4313      	orrs	r3, r2
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a118:	7dfb      	ldrb	r3, [r7, #23]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3718      	adds	r7, #24
 800a11e:	46bd      	mov	sp, r7
 800a120:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a124:	b004      	add	sp, #16
 800a126:	4770      	bx	lr
 800a128:	803c3800 	.word	0x803c3800
 800a12c:	40000004 	.word	0x40000004

0800a130 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a13a:	2300      	movs	r3, #0
 800a13c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	3301      	adds	r3, #1
 800a142:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a14a:	d901      	bls.n	800a150 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	e01b      	b.n	800a188 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	691b      	ldr	r3, [r3, #16]
 800a154:	2b00      	cmp	r3, #0
 800a156:	daf2      	bge.n	800a13e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a158:	2300      	movs	r3, #0
 800a15a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	019b      	lsls	r3, r3, #6
 800a160:	f043 0220 	orr.w	r2, r3, #32
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	3301      	adds	r3, #1
 800a16c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a174:	d901      	bls.n	800a17a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a176:	2303      	movs	r3, #3
 800a178:	e006      	b.n	800a188 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	f003 0320 	and.w	r3, r3, #32
 800a182:	2b20      	cmp	r3, #32
 800a184:	d0f0      	beq.n	800a168 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3714      	adds	r7, #20
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a19c:	2300      	movs	r3, #0
 800a19e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1ac:	d901      	bls.n	800a1b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	e018      	b.n	800a1e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	daf2      	bge.n	800a1a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2210      	movs	r2, #16
 800a1c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1d0:	d901      	bls.n	800a1d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a1d2:	2303      	movs	r3, #3
 800a1d4:	e006      	b.n	800a1e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	f003 0310 	and.w	r3, r3, #16
 800a1de:	2b10      	cmp	r3, #16
 800a1e0:	d0f0      	beq.n	800a1c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a1e2:	2300      	movs	r3, #0
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3714      	adds	r7, #20
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	78fb      	ldrb	r3, [r7, #3]
 800a20a:	68f9      	ldr	r1, [r7, #12]
 800a20c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a210:	4313      	orrs	r3, r2
 800a212:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3714      	adds	r7, #20
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr

0800a222 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a222:	b480      	push	{r7}
 800a224:	b085      	sub	sp, #20
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68fa      	ldr	r2, [r7, #12]
 800a238:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a23c:	f023 0303 	bic.w	r3, r3, #3
 800a240:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a250:	f043 0302 	orr.w	r3, r3, #2
 800a254:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3714      	adds	r7, #20
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	695b      	ldr	r3, [r3, #20]
 800a270:	f003 0301 	and.w	r3, r3, #1
}
 800a274:	4618      	mov	r0, r3
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a280:	b480      	push	{r7}
 800a282:	b085      	sub	sp, #20
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a288:	2300      	movs	r3, #0
 800a28a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	3301      	adds	r3, #1
 800a290:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a298:	d901      	bls.n	800a29e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e022      	b.n	800a2e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	691b      	ldr	r3, [r3, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	daf2      	bge.n	800a28c <USB_CoreReset+0xc>

  count = 10U;
 800a2a6:	230a      	movs	r3, #10
 800a2a8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a2aa:	e002      	b.n	800a2b2 <USB_CoreReset+0x32>
  {
    count--;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	3b01      	subs	r3, #1
 800a2b0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d1f9      	bne.n	800a2ac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691b      	ldr	r3, [r3, #16]
 800a2bc:	f043 0201 	orr.w	r2, r3, #1
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a2d0:	d901      	bls.n	800a2d6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	e006      	b.n	800a2e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d0f0      	beq.n	800a2c4 <USB_CoreReset+0x44>

  return HAL_OK;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3714      	adds	r7, #20
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <atof>:
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	f000 bdb7 	b.w	800ae64 <strtod>

0800a2f6 <sulp>:
 800a2f6:	b570      	push	{r4, r5, r6, lr}
 800a2f8:	4604      	mov	r4, r0
 800a2fa:	460d      	mov	r5, r1
 800a2fc:	4616      	mov	r6, r2
 800a2fe:	ec45 4b10 	vmov	d0, r4, r5
 800a302:	f003 f95f 	bl	800d5c4 <__ulp>
 800a306:	b17e      	cbz	r6, 800a328 <sulp+0x32>
 800a308:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a30c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a310:	2b00      	cmp	r3, #0
 800a312:	dd09      	ble.n	800a328 <sulp+0x32>
 800a314:	051b      	lsls	r3, r3, #20
 800a316:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a31a:	2000      	movs	r0, #0
 800a31c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a320:	ec41 0b17 	vmov	d7, r0, r1
 800a324:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a328:	bd70      	pop	{r4, r5, r6, pc}
 800a32a:	0000      	movs	r0, r0
 800a32c:	0000      	movs	r0, r0
	...

0800a330 <_strtod_l>:
 800a330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a334:	ed2d 8b0a 	vpush	{d8-d12}
 800a338:	b097      	sub	sp, #92	@ 0x5c
 800a33a:	4688      	mov	r8, r1
 800a33c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a33e:	2200      	movs	r2, #0
 800a340:	9212      	str	r2, [sp, #72]	@ 0x48
 800a342:	9005      	str	r0, [sp, #20]
 800a344:	f04f 0a00 	mov.w	sl, #0
 800a348:	f04f 0b00 	mov.w	fp, #0
 800a34c:	460a      	mov	r2, r1
 800a34e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a350:	7811      	ldrb	r1, [r2, #0]
 800a352:	292b      	cmp	r1, #43	@ 0x2b
 800a354:	d04c      	beq.n	800a3f0 <_strtod_l+0xc0>
 800a356:	d839      	bhi.n	800a3cc <_strtod_l+0x9c>
 800a358:	290d      	cmp	r1, #13
 800a35a:	d833      	bhi.n	800a3c4 <_strtod_l+0x94>
 800a35c:	2908      	cmp	r1, #8
 800a35e:	d833      	bhi.n	800a3c8 <_strtod_l+0x98>
 800a360:	2900      	cmp	r1, #0
 800a362:	d03c      	beq.n	800a3de <_strtod_l+0xae>
 800a364:	2200      	movs	r2, #0
 800a366:	9208      	str	r2, [sp, #32]
 800a368:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a36a:	782a      	ldrb	r2, [r5, #0]
 800a36c:	2a30      	cmp	r2, #48	@ 0x30
 800a36e:	f040 80b7 	bne.w	800a4e0 <_strtod_l+0x1b0>
 800a372:	786a      	ldrb	r2, [r5, #1]
 800a374:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a378:	2a58      	cmp	r2, #88	@ 0x58
 800a37a:	d170      	bne.n	800a45e <_strtod_l+0x12e>
 800a37c:	9302      	str	r3, [sp, #8]
 800a37e:	9b08      	ldr	r3, [sp, #32]
 800a380:	9301      	str	r3, [sp, #4]
 800a382:	ab12      	add	r3, sp, #72	@ 0x48
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	4a90      	ldr	r2, [pc, #576]	@ (800a5c8 <_strtod_l+0x298>)
 800a388:	9805      	ldr	r0, [sp, #20]
 800a38a:	ab13      	add	r3, sp, #76	@ 0x4c
 800a38c:	a911      	add	r1, sp, #68	@ 0x44
 800a38e:	f002 fa13 	bl	800c7b8 <__gethex>
 800a392:	f010 060f 	ands.w	r6, r0, #15
 800a396:	4604      	mov	r4, r0
 800a398:	d005      	beq.n	800a3a6 <_strtod_l+0x76>
 800a39a:	2e06      	cmp	r6, #6
 800a39c:	d12a      	bne.n	800a3f4 <_strtod_l+0xc4>
 800a39e:	3501      	adds	r5, #1
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	9511      	str	r5, [sp, #68]	@ 0x44
 800a3a4:	9308      	str	r3, [sp, #32]
 800a3a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f040 8537 	bne.w	800ae1c <_strtod_l+0xaec>
 800a3ae:	9b08      	ldr	r3, [sp, #32]
 800a3b0:	ec4b ab10 	vmov	d0, sl, fp
 800a3b4:	b1cb      	cbz	r3, 800a3ea <_strtod_l+0xba>
 800a3b6:	eeb1 0b40 	vneg.f64	d0, d0
 800a3ba:	b017      	add	sp, #92	@ 0x5c
 800a3bc:	ecbd 8b0a 	vpop	{d8-d12}
 800a3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c4:	2920      	cmp	r1, #32
 800a3c6:	d1cd      	bne.n	800a364 <_strtod_l+0x34>
 800a3c8:	3201      	adds	r2, #1
 800a3ca:	e7c0      	b.n	800a34e <_strtod_l+0x1e>
 800a3cc:	292d      	cmp	r1, #45	@ 0x2d
 800a3ce:	d1c9      	bne.n	800a364 <_strtod_l+0x34>
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	9108      	str	r1, [sp, #32]
 800a3d4:	1c51      	adds	r1, r2, #1
 800a3d6:	9111      	str	r1, [sp, #68]	@ 0x44
 800a3d8:	7852      	ldrb	r2, [r2, #1]
 800a3da:	2a00      	cmp	r2, #0
 800a3dc:	d1c4      	bne.n	800a368 <_strtod_l+0x38>
 800a3de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f040 8517 	bne.w	800ae18 <_strtod_l+0xae8>
 800a3ea:	ec4b ab10 	vmov	d0, sl, fp
 800a3ee:	e7e4      	b.n	800a3ba <_strtod_l+0x8a>
 800a3f0:	2100      	movs	r1, #0
 800a3f2:	e7ee      	b.n	800a3d2 <_strtod_l+0xa2>
 800a3f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a3f6:	b13a      	cbz	r2, 800a408 <_strtod_l+0xd8>
 800a3f8:	2135      	movs	r1, #53	@ 0x35
 800a3fa:	a814      	add	r0, sp, #80	@ 0x50
 800a3fc:	f003 f9d9 	bl	800d7b2 <__copybits>
 800a400:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a402:	9805      	ldr	r0, [sp, #20]
 800a404:	f002 fdb2 	bl	800cf6c <_Bfree>
 800a408:	1e73      	subs	r3, r6, #1
 800a40a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a40c:	2b04      	cmp	r3, #4
 800a40e:	d806      	bhi.n	800a41e <_strtod_l+0xee>
 800a410:	e8df f003 	tbb	[pc, r3]
 800a414:	201d0314 	.word	0x201d0314
 800a418:	14          	.byte	0x14
 800a419:	00          	.byte	0x00
 800a41a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a41e:	05e3      	lsls	r3, r4, #23
 800a420:	bf48      	it	mi
 800a422:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a426:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a42a:	0d1b      	lsrs	r3, r3, #20
 800a42c:	051b      	lsls	r3, r3, #20
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1b9      	bne.n	800a3a6 <_strtod_l+0x76>
 800a432:	f001 fae3 	bl	800b9fc <__errno>
 800a436:	2322      	movs	r3, #34	@ 0x22
 800a438:	6003      	str	r3, [r0, #0]
 800a43a:	e7b4      	b.n	800a3a6 <_strtod_l+0x76>
 800a43c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a440:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a444:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a448:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a44c:	e7e7      	b.n	800a41e <_strtod_l+0xee>
 800a44e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a5d0 <_strtod_l+0x2a0>
 800a452:	e7e4      	b.n	800a41e <_strtod_l+0xee>
 800a454:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a458:	f04f 3aff 	mov.w	sl, #4294967295
 800a45c:	e7df      	b.n	800a41e <_strtod_l+0xee>
 800a45e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a460:	1c5a      	adds	r2, r3, #1
 800a462:	9211      	str	r2, [sp, #68]	@ 0x44
 800a464:	785b      	ldrb	r3, [r3, #1]
 800a466:	2b30      	cmp	r3, #48	@ 0x30
 800a468:	d0f9      	beq.n	800a45e <_strtod_l+0x12e>
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d09b      	beq.n	800a3a6 <_strtod_l+0x76>
 800a46e:	2301      	movs	r3, #1
 800a470:	9307      	str	r3, [sp, #28]
 800a472:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a474:	930a      	str	r3, [sp, #40]	@ 0x28
 800a476:	2300      	movs	r3, #0
 800a478:	9306      	str	r3, [sp, #24]
 800a47a:	4699      	mov	r9, r3
 800a47c:	461d      	mov	r5, r3
 800a47e:	220a      	movs	r2, #10
 800a480:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a482:	7804      	ldrb	r4, [r0, #0]
 800a484:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a488:	b2d9      	uxtb	r1, r3
 800a48a:	2909      	cmp	r1, #9
 800a48c:	d92a      	bls.n	800a4e4 <_strtod_l+0x1b4>
 800a48e:	494f      	ldr	r1, [pc, #316]	@ (800a5cc <_strtod_l+0x29c>)
 800a490:	2201      	movs	r2, #1
 800a492:	f001 fa56 	bl	800b942 <strncmp>
 800a496:	b398      	cbz	r0, 800a500 <_strtod_l+0x1d0>
 800a498:	2000      	movs	r0, #0
 800a49a:	4622      	mov	r2, r4
 800a49c:	462b      	mov	r3, r5
 800a49e:	4607      	mov	r7, r0
 800a4a0:	4601      	mov	r1, r0
 800a4a2:	2a65      	cmp	r2, #101	@ 0x65
 800a4a4:	d001      	beq.n	800a4aa <_strtod_l+0x17a>
 800a4a6:	2a45      	cmp	r2, #69	@ 0x45
 800a4a8:	d118      	bne.n	800a4dc <_strtod_l+0x1ac>
 800a4aa:	b91b      	cbnz	r3, 800a4b4 <_strtod_l+0x184>
 800a4ac:	9b07      	ldr	r3, [sp, #28]
 800a4ae:	4303      	orrs	r3, r0
 800a4b0:	d095      	beq.n	800a3de <_strtod_l+0xae>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a4b8:	f108 0201 	add.w	r2, r8, #1
 800a4bc:	9211      	str	r2, [sp, #68]	@ 0x44
 800a4be:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a4c2:	2a2b      	cmp	r2, #43	@ 0x2b
 800a4c4:	d074      	beq.n	800a5b0 <_strtod_l+0x280>
 800a4c6:	2a2d      	cmp	r2, #45	@ 0x2d
 800a4c8:	d07a      	beq.n	800a5c0 <_strtod_l+0x290>
 800a4ca:	f04f 0e00 	mov.w	lr, #0
 800a4ce:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a4d2:	2c09      	cmp	r4, #9
 800a4d4:	f240 8082 	bls.w	800a5dc <_strtod_l+0x2ac>
 800a4d8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a4dc:	2400      	movs	r4, #0
 800a4de:	e09d      	b.n	800a61c <_strtod_l+0x2ec>
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e7c5      	b.n	800a470 <_strtod_l+0x140>
 800a4e4:	2d08      	cmp	r5, #8
 800a4e6:	bfc8      	it	gt
 800a4e8:	9906      	ldrgt	r1, [sp, #24]
 800a4ea:	f100 0001 	add.w	r0, r0, #1
 800a4ee:	bfca      	itet	gt
 800a4f0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a4f4:	fb02 3909 	mlale	r9, r2, r9, r3
 800a4f8:	9306      	strgt	r3, [sp, #24]
 800a4fa:	3501      	adds	r5, #1
 800a4fc:	9011      	str	r0, [sp, #68]	@ 0x44
 800a4fe:	e7bf      	b.n	800a480 <_strtod_l+0x150>
 800a500:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a502:	1c5a      	adds	r2, r3, #1
 800a504:	9211      	str	r2, [sp, #68]	@ 0x44
 800a506:	785a      	ldrb	r2, [r3, #1]
 800a508:	b3bd      	cbz	r5, 800a57a <_strtod_l+0x24a>
 800a50a:	4607      	mov	r7, r0
 800a50c:	462b      	mov	r3, r5
 800a50e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a512:	2909      	cmp	r1, #9
 800a514:	d912      	bls.n	800a53c <_strtod_l+0x20c>
 800a516:	2101      	movs	r1, #1
 800a518:	e7c3      	b.n	800a4a2 <_strtod_l+0x172>
 800a51a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a51c:	1c5a      	adds	r2, r3, #1
 800a51e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a520:	785a      	ldrb	r2, [r3, #1]
 800a522:	3001      	adds	r0, #1
 800a524:	2a30      	cmp	r2, #48	@ 0x30
 800a526:	d0f8      	beq.n	800a51a <_strtod_l+0x1ea>
 800a528:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a52c:	2b08      	cmp	r3, #8
 800a52e:	f200 847a 	bhi.w	800ae26 <_strtod_l+0xaf6>
 800a532:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a534:	930a      	str	r3, [sp, #40]	@ 0x28
 800a536:	4607      	mov	r7, r0
 800a538:	2000      	movs	r0, #0
 800a53a:	4603      	mov	r3, r0
 800a53c:	3a30      	subs	r2, #48	@ 0x30
 800a53e:	f100 0101 	add.w	r1, r0, #1
 800a542:	d014      	beq.n	800a56e <_strtod_l+0x23e>
 800a544:	440f      	add	r7, r1
 800a546:	469c      	mov	ip, r3
 800a548:	f04f 0e0a 	mov.w	lr, #10
 800a54c:	f10c 0401 	add.w	r4, ip, #1
 800a550:	1ae6      	subs	r6, r4, r3
 800a552:	42b1      	cmp	r1, r6
 800a554:	dc13      	bgt.n	800a57e <_strtod_l+0x24e>
 800a556:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a55a:	1819      	adds	r1, r3, r0
 800a55c:	2908      	cmp	r1, #8
 800a55e:	f103 0301 	add.w	r3, r3, #1
 800a562:	4403      	add	r3, r0
 800a564:	dc19      	bgt.n	800a59a <_strtod_l+0x26a>
 800a566:	210a      	movs	r1, #10
 800a568:	fb01 2909 	mla	r9, r1, r9, r2
 800a56c:	2100      	movs	r1, #0
 800a56e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a570:	1c50      	adds	r0, r2, #1
 800a572:	9011      	str	r0, [sp, #68]	@ 0x44
 800a574:	7852      	ldrb	r2, [r2, #1]
 800a576:	4608      	mov	r0, r1
 800a578:	e7c9      	b.n	800a50e <_strtod_l+0x1de>
 800a57a:	4628      	mov	r0, r5
 800a57c:	e7d2      	b.n	800a524 <_strtod_l+0x1f4>
 800a57e:	f1bc 0f08 	cmp.w	ip, #8
 800a582:	dc03      	bgt.n	800a58c <_strtod_l+0x25c>
 800a584:	fb0e f909 	mul.w	r9, lr, r9
 800a588:	46a4      	mov	ip, r4
 800a58a:	e7df      	b.n	800a54c <_strtod_l+0x21c>
 800a58c:	2c10      	cmp	r4, #16
 800a58e:	bfde      	ittt	le
 800a590:	9e06      	ldrle	r6, [sp, #24]
 800a592:	fb0e f606 	mulle.w	r6, lr, r6
 800a596:	9606      	strle	r6, [sp, #24]
 800a598:	e7f6      	b.n	800a588 <_strtod_l+0x258>
 800a59a:	290f      	cmp	r1, #15
 800a59c:	bfdf      	itttt	le
 800a59e:	9806      	ldrle	r0, [sp, #24]
 800a5a0:	210a      	movle	r1, #10
 800a5a2:	fb01 2200 	mlale	r2, r1, r0, r2
 800a5a6:	9206      	strle	r2, [sp, #24]
 800a5a8:	e7e0      	b.n	800a56c <_strtod_l+0x23c>
 800a5aa:	2700      	movs	r7, #0
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	e77d      	b.n	800a4ac <_strtod_l+0x17c>
 800a5b0:	f04f 0e00 	mov.w	lr, #0
 800a5b4:	f108 0202 	add.w	r2, r8, #2
 800a5b8:	9211      	str	r2, [sp, #68]	@ 0x44
 800a5ba:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a5be:	e786      	b.n	800a4ce <_strtod_l+0x19e>
 800a5c0:	f04f 0e01 	mov.w	lr, #1
 800a5c4:	e7f6      	b.n	800a5b4 <_strtod_l+0x284>
 800a5c6:	bf00      	nop
 800a5c8:	0800e598 	.word	0x0800e598
 800a5cc:	0800e3b0 	.word	0x0800e3b0
 800a5d0:	7ff00000 	.word	0x7ff00000
 800a5d4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5d6:	1c54      	adds	r4, r2, #1
 800a5d8:	9411      	str	r4, [sp, #68]	@ 0x44
 800a5da:	7852      	ldrb	r2, [r2, #1]
 800a5dc:	2a30      	cmp	r2, #48	@ 0x30
 800a5de:	d0f9      	beq.n	800a5d4 <_strtod_l+0x2a4>
 800a5e0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a5e4:	2c08      	cmp	r4, #8
 800a5e6:	f63f af79 	bhi.w	800a4dc <_strtod_l+0x1ac>
 800a5ea:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a5ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5f4:	1c54      	adds	r4, r2, #1
 800a5f6:	9411      	str	r4, [sp, #68]	@ 0x44
 800a5f8:	7852      	ldrb	r2, [r2, #1]
 800a5fa:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a5fe:	2e09      	cmp	r6, #9
 800a600:	d937      	bls.n	800a672 <_strtod_l+0x342>
 800a602:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a604:	1ba4      	subs	r4, r4, r6
 800a606:	2c08      	cmp	r4, #8
 800a608:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a60c:	dc02      	bgt.n	800a614 <_strtod_l+0x2e4>
 800a60e:	4564      	cmp	r4, ip
 800a610:	bfa8      	it	ge
 800a612:	4664      	movge	r4, ip
 800a614:	f1be 0f00 	cmp.w	lr, #0
 800a618:	d000      	beq.n	800a61c <_strtod_l+0x2ec>
 800a61a:	4264      	negs	r4, r4
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d14d      	bne.n	800a6bc <_strtod_l+0x38c>
 800a620:	9b07      	ldr	r3, [sp, #28]
 800a622:	4318      	orrs	r0, r3
 800a624:	f47f aebf 	bne.w	800a3a6 <_strtod_l+0x76>
 800a628:	2900      	cmp	r1, #0
 800a62a:	f47f aed8 	bne.w	800a3de <_strtod_l+0xae>
 800a62e:	2a69      	cmp	r2, #105	@ 0x69
 800a630:	d027      	beq.n	800a682 <_strtod_l+0x352>
 800a632:	dc24      	bgt.n	800a67e <_strtod_l+0x34e>
 800a634:	2a49      	cmp	r2, #73	@ 0x49
 800a636:	d024      	beq.n	800a682 <_strtod_l+0x352>
 800a638:	2a4e      	cmp	r2, #78	@ 0x4e
 800a63a:	f47f aed0 	bne.w	800a3de <_strtod_l+0xae>
 800a63e:	4997      	ldr	r1, [pc, #604]	@ (800a89c <_strtod_l+0x56c>)
 800a640:	a811      	add	r0, sp, #68	@ 0x44
 800a642:	f002 fadb 	bl	800cbfc <__match>
 800a646:	2800      	cmp	r0, #0
 800a648:	f43f aec9 	beq.w	800a3de <_strtod_l+0xae>
 800a64c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	2b28      	cmp	r3, #40	@ 0x28
 800a652:	d12d      	bne.n	800a6b0 <_strtod_l+0x380>
 800a654:	4992      	ldr	r1, [pc, #584]	@ (800a8a0 <_strtod_l+0x570>)
 800a656:	aa14      	add	r2, sp, #80	@ 0x50
 800a658:	a811      	add	r0, sp, #68	@ 0x44
 800a65a:	f002 fae3 	bl	800cc24 <__hexnan>
 800a65e:	2805      	cmp	r0, #5
 800a660:	d126      	bne.n	800a6b0 <_strtod_l+0x380>
 800a662:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a664:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a668:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a66c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a670:	e699      	b.n	800a3a6 <_strtod_l+0x76>
 800a672:	240a      	movs	r4, #10
 800a674:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a678:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a67c:	e7b9      	b.n	800a5f2 <_strtod_l+0x2c2>
 800a67e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a680:	e7db      	b.n	800a63a <_strtod_l+0x30a>
 800a682:	4988      	ldr	r1, [pc, #544]	@ (800a8a4 <_strtod_l+0x574>)
 800a684:	a811      	add	r0, sp, #68	@ 0x44
 800a686:	f002 fab9 	bl	800cbfc <__match>
 800a68a:	2800      	cmp	r0, #0
 800a68c:	f43f aea7 	beq.w	800a3de <_strtod_l+0xae>
 800a690:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a692:	4985      	ldr	r1, [pc, #532]	@ (800a8a8 <_strtod_l+0x578>)
 800a694:	3b01      	subs	r3, #1
 800a696:	a811      	add	r0, sp, #68	@ 0x44
 800a698:	9311      	str	r3, [sp, #68]	@ 0x44
 800a69a:	f002 faaf 	bl	800cbfc <__match>
 800a69e:	b910      	cbnz	r0, 800a6a6 <_strtod_l+0x376>
 800a6a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	9311      	str	r3, [sp, #68]	@ 0x44
 800a6a6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a8bc <_strtod_l+0x58c>
 800a6aa:	f04f 0a00 	mov.w	sl, #0
 800a6ae:	e67a      	b.n	800a3a6 <_strtod_l+0x76>
 800a6b0:	487e      	ldr	r0, [pc, #504]	@ (800a8ac <_strtod_l+0x57c>)
 800a6b2:	f001 f9e1 	bl	800ba78 <nan>
 800a6b6:	ec5b ab10 	vmov	sl, fp, d0
 800a6ba:	e674      	b.n	800a3a6 <_strtod_l+0x76>
 800a6bc:	ee07 9a90 	vmov	s15, r9
 800a6c0:	1be2      	subs	r2, r4, r7
 800a6c2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a6c6:	2d00      	cmp	r5, #0
 800a6c8:	bf08      	it	eq
 800a6ca:	461d      	moveq	r5, r3
 800a6cc:	2b10      	cmp	r3, #16
 800a6ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	bfa8      	it	ge
 800a6d4:	2210      	movge	r2, #16
 800a6d6:	2b09      	cmp	r3, #9
 800a6d8:	ec5b ab17 	vmov	sl, fp, d7
 800a6dc:	dc15      	bgt.n	800a70a <_strtod_l+0x3da>
 800a6de:	1be1      	subs	r1, r4, r7
 800a6e0:	2900      	cmp	r1, #0
 800a6e2:	f43f ae60 	beq.w	800a3a6 <_strtod_l+0x76>
 800a6e6:	eba4 0107 	sub.w	r1, r4, r7
 800a6ea:	dd72      	ble.n	800a7d2 <_strtod_l+0x4a2>
 800a6ec:	2916      	cmp	r1, #22
 800a6ee:	dc59      	bgt.n	800a7a4 <_strtod_l+0x474>
 800a6f0:	4b6f      	ldr	r3, [pc, #444]	@ (800a8b0 <_strtod_l+0x580>)
 800a6f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6f8:	ed93 7b00 	vldr	d7, [r3]
 800a6fc:	ec4b ab16 	vmov	d6, sl, fp
 800a700:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a704:	ec5b ab17 	vmov	sl, fp, d7
 800a708:	e64d      	b.n	800a3a6 <_strtod_l+0x76>
 800a70a:	4969      	ldr	r1, [pc, #420]	@ (800a8b0 <_strtod_l+0x580>)
 800a70c:	eddd 6a06 	vldr	s13, [sp, #24]
 800a710:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a714:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a718:	2b0f      	cmp	r3, #15
 800a71a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a71e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a722:	ec5b ab16 	vmov	sl, fp, d6
 800a726:	ddda      	ble.n	800a6de <_strtod_l+0x3ae>
 800a728:	1a9a      	subs	r2, r3, r2
 800a72a:	1be1      	subs	r1, r4, r7
 800a72c:	440a      	add	r2, r1
 800a72e:	2a00      	cmp	r2, #0
 800a730:	f340 8094 	ble.w	800a85c <_strtod_l+0x52c>
 800a734:	f012 000f 	ands.w	r0, r2, #15
 800a738:	d00a      	beq.n	800a750 <_strtod_l+0x420>
 800a73a:	495d      	ldr	r1, [pc, #372]	@ (800a8b0 <_strtod_l+0x580>)
 800a73c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a740:	ed91 7b00 	vldr	d7, [r1]
 800a744:	ec4b ab16 	vmov	d6, sl, fp
 800a748:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a74c:	ec5b ab17 	vmov	sl, fp, d7
 800a750:	f032 020f 	bics.w	r2, r2, #15
 800a754:	d073      	beq.n	800a83e <_strtod_l+0x50e>
 800a756:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a75a:	dd47      	ble.n	800a7ec <_strtod_l+0x4bc>
 800a75c:	2400      	movs	r4, #0
 800a75e:	4625      	mov	r5, r4
 800a760:	9407      	str	r4, [sp, #28]
 800a762:	4626      	mov	r6, r4
 800a764:	9a05      	ldr	r2, [sp, #20]
 800a766:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a8bc <_strtod_l+0x58c>
 800a76a:	2322      	movs	r3, #34	@ 0x22
 800a76c:	6013      	str	r3, [r2, #0]
 800a76e:	f04f 0a00 	mov.w	sl, #0
 800a772:	9b07      	ldr	r3, [sp, #28]
 800a774:	2b00      	cmp	r3, #0
 800a776:	f43f ae16 	beq.w	800a3a6 <_strtod_l+0x76>
 800a77a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a77c:	9805      	ldr	r0, [sp, #20]
 800a77e:	f002 fbf5 	bl	800cf6c <_Bfree>
 800a782:	9805      	ldr	r0, [sp, #20]
 800a784:	4631      	mov	r1, r6
 800a786:	f002 fbf1 	bl	800cf6c <_Bfree>
 800a78a:	9805      	ldr	r0, [sp, #20]
 800a78c:	4629      	mov	r1, r5
 800a78e:	f002 fbed 	bl	800cf6c <_Bfree>
 800a792:	9907      	ldr	r1, [sp, #28]
 800a794:	9805      	ldr	r0, [sp, #20]
 800a796:	f002 fbe9 	bl	800cf6c <_Bfree>
 800a79a:	9805      	ldr	r0, [sp, #20]
 800a79c:	4621      	mov	r1, r4
 800a79e:	f002 fbe5 	bl	800cf6c <_Bfree>
 800a7a2:	e600      	b.n	800a3a6 <_strtod_l+0x76>
 800a7a4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a7a8:	1be0      	subs	r0, r4, r7
 800a7aa:	4281      	cmp	r1, r0
 800a7ac:	dbbc      	blt.n	800a728 <_strtod_l+0x3f8>
 800a7ae:	4a40      	ldr	r2, [pc, #256]	@ (800a8b0 <_strtod_l+0x580>)
 800a7b0:	f1c3 030f 	rsb	r3, r3, #15
 800a7b4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a7b8:	ed91 7b00 	vldr	d7, [r1]
 800a7bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a7be:	ec4b ab16 	vmov	d6, sl, fp
 800a7c2:	1acb      	subs	r3, r1, r3
 800a7c4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a7c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a7cc:	ed92 6b00 	vldr	d6, [r2]
 800a7d0:	e796      	b.n	800a700 <_strtod_l+0x3d0>
 800a7d2:	3116      	adds	r1, #22
 800a7d4:	dba8      	blt.n	800a728 <_strtod_l+0x3f8>
 800a7d6:	4b36      	ldr	r3, [pc, #216]	@ (800a8b0 <_strtod_l+0x580>)
 800a7d8:	1b3c      	subs	r4, r7, r4
 800a7da:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a7de:	ed94 7b00 	vldr	d7, [r4]
 800a7e2:	ec4b ab16 	vmov	d6, sl, fp
 800a7e6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a7ea:	e78b      	b.n	800a704 <_strtod_l+0x3d4>
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	ec4b ab17 	vmov	d7, sl, fp
 800a7f2:	4e30      	ldr	r6, [pc, #192]	@ (800a8b4 <_strtod_l+0x584>)
 800a7f4:	1112      	asrs	r2, r2, #4
 800a7f6:	4601      	mov	r1, r0
 800a7f8:	2a01      	cmp	r2, #1
 800a7fa:	dc23      	bgt.n	800a844 <_strtod_l+0x514>
 800a7fc:	b108      	cbz	r0, 800a802 <_strtod_l+0x4d2>
 800a7fe:	ec5b ab17 	vmov	sl, fp, d7
 800a802:	4a2c      	ldr	r2, [pc, #176]	@ (800a8b4 <_strtod_l+0x584>)
 800a804:	482c      	ldr	r0, [pc, #176]	@ (800a8b8 <_strtod_l+0x588>)
 800a806:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a80a:	ed92 7b00 	vldr	d7, [r2]
 800a80e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a812:	ec4b ab16 	vmov	d6, sl, fp
 800a816:	4a29      	ldr	r2, [pc, #164]	@ (800a8bc <_strtod_l+0x58c>)
 800a818:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a81c:	ee17 1a90 	vmov	r1, s15
 800a820:	400a      	ands	r2, r1
 800a822:	4282      	cmp	r2, r0
 800a824:	ec5b ab17 	vmov	sl, fp, d7
 800a828:	d898      	bhi.n	800a75c <_strtod_l+0x42c>
 800a82a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a82e:	4282      	cmp	r2, r0
 800a830:	bf86      	itte	hi
 800a832:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a8c0 <_strtod_l+0x590>
 800a836:	f04f 3aff 	movhi.w	sl, #4294967295
 800a83a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a83e:	2200      	movs	r2, #0
 800a840:	9206      	str	r2, [sp, #24]
 800a842:	e076      	b.n	800a932 <_strtod_l+0x602>
 800a844:	f012 0f01 	tst.w	r2, #1
 800a848:	d004      	beq.n	800a854 <_strtod_l+0x524>
 800a84a:	ed96 6b00 	vldr	d6, [r6]
 800a84e:	2001      	movs	r0, #1
 800a850:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a854:	3101      	adds	r1, #1
 800a856:	1052      	asrs	r2, r2, #1
 800a858:	3608      	adds	r6, #8
 800a85a:	e7cd      	b.n	800a7f8 <_strtod_l+0x4c8>
 800a85c:	d0ef      	beq.n	800a83e <_strtod_l+0x50e>
 800a85e:	4252      	negs	r2, r2
 800a860:	f012 000f 	ands.w	r0, r2, #15
 800a864:	d00a      	beq.n	800a87c <_strtod_l+0x54c>
 800a866:	4912      	ldr	r1, [pc, #72]	@ (800a8b0 <_strtod_l+0x580>)
 800a868:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a86c:	ed91 7b00 	vldr	d7, [r1]
 800a870:	ec4b ab16 	vmov	d6, sl, fp
 800a874:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a878:	ec5b ab17 	vmov	sl, fp, d7
 800a87c:	1112      	asrs	r2, r2, #4
 800a87e:	d0de      	beq.n	800a83e <_strtod_l+0x50e>
 800a880:	2a1f      	cmp	r2, #31
 800a882:	dd1f      	ble.n	800a8c4 <_strtod_l+0x594>
 800a884:	2400      	movs	r4, #0
 800a886:	4625      	mov	r5, r4
 800a888:	9407      	str	r4, [sp, #28]
 800a88a:	4626      	mov	r6, r4
 800a88c:	9a05      	ldr	r2, [sp, #20]
 800a88e:	2322      	movs	r3, #34	@ 0x22
 800a890:	f04f 0a00 	mov.w	sl, #0
 800a894:	f04f 0b00 	mov.w	fp, #0
 800a898:	6013      	str	r3, [r2, #0]
 800a89a:	e76a      	b.n	800a772 <_strtod_l+0x442>
 800a89c:	0800e3bf 	.word	0x0800e3bf
 800a8a0:	0800e584 	.word	0x0800e584
 800a8a4:	0800e3b7 	.word	0x0800e3b7
 800a8a8:	0800e3f1 	.word	0x0800e3f1
 800a8ac:	0800e580 	.word	0x0800e580
 800a8b0:	0800e610 	.word	0x0800e610
 800a8b4:	0800e5e8 	.word	0x0800e5e8
 800a8b8:	7ca00000 	.word	0x7ca00000
 800a8bc:	7ff00000 	.word	0x7ff00000
 800a8c0:	7fefffff 	.word	0x7fefffff
 800a8c4:	f012 0110 	ands.w	r1, r2, #16
 800a8c8:	bf18      	it	ne
 800a8ca:	216a      	movne	r1, #106	@ 0x6a
 800a8cc:	9106      	str	r1, [sp, #24]
 800a8ce:	ec4b ab17 	vmov	d7, sl, fp
 800a8d2:	49af      	ldr	r1, [pc, #700]	@ (800ab90 <_strtod_l+0x860>)
 800a8d4:	2000      	movs	r0, #0
 800a8d6:	07d6      	lsls	r6, r2, #31
 800a8d8:	d504      	bpl.n	800a8e4 <_strtod_l+0x5b4>
 800a8da:	ed91 6b00 	vldr	d6, [r1]
 800a8de:	2001      	movs	r0, #1
 800a8e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8e4:	1052      	asrs	r2, r2, #1
 800a8e6:	f101 0108 	add.w	r1, r1, #8
 800a8ea:	d1f4      	bne.n	800a8d6 <_strtod_l+0x5a6>
 800a8ec:	b108      	cbz	r0, 800a8f2 <_strtod_l+0x5c2>
 800a8ee:	ec5b ab17 	vmov	sl, fp, d7
 800a8f2:	9a06      	ldr	r2, [sp, #24]
 800a8f4:	b1b2      	cbz	r2, 800a924 <_strtod_l+0x5f4>
 800a8f6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800a8fa:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800a8fe:	2a00      	cmp	r2, #0
 800a900:	4658      	mov	r0, fp
 800a902:	dd0f      	ble.n	800a924 <_strtod_l+0x5f4>
 800a904:	2a1f      	cmp	r2, #31
 800a906:	dd55      	ble.n	800a9b4 <_strtod_l+0x684>
 800a908:	2a34      	cmp	r2, #52	@ 0x34
 800a90a:	bfde      	ittt	le
 800a90c:	f04f 32ff 	movle.w	r2, #4294967295
 800a910:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800a914:	408a      	lslle	r2, r1
 800a916:	f04f 0a00 	mov.w	sl, #0
 800a91a:	bfcc      	ite	gt
 800a91c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a920:	ea02 0b00 	andle.w	fp, r2, r0
 800a924:	ec4b ab17 	vmov	d7, sl, fp
 800a928:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a930:	d0a8      	beq.n	800a884 <_strtod_l+0x554>
 800a932:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a934:	9805      	ldr	r0, [sp, #20]
 800a936:	f8cd 9000 	str.w	r9, [sp]
 800a93a:	462a      	mov	r2, r5
 800a93c:	f002 fb7e 	bl	800d03c <__s2b>
 800a940:	9007      	str	r0, [sp, #28]
 800a942:	2800      	cmp	r0, #0
 800a944:	f43f af0a 	beq.w	800a75c <_strtod_l+0x42c>
 800a948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a94a:	1b3f      	subs	r7, r7, r4
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	bfb4      	ite	lt
 800a950:	463b      	movlt	r3, r7
 800a952:	2300      	movge	r3, #0
 800a954:	930a      	str	r3, [sp, #40]	@ 0x28
 800a956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a958:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ab80 <_strtod_l+0x850>
 800a95c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a960:	2400      	movs	r4, #0
 800a962:	930d      	str	r3, [sp, #52]	@ 0x34
 800a964:	4625      	mov	r5, r4
 800a966:	9b07      	ldr	r3, [sp, #28]
 800a968:	9805      	ldr	r0, [sp, #20]
 800a96a:	6859      	ldr	r1, [r3, #4]
 800a96c:	f002 fabe 	bl	800ceec <_Balloc>
 800a970:	4606      	mov	r6, r0
 800a972:	2800      	cmp	r0, #0
 800a974:	f43f aef6 	beq.w	800a764 <_strtod_l+0x434>
 800a978:	9b07      	ldr	r3, [sp, #28]
 800a97a:	691a      	ldr	r2, [r3, #16]
 800a97c:	ec4b ab19 	vmov	d9, sl, fp
 800a980:	3202      	adds	r2, #2
 800a982:	f103 010c 	add.w	r1, r3, #12
 800a986:	0092      	lsls	r2, r2, #2
 800a988:	300c      	adds	r0, #12
 800a98a:	f001 f864 	bl	800ba56 <memcpy>
 800a98e:	eeb0 0b49 	vmov.f64	d0, d9
 800a992:	9805      	ldr	r0, [sp, #20]
 800a994:	aa14      	add	r2, sp, #80	@ 0x50
 800a996:	a913      	add	r1, sp, #76	@ 0x4c
 800a998:	f002 fe84 	bl	800d6a4 <__d2b>
 800a99c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	f43f aee0 	beq.w	800a764 <_strtod_l+0x434>
 800a9a4:	9805      	ldr	r0, [sp, #20]
 800a9a6:	2101      	movs	r1, #1
 800a9a8:	f002 fbde 	bl	800d168 <__i2b>
 800a9ac:	4605      	mov	r5, r0
 800a9ae:	b940      	cbnz	r0, 800a9c2 <_strtod_l+0x692>
 800a9b0:	2500      	movs	r5, #0
 800a9b2:	e6d7      	b.n	800a764 <_strtod_l+0x434>
 800a9b4:	f04f 31ff 	mov.w	r1, #4294967295
 800a9b8:	fa01 f202 	lsl.w	r2, r1, r2
 800a9bc:	ea02 0a0a 	and.w	sl, r2, sl
 800a9c0:	e7b0      	b.n	800a924 <_strtod_l+0x5f4>
 800a9c2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a9c4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a9c6:	2f00      	cmp	r7, #0
 800a9c8:	bfab      	itete	ge
 800a9ca:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800a9cc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800a9ce:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800a9d2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800a9d6:	bfac      	ite	ge
 800a9d8:	eb07 0903 	addge.w	r9, r7, r3
 800a9dc:	eba3 0807 	sublt.w	r8, r3, r7
 800a9e0:	9b06      	ldr	r3, [sp, #24]
 800a9e2:	1aff      	subs	r7, r7, r3
 800a9e4:	4417      	add	r7, r2
 800a9e6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800a9ea:	4a6a      	ldr	r2, [pc, #424]	@ (800ab94 <_strtod_l+0x864>)
 800a9ec:	3f01      	subs	r7, #1
 800a9ee:	4297      	cmp	r7, r2
 800a9f0:	da51      	bge.n	800aa96 <_strtod_l+0x766>
 800a9f2:	1bd1      	subs	r1, r2, r7
 800a9f4:	291f      	cmp	r1, #31
 800a9f6:	eba3 0301 	sub.w	r3, r3, r1
 800a9fa:	f04f 0201 	mov.w	r2, #1
 800a9fe:	dc3e      	bgt.n	800aa7e <_strtod_l+0x74e>
 800aa00:	408a      	lsls	r2, r1
 800aa02:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa04:	2200      	movs	r2, #0
 800aa06:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aa08:	eb09 0703 	add.w	r7, r9, r3
 800aa0c:	4498      	add	r8, r3
 800aa0e:	9b06      	ldr	r3, [sp, #24]
 800aa10:	45b9      	cmp	r9, r7
 800aa12:	4498      	add	r8, r3
 800aa14:	464b      	mov	r3, r9
 800aa16:	bfa8      	it	ge
 800aa18:	463b      	movge	r3, r7
 800aa1a:	4543      	cmp	r3, r8
 800aa1c:	bfa8      	it	ge
 800aa1e:	4643      	movge	r3, r8
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	bfc2      	ittt	gt
 800aa24:	1aff      	subgt	r7, r7, r3
 800aa26:	eba8 0803 	subgt.w	r8, r8, r3
 800aa2a:	eba9 0903 	subgt.w	r9, r9, r3
 800aa2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	dd16      	ble.n	800aa62 <_strtod_l+0x732>
 800aa34:	4629      	mov	r1, r5
 800aa36:	9805      	ldr	r0, [sp, #20]
 800aa38:	461a      	mov	r2, r3
 800aa3a:	f002 fc4d 	bl	800d2d8 <__pow5mult>
 800aa3e:	4605      	mov	r5, r0
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d0b5      	beq.n	800a9b0 <_strtod_l+0x680>
 800aa44:	4601      	mov	r1, r0
 800aa46:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aa48:	9805      	ldr	r0, [sp, #20]
 800aa4a:	f002 fba3 	bl	800d194 <__multiply>
 800aa4e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800aa50:	2800      	cmp	r0, #0
 800aa52:	f43f ae87 	beq.w	800a764 <_strtod_l+0x434>
 800aa56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aa58:	9805      	ldr	r0, [sp, #20]
 800aa5a:	f002 fa87 	bl	800cf6c <_Bfree>
 800aa5e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa60:	9312      	str	r3, [sp, #72]	@ 0x48
 800aa62:	2f00      	cmp	r7, #0
 800aa64:	dc1b      	bgt.n	800aa9e <_strtod_l+0x76e>
 800aa66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	dd21      	ble.n	800aab0 <_strtod_l+0x780>
 800aa6c:	4631      	mov	r1, r6
 800aa6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa70:	9805      	ldr	r0, [sp, #20]
 800aa72:	f002 fc31 	bl	800d2d8 <__pow5mult>
 800aa76:	4606      	mov	r6, r0
 800aa78:	b9d0      	cbnz	r0, 800aab0 <_strtod_l+0x780>
 800aa7a:	2600      	movs	r6, #0
 800aa7c:	e672      	b.n	800a764 <_strtod_l+0x434>
 800aa7e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800aa82:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800aa86:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800aa8a:	37e2      	adds	r7, #226	@ 0xe2
 800aa8c:	fa02 f107 	lsl.w	r1, r2, r7
 800aa90:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aa92:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa94:	e7b8      	b.n	800aa08 <_strtod_l+0x6d8>
 800aa96:	2200      	movs	r2, #0
 800aa98:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	e7f9      	b.n	800aa92 <_strtod_l+0x762>
 800aa9e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aaa0:	9805      	ldr	r0, [sp, #20]
 800aaa2:	463a      	mov	r2, r7
 800aaa4:	f002 fc72 	bl	800d38c <__lshift>
 800aaa8:	9012      	str	r0, [sp, #72]	@ 0x48
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d1db      	bne.n	800aa66 <_strtod_l+0x736>
 800aaae:	e659      	b.n	800a764 <_strtod_l+0x434>
 800aab0:	f1b8 0f00 	cmp.w	r8, #0
 800aab4:	dd07      	ble.n	800aac6 <_strtod_l+0x796>
 800aab6:	4631      	mov	r1, r6
 800aab8:	9805      	ldr	r0, [sp, #20]
 800aaba:	4642      	mov	r2, r8
 800aabc:	f002 fc66 	bl	800d38c <__lshift>
 800aac0:	4606      	mov	r6, r0
 800aac2:	2800      	cmp	r0, #0
 800aac4:	d0d9      	beq.n	800aa7a <_strtod_l+0x74a>
 800aac6:	f1b9 0f00 	cmp.w	r9, #0
 800aaca:	dd08      	ble.n	800aade <_strtod_l+0x7ae>
 800aacc:	4629      	mov	r1, r5
 800aace:	9805      	ldr	r0, [sp, #20]
 800aad0:	464a      	mov	r2, r9
 800aad2:	f002 fc5b 	bl	800d38c <__lshift>
 800aad6:	4605      	mov	r5, r0
 800aad8:	2800      	cmp	r0, #0
 800aada:	f43f ae43 	beq.w	800a764 <_strtod_l+0x434>
 800aade:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aae0:	9805      	ldr	r0, [sp, #20]
 800aae2:	4632      	mov	r2, r6
 800aae4:	f002 fcda 	bl	800d49c <__mdiff>
 800aae8:	4604      	mov	r4, r0
 800aaea:	2800      	cmp	r0, #0
 800aaec:	f43f ae3a 	beq.w	800a764 <_strtod_l+0x434>
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800aaf6:	60c3      	str	r3, [r0, #12]
 800aaf8:	4629      	mov	r1, r5
 800aafa:	f002 fcb3 	bl	800d464 <__mcmp>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	da4c      	bge.n	800ab9c <_strtod_l+0x86c>
 800ab02:	ea58 080a 	orrs.w	r8, r8, sl
 800ab06:	d172      	bne.n	800abee <_strtod_l+0x8be>
 800ab08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d16e      	bne.n	800abee <_strtod_l+0x8be>
 800ab10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab14:	0d1b      	lsrs	r3, r3, #20
 800ab16:	051b      	lsls	r3, r3, #20
 800ab18:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ab1c:	d967      	bls.n	800abee <_strtod_l+0x8be>
 800ab1e:	6963      	ldr	r3, [r4, #20]
 800ab20:	b913      	cbnz	r3, 800ab28 <_strtod_l+0x7f8>
 800ab22:	6923      	ldr	r3, [r4, #16]
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	dd62      	ble.n	800abee <_strtod_l+0x8be>
 800ab28:	4621      	mov	r1, r4
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	9805      	ldr	r0, [sp, #20]
 800ab2e:	f002 fc2d 	bl	800d38c <__lshift>
 800ab32:	4629      	mov	r1, r5
 800ab34:	4604      	mov	r4, r0
 800ab36:	f002 fc95 	bl	800d464 <__mcmp>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	dd57      	ble.n	800abee <_strtod_l+0x8be>
 800ab3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab42:	9a06      	ldr	r2, [sp, #24]
 800ab44:	0d1b      	lsrs	r3, r3, #20
 800ab46:	051b      	lsls	r3, r3, #20
 800ab48:	2a00      	cmp	r2, #0
 800ab4a:	d06e      	beq.n	800ac2a <_strtod_l+0x8fa>
 800ab4c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ab50:	d86b      	bhi.n	800ac2a <_strtod_l+0x8fa>
 800ab52:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ab56:	f67f ae99 	bls.w	800a88c <_strtod_l+0x55c>
 800ab5a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ab88 <_strtod_l+0x858>
 800ab5e:	ec4b ab16 	vmov	d6, sl, fp
 800ab62:	4b0d      	ldr	r3, [pc, #52]	@ (800ab98 <_strtod_l+0x868>)
 800ab64:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ab68:	ee17 2a90 	vmov	r2, s15
 800ab6c:	4013      	ands	r3, r2
 800ab6e:	ec5b ab17 	vmov	sl, fp, d7
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	f47f ae01 	bne.w	800a77a <_strtod_l+0x44a>
 800ab78:	9a05      	ldr	r2, [sp, #20]
 800ab7a:	2322      	movs	r3, #34	@ 0x22
 800ab7c:	6013      	str	r3, [r2, #0]
 800ab7e:	e5fc      	b.n	800a77a <_strtod_l+0x44a>
 800ab80:	ffc00000 	.word	0xffc00000
 800ab84:	41dfffff 	.word	0x41dfffff
 800ab88:	00000000 	.word	0x00000000
 800ab8c:	39500000 	.word	0x39500000
 800ab90:	0800e5b0 	.word	0x0800e5b0
 800ab94:	fffffc02 	.word	0xfffffc02
 800ab98:	7ff00000 	.word	0x7ff00000
 800ab9c:	46d9      	mov	r9, fp
 800ab9e:	d15d      	bne.n	800ac5c <_strtod_l+0x92c>
 800aba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aba4:	f1b8 0f00 	cmp.w	r8, #0
 800aba8:	d02a      	beq.n	800ac00 <_strtod_l+0x8d0>
 800abaa:	4aa9      	ldr	r2, [pc, #676]	@ (800ae50 <_strtod_l+0xb20>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d12a      	bne.n	800ac06 <_strtod_l+0x8d6>
 800abb0:	9b06      	ldr	r3, [sp, #24]
 800abb2:	4652      	mov	r2, sl
 800abb4:	b1fb      	cbz	r3, 800abf6 <_strtod_l+0x8c6>
 800abb6:	4ba7      	ldr	r3, [pc, #668]	@ (800ae54 <_strtod_l+0xb24>)
 800abb8:	ea0b 0303 	and.w	r3, fp, r3
 800abbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800abc0:	f04f 31ff 	mov.w	r1, #4294967295
 800abc4:	d81a      	bhi.n	800abfc <_strtod_l+0x8cc>
 800abc6:	0d1b      	lsrs	r3, r3, #20
 800abc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800abcc:	fa01 f303 	lsl.w	r3, r1, r3
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d118      	bne.n	800ac06 <_strtod_l+0x8d6>
 800abd4:	4ba0      	ldr	r3, [pc, #640]	@ (800ae58 <_strtod_l+0xb28>)
 800abd6:	4599      	cmp	r9, r3
 800abd8:	d102      	bne.n	800abe0 <_strtod_l+0x8b0>
 800abda:	3201      	adds	r2, #1
 800abdc:	f43f adc2 	beq.w	800a764 <_strtod_l+0x434>
 800abe0:	4b9c      	ldr	r3, [pc, #624]	@ (800ae54 <_strtod_l+0xb24>)
 800abe2:	ea09 0303 	and.w	r3, r9, r3
 800abe6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800abea:	f04f 0a00 	mov.w	sl, #0
 800abee:	9b06      	ldr	r3, [sp, #24]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1b2      	bne.n	800ab5a <_strtod_l+0x82a>
 800abf4:	e5c1      	b.n	800a77a <_strtod_l+0x44a>
 800abf6:	f04f 33ff 	mov.w	r3, #4294967295
 800abfa:	e7e9      	b.n	800abd0 <_strtod_l+0x8a0>
 800abfc:	460b      	mov	r3, r1
 800abfe:	e7e7      	b.n	800abd0 <_strtod_l+0x8a0>
 800ac00:	ea53 030a 	orrs.w	r3, r3, sl
 800ac04:	d09b      	beq.n	800ab3e <_strtod_l+0x80e>
 800ac06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac08:	b1c3      	cbz	r3, 800ac3c <_strtod_l+0x90c>
 800ac0a:	ea13 0f09 	tst.w	r3, r9
 800ac0e:	d0ee      	beq.n	800abee <_strtod_l+0x8be>
 800ac10:	9a06      	ldr	r2, [sp, #24]
 800ac12:	4650      	mov	r0, sl
 800ac14:	4659      	mov	r1, fp
 800ac16:	f1b8 0f00 	cmp.w	r8, #0
 800ac1a:	d013      	beq.n	800ac44 <_strtod_l+0x914>
 800ac1c:	f7ff fb6b 	bl	800a2f6 <sulp>
 800ac20:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ac24:	ec5b ab17 	vmov	sl, fp, d7
 800ac28:	e7e1      	b.n	800abee <_strtod_l+0x8be>
 800ac2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ac2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ac32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ac36:	f04f 3aff 	mov.w	sl, #4294967295
 800ac3a:	e7d8      	b.n	800abee <_strtod_l+0x8be>
 800ac3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac3e:	ea13 0f0a 	tst.w	r3, sl
 800ac42:	e7e4      	b.n	800ac0e <_strtod_l+0x8de>
 800ac44:	f7ff fb57 	bl	800a2f6 <sulp>
 800ac48:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ac4c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ac50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac54:	ec5b ab10 	vmov	sl, fp, d0
 800ac58:	d1c9      	bne.n	800abee <_strtod_l+0x8be>
 800ac5a:	e617      	b.n	800a88c <_strtod_l+0x55c>
 800ac5c:	4629      	mov	r1, r5
 800ac5e:	4620      	mov	r0, r4
 800ac60:	f002 fd78 	bl	800d754 <__ratio>
 800ac64:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ac68:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ac6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac70:	d85d      	bhi.n	800ad2e <_strtod_l+0x9fe>
 800ac72:	f1b8 0f00 	cmp.w	r8, #0
 800ac76:	d164      	bne.n	800ad42 <_strtod_l+0xa12>
 800ac78:	f1ba 0f00 	cmp.w	sl, #0
 800ac7c:	d14b      	bne.n	800ad16 <_strtod_l+0x9e6>
 800ac7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac82:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d160      	bne.n	800ad4c <_strtod_l+0xa1c>
 800ac8a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ac8e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ac92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac96:	d401      	bmi.n	800ac9c <_strtod_l+0x96c>
 800ac98:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ac9c:	eeb1 ab48 	vneg.f64	d10, d8
 800aca0:	486c      	ldr	r0, [pc, #432]	@ (800ae54 <_strtod_l+0xb24>)
 800aca2:	496e      	ldr	r1, [pc, #440]	@ (800ae5c <_strtod_l+0xb2c>)
 800aca4:	ea09 0700 	and.w	r7, r9, r0
 800aca8:	428f      	cmp	r7, r1
 800acaa:	ec53 2b1a 	vmov	r2, r3, d10
 800acae:	d17d      	bne.n	800adac <_strtod_l+0xa7c>
 800acb0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800acb4:	ec4b ab1c 	vmov	d12, sl, fp
 800acb8:	eeb0 0b4c 	vmov.f64	d0, d12
 800acbc:	f002 fc82 	bl	800d5c4 <__ulp>
 800acc0:	4864      	ldr	r0, [pc, #400]	@ (800ae54 <_strtod_l+0xb24>)
 800acc2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800acc6:	ee1c 3a90 	vmov	r3, s25
 800acca:	4a65      	ldr	r2, [pc, #404]	@ (800ae60 <_strtod_l+0xb30>)
 800accc:	ea03 0100 	and.w	r1, r3, r0
 800acd0:	4291      	cmp	r1, r2
 800acd2:	ec5b ab1c 	vmov	sl, fp, d12
 800acd6:	d93c      	bls.n	800ad52 <_strtod_l+0xa22>
 800acd8:	ee19 2a90 	vmov	r2, s19
 800acdc:	4b5e      	ldr	r3, [pc, #376]	@ (800ae58 <_strtod_l+0xb28>)
 800acde:	429a      	cmp	r2, r3
 800ace0:	d104      	bne.n	800acec <_strtod_l+0x9bc>
 800ace2:	ee19 3a10 	vmov	r3, s18
 800ace6:	3301      	adds	r3, #1
 800ace8:	f43f ad3c 	beq.w	800a764 <_strtod_l+0x434>
 800acec:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800ae58 <_strtod_l+0xb28>
 800acf0:	f04f 3aff 	mov.w	sl, #4294967295
 800acf4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800acf6:	9805      	ldr	r0, [sp, #20]
 800acf8:	f002 f938 	bl	800cf6c <_Bfree>
 800acfc:	9805      	ldr	r0, [sp, #20]
 800acfe:	4631      	mov	r1, r6
 800ad00:	f002 f934 	bl	800cf6c <_Bfree>
 800ad04:	9805      	ldr	r0, [sp, #20]
 800ad06:	4629      	mov	r1, r5
 800ad08:	f002 f930 	bl	800cf6c <_Bfree>
 800ad0c:	9805      	ldr	r0, [sp, #20]
 800ad0e:	4621      	mov	r1, r4
 800ad10:	f002 f92c 	bl	800cf6c <_Bfree>
 800ad14:	e627      	b.n	800a966 <_strtod_l+0x636>
 800ad16:	f1ba 0f01 	cmp.w	sl, #1
 800ad1a:	d103      	bne.n	800ad24 <_strtod_l+0x9f4>
 800ad1c:	f1bb 0f00 	cmp.w	fp, #0
 800ad20:	f43f adb4 	beq.w	800a88c <_strtod_l+0x55c>
 800ad24:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ad28:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ad2c:	e7b8      	b.n	800aca0 <_strtod_l+0x970>
 800ad2e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ad32:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ad36:	f1b8 0f00 	cmp.w	r8, #0
 800ad3a:	d0af      	beq.n	800ac9c <_strtod_l+0x96c>
 800ad3c:	eeb0 ab48 	vmov.f64	d10, d8
 800ad40:	e7ae      	b.n	800aca0 <_strtod_l+0x970>
 800ad42:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ad46:	eeb0 8b4a 	vmov.f64	d8, d10
 800ad4a:	e7a9      	b.n	800aca0 <_strtod_l+0x970>
 800ad4c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ad50:	e7a6      	b.n	800aca0 <_strtod_l+0x970>
 800ad52:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ad56:	9b06      	ldr	r3, [sp, #24]
 800ad58:	46d9      	mov	r9, fp
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1ca      	bne.n	800acf4 <_strtod_l+0x9c4>
 800ad5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad62:	0d1b      	lsrs	r3, r3, #20
 800ad64:	051b      	lsls	r3, r3, #20
 800ad66:	429f      	cmp	r7, r3
 800ad68:	d1c4      	bne.n	800acf4 <_strtod_l+0x9c4>
 800ad6a:	ec51 0b18 	vmov	r0, r1, d8
 800ad6e:	f7f5 fc93 	bl	8000698 <__aeabi_d2lz>
 800ad72:	f7f5 fc4b 	bl	800060c <__aeabi_l2d>
 800ad76:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ad7a:	ec41 0b17 	vmov	d7, r0, r1
 800ad7e:	ea49 090a 	orr.w	r9, r9, sl
 800ad82:	ea59 0908 	orrs.w	r9, r9, r8
 800ad86:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ad8a:	d03c      	beq.n	800ae06 <_strtod_l+0xad6>
 800ad8c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ae38 <_strtod_l+0xb08>
 800ad90:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ad94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad98:	f53f acef 	bmi.w	800a77a <_strtod_l+0x44a>
 800ad9c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800ae40 <_strtod_l+0xb10>
 800ada0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ada4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ada8:	dda4      	ble.n	800acf4 <_strtod_l+0x9c4>
 800adaa:	e4e6      	b.n	800a77a <_strtod_l+0x44a>
 800adac:	9906      	ldr	r1, [sp, #24]
 800adae:	b1e1      	cbz	r1, 800adea <_strtod_l+0xaba>
 800adb0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800adb4:	d819      	bhi.n	800adea <_strtod_l+0xaba>
 800adb6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800adba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adbe:	d811      	bhi.n	800ade4 <_strtod_l+0xab4>
 800adc0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800adc4:	ee18 3a10 	vmov	r3, s16
 800adc8:	2b01      	cmp	r3, #1
 800adca:	bf38      	it	cc
 800adcc:	2301      	movcc	r3, #1
 800adce:	ee08 3a10 	vmov	s16, r3
 800add2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800add6:	f1b8 0f00 	cmp.w	r8, #0
 800adda:	d111      	bne.n	800ae00 <_strtod_l+0xad0>
 800addc:	eeb1 7b48 	vneg.f64	d7, d8
 800ade0:	ec53 2b17 	vmov	r2, r3, d7
 800ade4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800ade8:	1bcb      	subs	r3, r1, r7
 800adea:	eeb0 0b49 	vmov.f64	d0, d9
 800adee:	ec43 2b1a 	vmov	d10, r2, r3
 800adf2:	f002 fbe7 	bl	800d5c4 <__ulp>
 800adf6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800adfa:	ec5b ab19 	vmov	sl, fp, d9
 800adfe:	e7aa      	b.n	800ad56 <_strtod_l+0xa26>
 800ae00:	eeb0 7b48 	vmov.f64	d7, d8
 800ae04:	e7ec      	b.n	800ade0 <_strtod_l+0xab0>
 800ae06:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800ae48 <_strtod_l+0xb18>
 800ae0a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ae0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae12:	f57f af6f 	bpl.w	800acf4 <_strtod_l+0x9c4>
 800ae16:	e4b0      	b.n	800a77a <_strtod_l+0x44a>
 800ae18:	2300      	movs	r3, #0
 800ae1a:	9308      	str	r3, [sp, #32]
 800ae1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae20:	6013      	str	r3, [r2, #0]
 800ae22:	f7ff bac4 	b.w	800a3ae <_strtod_l+0x7e>
 800ae26:	2a65      	cmp	r2, #101	@ 0x65
 800ae28:	f43f abbf 	beq.w	800a5aa <_strtod_l+0x27a>
 800ae2c:	2a45      	cmp	r2, #69	@ 0x45
 800ae2e:	f43f abbc 	beq.w	800a5aa <_strtod_l+0x27a>
 800ae32:	2101      	movs	r1, #1
 800ae34:	f7ff bbf4 	b.w	800a620 <_strtod_l+0x2f0>
 800ae38:	94a03595 	.word	0x94a03595
 800ae3c:	3fdfffff 	.word	0x3fdfffff
 800ae40:	35afe535 	.word	0x35afe535
 800ae44:	3fe00000 	.word	0x3fe00000
 800ae48:	94a03595 	.word	0x94a03595
 800ae4c:	3fcfffff 	.word	0x3fcfffff
 800ae50:	000fffff 	.word	0x000fffff
 800ae54:	7ff00000 	.word	0x7ff00000
 800ae58:	7fefffff 	.word	0x7fefffff
 800ae5c:	7fe00000 	.word	0x7fe00000
 800ae60:	7c9fffff 	.word	0x7c9fffff

0800ae64 <strtod>:
 800ae64:	460a      	mov	r2, r1
 800ae66:	4601      	mov	r1, r0
 800ae68:	4802      	ldr	r0, [pc, #8]	@ (800ae74 <strtod+0x10>)
 800ae6a:	4b03      	ldr	r3, [pc, #12]	@ (800ae78 <strtod+0x14>)
 800ae6c:	6800      	ldr	r0, [r0, #0]
 800ae6e:	f7ff ba5f 	b.w	800a330 <_strtod_l>
 800ae72:	bf00      	nop
 800ae74:	200001e0 	.word	0x200001e0
 800ae78:	20000074 	.word	0x20000074

0800ae7c <__cvt>:
 800ae7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae7e:	ed2d 8b02 	vpush	{d8}
 800ae82:	eeb0 8b40 	vmov.f64	d8, d0
 800ae86:	b085      	sub	sp, #20
 800ae88:	4617      	mov	r7, r2
 800ae8a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ae8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae8e:	ee18 2a90 	vmov	r2, s17
 800ae92:	f025 0520 	bic.w	r5, r5, #32
 800ae96:	2a00      	cmp	r2, #0
 800ae98:	bfb6      	itet	lt
 800ae9a:	222d      	movlt	r2, #45	@ 0x2d
 800ae9c:	2200      	movge	r2, #0
 800ae9e:	eeb1 8b40 	vneglt.f64	d8, d0
 800aea2:	2d46      	cmp	r5, #70	@ 0x46
 800aea4:	460c      	mov	r4, r1
 800aea6:	701a      	strb	r2, [r3, #0]
 800aea8:	d004      	beq.n	800aeb4 <__cvt+0x38>
 800aeaa:	2d45      	cmp	r5, #69	@ 0x45
 800aeac:	d100      	bne.n	800aeb0 <__cvt+0x34>
 800aeae:	3401      	adds	r4, #1
 800aeb0:	2102      	movs	r1, #2
 800aeb2:	e000      	b.n	800aeb6 <__cvt+0x3a>
 800aeb4:	2103      	movs	r1, #3
 800aeb6:	ab03      	add	r3, sp, #12
 800aeb8:	9301      	str	r3, [sp, #4]
 800aeba:	ab02      	add	r3, sp, #8
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	4622      	mov	r2, r4
 800aec0:	4633      	mov	r3, r6
 800aec2:	eeb0 0b48 	vmov.f64	d0, d8
 800aec6:	f000 fe67 	bl	800bb98 <_dtoa_r>
 800aeca:	2d47      	cmp	r5, #71	@ 0x47
 800aecc:	d114      	bne.n	800aef8 <__cvt+0x7c>
 800aece:	07fb      	lsls	r3, r7, #31
 800aed0:	d50a      	bpl.n	800aee8 <__cvt+0x6c>
 800aed2:	1902      	adds	r2, r0, r4
 800aed4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800aed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aedc:	bf08      	it	eq
 800aede:	9203      	streq	r2, [sp, #12]
 800aee0:	2130      	movs	r1, #48	@ 0x30
 800aee2:	9b03      	ldr	r3, [sp, #12]
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d319      	bcc.n	800af1c <__cvt+0xa0>
 800aee8:	9b03      	ldr	r3, [sp, #12]
 800aeea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aeec:	1a1b      	subs	r3, r3, r0
 800aeee:	6013      	str	r3, [r2, #0]
 800aef0:	b005      	add	sp, #20
 800aef2:	ecbd 8b02 	vpop	{d8}
 800aef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aef8:	2d46      	cmp	r5, #70	@ 0x46
 800aefa:	eb00 0204 	add.w	r2, r0, r4
 800aefe:	d1e9      	bne.n	800aed4 <__cvt+0x58>
 800af00:	7803      	ldrb	r3, [r0, #0]
 800af02:	2b30      	cmp	r3, #48	@ 0x30
 800af04:	d107      	bne.n	800af16 <__cvt+0x9a>
 800af06:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800af0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af0e:	bf1c      	itt	ne
 800af10:	f1c4 0401 	rsbne	r4, r4, #1
 800af14:	6034      	strne	r4, [r6, #0]
 800af16:	6833      	ldr	r3, [r6, #0]
 800af18:	441a      	add	r2, r3
 800af1a:	e7db      	b.n	800aed4 <__cvt+0x58>
 800af1c:	1c5c      	adds	r4, r3, #1
 800af1e:	9403      	str	r4, [sp, #12]
 800af20:	7019      	strb	r1, [r3, #0]
 800af22:	e7de      	b.n	800aee2 <__cvt+0x66>

0800af24 <__exponent>:
 800af24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af26:	2900      	cmp	r1, #0
 800af28:	bfba      	itte	lt
 800af2a:	4249      	neglt	r1, r1
 800af2c:	232d      	movlt	r3, #45	@ 0x2d
 800af2e:	232b      	movge	r3, #43	@ 0x2b
 800af30:	2909      	cmp	r1, #9
 800af32:	7002      	strb	r2, [r0, #0]
 800af34:	7043      	strb	r3, [r0, #1]
 800af36:	dd29      	ble.n	800af8c <__exponent+0x68>
 800af38:	f10d 0307 	add.w	r3, sp, #7
 800af3c:	461d      	mov	r5, r3
 800af3e:	270a      	movs	r7, #10
 800af40:	461a      	mov	r2, r3
 800af42:	fbb1 f6f7 	udiv	r6, r1, r7
 800af46:	fb07 1416 	mls	r4, r7, r6, r1
 800af4a:	3430      	adds	r4, #48	@ 0x30
 800af4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af50:	460c      	mov	r4, r1
 800af52:	2c63      	cmp	r4, #99	@ 0x63
 800af54:	f103 33ff 	add.w	r3, r3, #4294967295
 800af58:	4631      	mov	r1, r6
 800af5a:	dcf1      	bgt.n	800af40 <__exponent+0x1c>
 800af5c:	3130      	adds	r1, #48	@ 0x30
 800af5e:	1e94      	subs	r4, r2, #2
 800af60:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af64:	1c41      	adds	r1, r0, #1
 800af66:	4623      	mov	r3, r4
 800af68:	42ab      	cmp	r3, r5
 800af6a:	d30a      	bcc.n	800af82 <__exponent+0x5e>
 800af6c:	f10d 0309 	add.w	r3, sp, #9
 800af70:	1a9b      	subs	r3, r3, r2
 800af72:	42ac      	cmp	r4, r5
 800af74:	bf88      	it	hi
 800af76:	2300      	movhi	r3, #0
 800af78:	3302      	adds	r3, #2
 800af7a:	4403      	add	r3, r0
 800af7c:	1a18      	subs	r0, r3, r0
 800af7e:	b003      	add	sp, #12
 800af80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af82:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af86:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af8a:	e7ed      	b.n	800af68 <__exponent+0x44>
 800af8c:	2330      	movs	r3, #48	@ 0x30
 800af8e:	3130      	adds	r1, #48	@ 0x30
 800af90:	7083      	strb	r3, [r0, #2]
 800af92:	70c1      	strb	r1, [r0, #3]
 800af94:	1d03      	adds	r3, r0, #4
 800af96:	e7f1      	b.n	800af7c <__exponent+0x58>

0800af98 <_printf_float>:
 800af98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9c:	b08d      	sub	sp, #52	@ 0x34
 800af9e:	460c      	mov	r4, r1
 800afa0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800afa4:	4616      	mov	r6, r2
 800afa6:	461f      	mov	r7, r3
 800afa8:	4605      	mov	r5, r0
 800afaa:	f000 fcdd 	bl	800b968 <_localeconv_r>
 800afae:	f8d0 b000 	ldr.w	fp, [r0]
 800afb2:	4658      	mov	r0, fp
 800afb4:	f7f5 f994 	bl	80002e0 <strlen>
 800afb8:	2300      	movs	r3, #0
 800afba:	930a      	str	r3, [sp, #40]	@ 0x28
 800afbc:	f8d8 3000 	ldr.w	r3, [r8]
 800afc0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800afc4:	6822      	ldr	r2, [r4, #0]
 800afc6:	9005      	str	r0, [sp, #20]
 800afc8:	3307      	adds	r3, #7
 800afca:	f023 0307 	bic.w	r3, r3, #7
 800afce:	f103 0108 	add.w	r1, r3, #8
 800afd2:	f8c8 1000 	str.w	r1, [r8]
 800afd6:	ed93 0b00 	vldr	d0, [r3]
 800afda:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b238 <_printf_float+0x2a0>
 800afde:	eeb0 7bc0 	vabs.f64	d7, d0
 800afe2:	eeb4 7b46 	vcmp.f64	d7, d6
 800afe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800afee:	dd24      	ble.n	800b03a <_printf_float+0xa2>
 800aff0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800aff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aff8:	d502      	bpl.n	800b000 <_printf_float+0x68>
 800affa:	232d      	movs	r3, #45	@ 0x2d
 800affc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b000:	498f      	ldr	r1, [pc, #572]	@ (800b240 <_printf_float+0x2a8>)
 800b002:	4b90      	ldr	r3, [pc, #576]	@ (800b244 <_printf_float+0x2ac>)
 800b004:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b008:	bf8c      	ite	hi
 800b00a:	4688      	movhi	r8, r1
 800b00c:	4698      	movls	r8, r3
 800b00e:	f022 0204 	bic.w	r2, r2, #4
 800b012:	2303      	movs	r3, #3
 800b014:	6123      	str	r3, [r4, #16]
 800b016:	6022      	str	r2, [r4, #0]
 800b018:	f04f 0a00 	mov.w	sl, #0
 800b01c:	9700      	str	r7, [sp, #0]
 800b01e:	4633      	mov	r3, r6
 800b020:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b022:	4621      	mov	r1, r4
 800b024:	4628      	mov	r0, r5
 800b026:	f000 f9d1 	bl	800b3cc <_printf_common>
 800b02a:	3001      	adds	r0, #1
 800b02c:	f040 8089 	bne.w	800b142 <_printf_float+0x1aa>
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	b00d      	add	sp, #52	@ 0x34
 800b036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b042:	d709      	bvc.n	800b058 <_printf_float+0xc0>
 800b044:	ee10 3a90 	vmov	r3, s1
 800b048:	2b00      	cmp	r3, #0
 800b04a:	bfbc      	itt	lt
 800b04c:	232d      	movlt	r3, #45	@ 0x2d
 800b04e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b052:	497d      	ldr	r1, [pc, #500]	@ (800b248 <_printf_float+0x2b0>)
 800b054:	4b7d      	ldr	r3, [pc, #500]	@ (800b24c <_printf_float+0x2b4>)
 800b056:	e7d5      	b.n	800b004 <_printf_float+0x6c>
 800b058:	6863      	ldr	r3, [r4, #4]
 800b05a:	1c59      	adds	r1, r3, #1
 800b05c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b060:	d139      	bne.n	800b0d6 <_printf_float+0x13e>
 800b062:	2306      	movs	r3, #6
 800b064:	6063      	str	r3, [r4, #4]
 800b066:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b06a:	2300      	movs	r3, #0
 800b06c:	6022      	str	r2, [r4, #0]
 800b06e:	9303      	str	r3, [sp, #12]
 800b070:	ab0a      	add	r3, sp, #40	@ 0x28
 800b072:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b076:	ab09      	add	r3, sp, #36	@ 0x24
 800b078:	9300      	str	r3, [sp, #0]
 800b07a:	6861      	ldr	r1, [r4, #4]
 800b07c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b080:	4628      	mov	r0, r5
 800b082:	f7ff fefb 	bl	800ae7c <__cvt>
 800b086:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b08a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b08c:	4680      	mov	r8, r0
 800b08e:	d129      	bne.n	800b0e4 <_printf_float+0x14c>
 800b090:	1cc8      	adds	r0, r1, #3
 800b092:	db02      	blt.n	800b09a <_printf_float+0x102>
 800b094:	6863      	ldr	r3, [r4, #4]
 800b096:	4299      	cmp	r1, r3
 800b098:	dd41      	ble.n	800b11e <_printf_float+0x186>
 800b09a:	f1a9 0902 	sub.w	r9, r9, #2
 800b09e:	fa5f f989 	uxtb.w	r9, r9
 800b0a2:	3901      	subs	r1, #1
 800b0a4:	464a      	mov	r2, r9
 800b0a6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b0aa:	9109      	str	r1, [sp, #36]	@ 0x24
 800b0ac:	f7ff ff3a 	bl	800af24 <__exponent>
 800b0b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0b2:	1813      	adds	r3, r2, r0
 800b0b4:	2a01      	cmp	r2, #1
 800b0b6:	4682      	mov	sl, r0
 800b0b8:	6123      	str	r3, [r4, #16]
 800b0ba:	dc02      	bgt.n	800b0c2 <_printf_float+0x12a>
 800b0bc:	6822      	ldr	r2, [r4, #0]
 800b0be:	07d2      	lsls	r2, r2, #31
 800b0c0:	d501      	bpl.n	800b0c6 <_printf_float+0x12e>
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	6123      	str	r3, [r4, #16]
 800b0c6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d0a6      	beq.n	800b01c <_printf_float+0x84>
 800b0ce:	232d      	movs	r3, #45	@ 0x2d
 800b0d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0d4:	e7a2      	b.n	800b01c <_printf_float+0x84>
 800b0d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b0da:	d1c4      	bne.n	800b066 <_printf_float+0xce>
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d1c2      	bne.n	800b066 <_printf_float+0xce>
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	e7bf      	b.n	800b064 <_printf_float+0xcc>
 800b0e4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b0e8:	d9db      	bls.n	800b0a2 <_printf_float+0x10a>
 800b0ea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b0ee:	d118      	bne.n	800b122 <_printf_float+0x18a>
 800b0f0:	2900      	cmp	r1, #0
 800b0f2:	6863      	ldr	r3, [r4, #4]
 800b0f4:	dd0b      	ble.n	800b10e <_printf_float+0x176>
 800b0f6:	6121      	str	r1, [r4, #16]
 800b0f8:	b913      	cbnz	r3, 800b100 <_printf_float+0x168>
 800b0fa:	6822      	ldr	r2, [r4, #0]
 800b0fc:	07d0      	lsls	r0, r2, #31
 800b0fe:	d502      	bpl.n	800b106 <_printf_float+0x16e>
 800b100:	3301      	adds	r3, #1
 800b102:	440b      	add	r3, r1
 800b104:	6123      	str	r3, [r4, #16]
 800b106:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b108:	f04f 0a00 	mov.w	sl, #0
 800b10c:	e7db      	b.n	800b0c6 <_printf_float+0x12e>
 800b10e:	b913      	cbnz	r3, 800b116 <_printf_float+0x17e>
 800b110:	6822      	ldr	r2, [r4, #0]
 800b112:	07d2      	lsls	r2, r2, #31
 800b114:	d501      	bpl.n	800b11a <_printf_float+0x182>
 800b116:	3302      	adds	r3, #2
 800b118:	e7f4      	b.n	800b104 <_printf_float+0x16c>
 800b11a:	2301      	movs	r3, #1
 800b11c:	e7f2      	b.n	800b104 <_printf_float+0x16c>
 800b11e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b122:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b124:	4299      	cmp	r1, r3
 800b126:	db05      	blt.n	800b134 <_printf_float+0x19c>
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	6121      	str	r1, [r4, #16]
 800b12c:	07d8      	lsls	r0, r3, #31
 800b12e:	d5ea      	bpl.n	800b106 <_printf_float+0x16e>
 800b130:	1c4b      	adds	r3, r1, #1
 800b132:	e7e7      	b.n	800b104 <_printf_float+0x16c>
 800b134:	2900      	cmp	r1, #0
 800b136:	bfd4      	ite	le
 800b138:	f1c1 0202 	rsble	r2, r1, #2
 800b13c:	2201      	movgt	r2, #1
 800b13e:	4413      	add	r3, r2
 800b140:	e7e0      	b.n	800b104 <_printf_float+0x16c>
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	055a      	lsls	r2, r3, #21
 800b146:	d407      	bmi.n	800b158 <_printf_float+0x1c0>
 800b148:	6923      	ldr	r3, [r4, #16]
 800b14a:	4642      	mov	r2, r8
 800b14c:	4631      	mov	r1, r6
 800b14e:	4628      	mov	r0, r5
 800b150:	47b8      	blx	r7
 800b152:	3001      	adds	r0, #1
 800b154:	d12a      	bne.n	800b1ac <_printf_float+0x214>
 800b156:	e76b      	b.n	800b030 <_printf_float+0x98>
 800b158:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b15c:	f240 80e0 	bls.w	800b320 <_printf_float+0x388>
 800b160:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b164:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b16c:	d133      	bne.n	800b1d6 <_printf_float+0x23e>
 800b16e:	4a38      	ldr	r2, [pc, #224]	@ (800b250 <_printf_float+0x2b8>)
 800b170:	2301      	movs	r3, #1
 800b172:	4631      	mov	r1, r6
 800b174:	4628      	mov	r0, r5
 800b176:	47b8      	blx	r7
 800b178:	3001      	adds	r0, #1
 800b17a:	f43f af59 	beq.w	800b030 <_printf_float+0x98>
 800b17e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b182:	4543      	cmp	r3, r8
 800b184:	db02      	blt.n	800b18c <_printf_float+0x1f4>
 800b186:	6823      	ldr	r3, [r4, #0]
 800b188:	07d8      	lsls	r0, r3, #31
 800b18a:	d50f      	bpl.n	800b1ac <_printf_float+0x214>
 800b18c:	9b05      	ldr	r3, [sp, #20]
 800b18e:	465a      	mov	r2, fp
 800b190:	4631      	mov	r1, r6
 800b192:	4628      	mov	r0, r5
 800b194:	47b8      	blx	r7
 800b196:	3001      	adds	r0, #1
 800b198:	f43f af4a 	beq.w	800b030 <_printf_float+0x98>
 800b19c:	f04f 0900 	mov.w	r9, #0
 800b1a0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b1a4:	f104 0a1a 	add.w	sl, r4, #26
 800b1a8:	45c8      	cmp	r8, r9
 800b1aa:	dc09      	bgt.n	800b1c0 <_printf_float+0x228>
 800b1ac:	6823      	ldr	r3, [r4, #0]
 800b1ae:	079b      	lsls	r3, r3, #30
 800b1b0:	f100 8107 	bmi.w	800b3c2 <_printf_float+0x42a>
 800b1b4:	68e0      	ldr	r0, [r4, #12]
 800b1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b8:	4298      	cmp	r0, r3
 800b1ba:	bfb8      	it	lt
 800b1bc:	4618      	movlt	r0, r3
 800b1be:	e739      	b.n	800b034 <_printf_float+0x9c>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	4652      	mov	r2, sl
 800b1c4:	4631      	mov	r1, r6
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	47b8      	blx	r7
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	f43f af30 	beq.w	800b030 <_printf_float+0x98>
 800b1d0:	f109 0901 	add.w	r9, r9, #1
 800b1d4:	e7e8      	b.n	800b1a8 <_printf_float+0x210>
 800b1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	dc3b      	bgt.n	800b254 <_printf_float+0x2bc>
 800b1dc:	4a1c      	ldr	r2, [pc, #112]	@ (800b250 <_printf_float+0x2b8>)
 800b1de:	2301      	movs	r3, #1
 800b1e0:	4631      	mov	r1, r6
 800b1e2:	4628      	mov	r0, r5
 800b1e4:	47b8      	blx	r7
 800b1e6:	3001      	adds	r0, #1
 800b1e8:	f43f af22 	beq.w	800b030 <_printf_float+0x98>
 800b1ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b1f0:	ea59 0303 	orrs.w	r3, r9, r3
 800b1f4:	d102      	bne.n	800b1fc <_printf_float+0x264>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	07d9      	lsls	r1, r3, #31
 800b1fa:	d5d7      	bpl.n	800b1ac <_printf_float+0x214>
 800b1fc:	9b05      	ldr	r3, [sp, #20]
 800b1fe:	465a      	mov	r2, fp
 800b200:	4631      	mov	r1, r6
 800b202:	4628      	mov	r0, r5
 800b204:	47b8      	blx	r7
 800b206:	3001      	adds	r0, #1
 800b208:	f43f af12 	beq.w	800b030 <_printf_float+0x98>
 800b20c:	f04f 0a00 	mov.w	sl, #0
 800b210:	f104 0b1a 	add.w	fp, r4, #26
 800b214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b216:	425b      	negs	r3, r3
 800b218:	4553      	cmp	r3, sl
 800b21a:	dc01      	bgt.n	800b220 <_printf_float+0x288>
 800b21c:	464b      	mov	r3, r9
 800b21e:	e794      	b.n	800b14a <_printf_float+0x1b2>
 800b220:	2301      	movs	r3, #1
 800b222:	465a      	mov	r2, fp
 800b224:	4631      	mov	r1, r6
 800b226:	4628      	mov	r0, r5
 800b228:	47b8      	blx	r7
 800b22a:	3001      	adds	r0, #1
 800b22c:	f43f af00 	beq.w	800b030 <_printf_float+0x98>
 800b230:	f10a 0a01 	add.w	sl, sl, #1
 800b234:	e7ee      	b.n	800b214 <_printf_float+0x27c>
 800b236:	bf00      	nop
 800b238:	ffffffff 	.word	0xffffffff
 800b23c:	7fefffff 	.word	0x7fefffff
 800b240:	0800e3b6 	.word	0x0800e3b6
 800b244:	0800e3b2 	.word	0x0800e3b2
 800b248:	0800e3be 	.word	0x0800e3be
 800b24c:	0800e3ba 	.word	0x0800e3ba
 800b250:	0800e3c2 	.word	0x0800e3c2
 800b254:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b256:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b25a:	4553      	cmp	r3, sl
 800b25c:	bfa8      	it	ge
 800b25e:	4653      	movge	r3, sl
 800b260:	2b00      	cmp	r3, #0
 800b262:	4699      	mov	r9, r3
 800b264:	dc37      	bgt.n	800b2d6 <_printf_float+0x33e>
 800b266:	2300      	movs	r3, #0
 800b268:	9307      	str	r3, [sp, #28]
 800b26a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b26e:	f104 021a 	add.w	r2, r4, #26
 800b272:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b274:	9907      	ldr	r1, [sp, #28]
 800b276:	9306      	str	r3, [sp, #24]
 800b278:	eba3 0309 	sub.w	r3, r3, r9
 800b27c:	428b      	cmp	r3, r1
 800b27e:	dc31      	bgt.n	800b2e4 <_printf_float+0x34c>
 800b280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b282:	459a      	cmp	sl, r3
 800b284:	dc3b      	bgt.n	800b2fe <_printf_float+0x366>
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	07da      	lsls	r2, r3, #31
 800b28a:	d438      	bmi.n	800b2fe <_printf_float+0x366>
 800b28c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b28e:	ebaa 0903 	sub.w	r9, sl, r3
 800b292:	9b06      	ldr	r3, [sp, #24]
 800b294:	ebaa 0303 	sub.w	r3, sl, r3
 800b298:	4599      	cmp	r9, r3
 800b29a:	bfa8      	it	ge
 800b29c:	4699      	movge	r9, r3
 800b29e:	f1b9 0f00 	cmp.w	r9, #0
 800b2a2:	dc34      	bgt.n	800b30e <_printf_float+0x376>
 800b2a4:	f04f 0800 	mov.w	r8, #0
 800b2a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2ac:	f104 0b1a 	add.w	fp, r4, #26
 800b2b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2b2:	ebaa 0303 	sub.w	r3, sl, r3
 800b2b6:	eba3 0309 	sub.w	r3, r3, r9
 800b2ba:	4543      	cmp	r3, r8
 800b2bc:	f77f af76 	ble.w	800b1ac <_printf_float+0x214>
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	465a      	mov	r2, fp
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	47b8      	blx	r7
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	f43f aeb0 	beq.w	800b030 <_printf_float+0x98>
 800b2d0:	f108 0801 	add.w	r8, r8, #1
 800b2d4:	e7ec      	b.n	800b2b0 <_printf_float+0x318>
 800b2d6:	4642      	mov	r2, r8
 800b2d8:	4631      	mov	r1, r6
 800b2da:	4628      	mov	r0, r5
 800b2dc:	47b8      	blx	r7
 800b2de:	3001      	adds	r0, #1
 800b2e0:	d1c1      	bne.n	800b266 <_printf_float+0x2ce>
 800b2e2:	e6a5      	b.n	800b030 <_printf_float+0x98>
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	4631      	mov	r1, r6
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	9206      	str	r2, [sp, #24]
 800b2ec:	47b8      	blx	r7
 800b2ee:	3001      	adds	r0, #1
 800b2f0:	f43f ae9e 	beq.w	800b030 <_printf_float+0x98>
 800b2f4:	9b07      	ldr	r3, [sp, #28]
 800b2f6:	9a06      	ldr	r2, [sp, #24]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	9307      	str	r3, [sp, #28]
 800b2fc:	e7b9      	b.n	800b272 <_printf_float+0x2da>
 800b2fe:	9b05      	ldr	r3, [sp, #20]
 800b300:	465a      	mov	r2, fp
 800b302:	4631      	mov	r1, r6
 800b304:	4628      	mov	r0, r5
 800b306:	47b8      	blx	r7
 800b308:	3001      	adds	r0, #1
 800b30a:	d1bf      	bne.n	800b28c <_printf_float+0x2f4>
 800b30c:	e690      	b.n	800b030 <_printf_float+0x98>
 800b30e:	9a06      	ldr	r2, [sp, #24]
 800b310:	464b      	mov	r3, r9
 800b312:	4442      	add	r2, r8
 800b314:	4631      	mov	r1, r6
 800b316:	4628      	mov	r0, r5
 800b318:	47b8      	blx	r7
 800b31a:	3001      	adds	r0, #1
 800b31c:	d1c2      	bne.n	800b2a4 <_printf_float+0x30c>
 800b31e:	e687      	b.n	800b030 <_printf_float+0x98>
 800b320:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b324:	f1b9 0f01 	cmp.w	r9, #1
 800b328:	dc01      	bgt.n	800b32e <_printf_float+0x396>
 800b32a:	07db      	lsls	r3, r3, #31
 800b32c:	d536      	bpl.n	800b39c <_printf_float+0x404>
 800b32e:	2301      	movs	r3, #1
 800b330:	4642      	mov	r2, r8
 800b332:	4631      	mov	r1, r6
 800b334:	4628      	mov	r0, r5
 800b336:	47b8      	blx	r7
 800b338:	3001      	adds	r0, #1
 800b33a:	f43f ae79 	beq.w	800b030 <_printf_float+0x98>
 800b33e:	9b05      	ldr	r3, [sp, #20]
 800b340:	465a      	mov	r2, fp
 800b342:	4631      	mov	r1, r6
 800b344:	4628      	mov	r0, r5
 800b346:	47b8      	blx	r7
 800b348:	3001      	adds	r0, #1
 800b34a:	f43f ae71 	beq.w	800b030 <_printf_float+0x98>
 800b34e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b352:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b35a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b35e:	d018      	beq.n	800b392 <_printf_float+0x3fa>
 800b360:	464b      	mov	r3, r9
 800b362:	f108 0201 	add.w	r2, r8, #1
 800b366:	4631      	mov	r1, r6
 800b368:	4628      	mov	r0, r5
 800b36a:	47b8      	blx	r7
 800b36c:	3001      	adds	r0, #1
 800b36e:	d10c      	bne.n	800b38a <_printf_float+0x3f2>
 800b370:	e65e      	b.n	800b030 <_printf_float+0x98>
 800b372:	2301      	movs	r3, #1
 800b374:	465a      	mov	r2, fp
 800b376:	4631      	mov	r1, r6
 800b378:	4628      	mov	r0, r5
 800b37a:	47b8      	blx	r7
 800b37c:	3001      	adds	r0, #1
 800b37e:	f43f ae57 	beq.w	800b030 <_printf_float+0x98>
 800b382:	f108 0801 	add.w	r8, r8, #1
 800b386:	45c8      	cmp	r8, r9
 800b388:	dbf3      	blt.n	800b372 <_printf_float+0x3da>
 800b38a:	4653      	mov	r3, sl
 800b38c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b390:	e6dc      	b.n	800b14c <_printf_float+0x1b4>
 800b392:	f04f 0800 	mov.w	r8, #0
 800b396:	f104 0b1a 	add.w	fp, r4, #26
 800b39a:	e7f4      	b.n	800b386 <_printf_float+0x3ee>
 800b39c:	2301      	movs	r3, #1
 800b39e:	4642      	mov	r2, r8
 800b3a0:	e7e1      	b.n	800b366 <_printf_float+0x3ce>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	464a      	mov	r2, r9
 800b3a6:	4631      	mov	r1, r6
 800b3a8:	4628      	mov	r0, r5
 800b3aa:	47b8      	blx	r7
 800b3ac:	3001      	adds	r0, #1
 800b3ae:	f43f ae3f 	beq.w	800b030 <_printf_float+0x98>
 800b3b2:	f108 0801 	add.w	r8, r8, #1
 800b3b6:	68e3      	ldr	r3, [r4, #12]
 800b3b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3ba:	1a5b      	subs	r3, r3, r1
 800b3bc:	4543      	cmp	r3, r8
 800b3be:	dcf0      	bgt.n	800b3a2 <_printf_float+0x40a>
 800b3c0:	e6f8      	b.n	800b1b4 <_printf_float+0x21c>
 800b3c2:	f04f 0800 	mov.w	r8, #0
 800b3c6:	f104 0919 	add.w	r9, r4, #25
 800b3ca:	e7f4      	b.n	800b3b6 <_printf_float+0x41e>

0800b3cc <_printf_common>:
 800b3cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3d0:	4616      	mov	r6, r2
 800b3d2:	4698      	mov	r8, r3
 800b3d4:	688a      	ldr	r2, [r1, #8]
 800b3d6:	690b      	ldr	r3, [r1, #16]
 800b3d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	bfb8      	it	lt
 800b3e0:	4613      	movlt	r3, r2
 800b3e2:	6033      	str	r3, [r6, #0]
 800b3e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3e8:	4607      	mov	r7, r0
 800b3ea:	460c      	mov	r4, r1
 800b3ec:	b10a      	cbz	r2, 800b3f2 <_printf_common+0x26>
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	6033      	str	r3, [r6, #0]
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	0699      	lsls	r1, r3, #26
 800b3f6:	bf42      	ittt	mi
 800b3f8:	6833      	ldrmi	r3, [r6, #0]
 800b3fa:	3302      	addmi	r3, #2
 800b3fc:	6033      	strmi	r3, [r6, #0]
 800b3fe:	6825      	ldr	r5, [r4, #0]
 800b400:	f015 0506 	ands.w	r5, r5, #6
 800b404:	d106      	bne.n	800b414 <_printf_common+0x48>
 800b406:	f104 0a19 	add.w	sl, r4, #25
 800b40a:	68e3      	ldr	r3, [r4, #12]
 800b40c:	6832      	ldr	r2, [r6, #0]
 800b40e:	1a9b      	subs	r3, r3, r2
 800b410:	42ab      	cmp	r3, r5
 800b412:	dc26      	bgt.n	800b462 <_printf_common+0x96>
 800b414:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b418:	6822      	ldr	r2, [r4, #0]
 800b41a:	3b00      	subs	r3, #0
 800b41c:	bf18      	it	ne
 800b41e:	2301      	movne	r3, #1
 800b420:	0692      	lsls	r2, r2, #26
 800b422:	d42b      	bmi.n	800b47c <_printf_common+0xb0>
 800b424:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b428:	4641      	mov	r1, r8
 800b42a:	4638      	mov	r0, r7
 800b42c:	47c8      	blx	r9
 800b42e:	3001      	adds	r0, #1
 800b430:	d01e      	beq.n	800b470 <_printf_common+0xa4>
 800b432:	6823      	ldr	r3, [r4, #0]
 800b434:	6922      	ldr	r2, [r4, #16]
 800b436:	f003 0306 	and.w	r3, r3, #6
 800b43a:	2b04      	cmp	r3, #4
 800b43c:	bf02      	ittt	eq
 800b43e:	68e5      	ldreq	r5, [r4, #12]
 800b440:	6833      	ldreq	r3, [r6, #0]
 800b442:	1aed      	subeq	r5, r5, r3
 800b444:	68a3      	ldr	r3, [r4, #8]
 800b446:	bf0c      	ite	eq
 800b448:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b44c:	2500      	movne	r5, #0
 800b44e:	4293      	cmp	r3, r2
 800b450:	bfc4      	itt	gt
 800b452:	1a9b      	subgt	r3, r3, r2
 800b454:	18ed      	addgt	r5, r5, r3
 800b456:	2600      	movs	r6, #0
 800b458:	341a      	adds	r4, #26
 800b45a:	42b5      	cmp	r5, r6
 800b45c:	d11a      	bne.n	800b494 <_printf_common+0xc8>
 800b45e:	2000      	movs	r0, #0
 800b460:	e008      	b.n	800b474 <_printf_common+0xa8>
 800b462:	2301      	movs	r3, #1
 800b464:	4652      	mov	r2, sl
 800b466:	4641      	mov	r1, r8
 800b468:	4638      	mov	r0, r7
 800b46a:	47c8      	blx	r9
 800b46c:	3001      	adds	r0, #1
 800b46e:	d103      	bne.n	800b478 <_printf_common+0xac>
 800b470:	f04f 30ff 	mov.w	r0, #4294967295
 800b474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b478:	3501      	adds	r5, #1
 800b47a:	e7c6      	b.n	800b40a <_printf_common+0x3e>
 800b47c:	18e1      	adds	r1, r4, r3
 800b47e:	1c5a      	adds	r2, r3, #1
 800b480:	2030      	movs	r0, #48	@ 0x30
 800b482:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b486:	4422      	add	r2, r4
 800b488:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b48c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b490:	3302      	adds	r3, #2
 800b492:	e7c7      	b.n	800b424 <_printf_common+0x58>
 800b494:	2301      	movs	r3, #1
 800b496:	4622      	mov	r2, r4
 800b498:	4641      	mov	r1, r8
 800b49a:	4638      	mov	r0, r7
 800b49c:	47c8      	blx	r9
 800b49e:	3001      	adds	r0, #1
 800b4a0:	d0e6      	beq.n	800b470 <_printf_common+0xa4>
 800b4a2:	3601      	adds	r6, #1
 800b4a4:	e7d9      	b.n	800b45a <_printf_common+0x8e>
	...

0800b4a8 <_printf_i>:
 800b4a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4ac:	7e0f      	ldrb	r7, [r1, #24]
 800b4ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4b0:	2f78      	cmp	r7, #120	@ 0x78
 800b4b2:	4691      	mov	r9, r2
 800b4b4:	4680      	mov	r8, r0
 800b4b6:	460c      	mov	r4, r1
 800b4b8:	469a      	mov	sl, r3
 800b4ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4be:	d807      	bhi.n	800b4d0 <_printf_i+0x28>
 800b4c0:	2f62      	cmp	r7, #98	@ 0x62
 800b4c2:	d80a      	bhi.n	800b4da <_printf_i+0x32>
 800b4c4:	2f00      	cmp	r7, #0
 800b4c6:	f000 80d1 	beq.w	800b66c <_printf_i+0x1c4>
 800b4ca:	2f58      	cmp	r7, #88	@ 0x58
 800b4cc:	f000 80b8 	beq.w	800b640 <_printf_i+0x198>
 800b4d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4d8:	e03a      	b.n	800b550 <_printf_i+0xa8>
 800b4da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4de:	2b15      	cmp	r3, #21
 800b4e0:	d8f6      	bhi.n	800b4d0 <_printf_i+0x28>
 800b4e2:	a101      	add	r1, pc, #4	@ (adr r1, 800b4e8 <_printf_i+0x40>)
 800b4e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4e8:	0800b541 	.word	0x0800b541
 800b4ec:	0800b555 	.word	0x0800b555
 800b4f0:	0800b4d1 	.word	0x0800b4d1
 800b4f4:	0800b4d1 	.word	0x0800b4d1
 800b4f8:	0800b4d1 	.word	0x0800b4d1
 800b4fc:	0800b4d1 	.word	0x0800b4d1
 800b500:	0800b555 	.word	0x0800b555
 800b504:	0800b4d1 	.word	0x0800b4d1
 800b508:	0800b4d1 	.word	0x0800b4d1
 800b50c:	0800b4d1 	.word	0x0800b4d1
 800b510:	0800b4d1 	.word	0x0800b4d1
 800b514:	0800b653 	.word	0x0800b653
 800b518:	0800b57f 	.word	0x0800b57f
 800b51c:	0800b60d 	.word	0x0800b60d
 800b520:	0800b4d1 	.word	0x0800b4d1
 800b524:	0800b4d1 	.word	0x0800b4d1
 800b528:	0800b675 	.word	0x0800b675
 800b52c:	0800b4d1 	.word	0x0800b4d1
 800b530:	0800b57f 	.word	0x0800b57f
 800b534:	0800b4d1 	.word	0x0800b4d1
 800b538:	0800b4d1 	.word	0x0800b4d1
 800b53c:	0800b615 	.word	0x0800b615
 800b540:	6833      	ldr	r3, [r6, #0]
 800b542:	1d1a      	adds	r2, r3, #4
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	6032      	str	r2, [r6, #0]
 800b548:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b54c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b550:	2301      	movs	r3, #1
 800b552:	e09c      	b.n	800b68e <_printf_i+0x1e6>
 800b554:	6833      	ldr	r3, [r6, #0]
 800b556:	6820      	ldr	r0, [r4, #0]
 800b558:	1d19      	adds	r1, r3, #4
 800b55a:	6031      	str	r1, [r6, #0]
 800b55c:	0606      	lsls	r6, r0, #24
 800b55e:	d501      	bpl.n	800b564 <_printf_i+0xbc>
 800b560:	681d      	ldr	r5, [r3, #0]
 800b562:	e003      	b.n	800b56c <_printf_i+0xc4>
 800b564:	0645      	lsls	r5, r0, #25
 800b566:	d5fb      	bpl.n	800b560 <_printf_i+0xb8>
 800b568:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b56c:	2d00      	cmp	r5, #0
 800b56e:	da03      	bge.n	800b578 <_printf_i+0xd0>
 800b570:	232d      	movs	r3, #45	@ 0x2d
 800b572:	426d      	negs	r5, r5
 800b574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b578:	4858      	ldr	r0, [pc, #352]	@ (800b6dc <_printf_i+0x234>)
 800b57a:	230a      	movs	r3, #10
 800b57c:	e011      	b.n	800b5a2 <_printf_i+0xfa>
 800b57e:	6821      	ldr	r1, [r4, #0]
 800b580:	6833      	ldr	r3, [r6, #0]
 800b582:	0608      	lsls	r0, r1, #24
 800b584:	f853 5b04 	ldr.w	r5, [r3], #4
 800b588:	d402      	bmi.n	800b590 <_printf_i+0xe8>
 800b58a:	0649      	lsls	r1, r1, #25
 800b58c:	bf48      	it	mi
 800b58e:	b2ad      	uxthmi	r5, r5
 800b590:	2f6f      	cmp	r7, #111	@ 0x6f
 800b592:	4852      	ldr	r0, [pc, #328]	@ (800b6dc <_printf_i+0x234>)
 800b594:	6033      	str	r3, [r6, #0]
 800b596:	bf14      	ite	ne
 800b598:	230a      	movne	r3, #10
 800b59a:	2308      	moveq	r3, #8
 800b59c:	2100      	movs	r1, #0
 800b59e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5a2:	6866      	ldr	r6, [r4, #4]
 800b5a4:	60a6      	str	r6, [r4, #8]
 800b5a6:	2e00      	cmp	r6, #0
 800b5a8:	db05      	blt.n	800b5b6 <_printf_i+0x10e>
 800b5aa:	6821      	ldr	r1, [r4, #0]
 800b5ac:	432e      	orrs	r6, r5
 800b5ae:	f021 0104 	bic.w	r1, r1, #4
 800b5b2:	6021      	str	r1, [r4, #0]
 800b5b4:	d04b      	beq.n	800b64e <_printf_i+0x1a6>
 800b5b6:	4616      	mov	r6, r2
 800b5b8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5bc:	fb03 5711 	mls	r7, r3, r1, r5
 800b5c0:	5dc7      	ldrb	r7, [r0, r7]
 800b5c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5c6:	462f      	mov	r7, r5
 800b5c8:	42bb      	cmp	r3, r7
 800b5ca:	460d      	mov	r5, r1
 800b5cc:	d9f4      	bls.n	800b5b8 <_printf_i+0x110>
 800b5ce:	2b08      	cmp	r3, #8
 800b5d0:	d10b      	bne.n	800b5ea <_printf_i+0x142>
 800b5d2:	6823      	ldr	r3, [r4, #0]
 800b5d4:	07df      	lsls	r7, r3, #31
 800b5d6:	d508      	bpl.n	800b5ea <_printf_i+0x142>
 800b5d8:	6923      	ldr	r3, [r4, #16]
 800b5da:	6861      	ldr	r1, [r4, #4]
 800b5dc:	4299      	cmp	r1, r3
 800b5de:	bfde      	ittt	le
 800b5e0:	2330      	movle	r3, #48	@ 0x30
 800b5e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5ea:	1b92      	subs	r2, r2, r6
 800b5ec:	6122      	str	r2, [r4, #16]
 800b5ee:	f8cd a000 	str.w	sl, [sp]
 800b5f2:	464b      	mov	r3, r9
 800b5f4:	aa03      	add	r2, sp, #12
 800b5f6:	4621      	mov	r1, r4
 800b5f8:	4640      	mov	r0, r8
 800b5fa:	f7ff fee7 	bl	800b3cc <_printf_common>
 800b5fe:	3001      	adds	r0, #1
 800b600:	d14a      	bne.n	800b698 <_printf_i+0x1f0>
 800b602:	f04f 30ff 	mov.w	r0, #4294967295
 800b606:	b004      	add	sp, #16
 800b608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b60c:	6823      	ldr	r3, [r4, #0]
 800b60e:	f043 0320 	orr.w	r3, r3, #32
 800b612:	6023      	str	r3, [r4, #0]
 800b614:	4832      	ldr	r0, [pc, #200]	@ (800b6e0 <_printf_i+0x238>)
 800b616:	2778      	movs	r7, #120	@ 0x78
 800b618:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	6831      	ldr	r1, [r6, #0]
 800b620:	061f      	lsls	r7, r3, #24
 800b622:	f851 5b04 	ldr.w	r5, [r1], #4
 800b626:	d402      	bmi.n	800b62e <_printf_i+0x186>
 800b628:	065f      	lsls	r7, r3, #25
 800b62a:	bf48      	it	mi
 800b62c:	b2ad      	uxthmi	r5, r5
 800b62e:	6031      	str	r1, [r6, #0]
 800b630:	07d9      	lsls	r1, r3, #31
 800b632:	bf44      	itt	mi
 800b634:	f043 0320 	orrmi.w	r3, r3, #32
 800b638:	6023      	strmi	r3, [r4, #0]
 800b63a:	b11d      	cbz	r5, 800b644 <_printf_i+0x19c>
 800b63c:	2310      	movs	r3, #16
 800b63e:	e7ad      	b.n	800b59c <_printf_i+0xf4>
 800b640:	4826      	ldr	r0, [pc, #152]	@ (800b6dc <_printf_i+0x234>)
 800b642:	e7e9      	b.n	800b618 <_printf_i+0x170>
 800b644:	6823      	ldr	r3, [r4, #0]
 800b646:	f023 0320 	bic.w	r3, r3, #32
 800b64a:	6023      	str	r3, [r4, #0]
 800b64c:	e7f6      	b.n	800b63c <_printf_i+0x194>
 800b64e:	4616      	mov	r6, r2
 800b650:	e7bd      	b.n	800b5ce <_printf_i+0x126>
 800b652:	6833      	ldr	r3, [r6, #0]
 800b654:	6825      	ldr	r5, [r4, #0]
 800b656:	6961      	ldr	r1, [r4, #20]
 800b658:	1d18      	adds	r0, r3, #4
 800b65a:	6030      	str	r0, [r6, #0]
 800b65c:	062e      	lsls	r6, r5, #24
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	d501      	bpl.n	800b666 <_printf_i+0x1be>
 800b662:	6019      	str	r1, [r3, #0]
 800b664:	e002      	b.n	800b66c <_printf_i+0x1c4>
 800b666:	0668      	lsls	r0, r5, #25
 800b668:	d5fb      	bpl.n	800b662 <_printf_i+0x1ba>
 800b66a:	8019      	strh	r1, [r3, #0]
 800b66c:	2300      	movs	r3, #0
 800b66e:	6123      	str	r3, [r4, #16]
 800b670:	4616      	mov	r6, r2
 800b672:	e7bc      	b.n	800b5ee <_printf_i+0x146>
 800b674:	6833      	ldr	r3, [r6, #0]
 800b676:	1d1a      	adds	r2, r3, #4
 800b678:	6032      	str	r2, [r6, #0]
 800b67a:	681e      	ldr	r6, [r3, #0]
 800b67c:	6862      	ldr	r2, [r4, #4]
 800b67e:	2100      	movs	r1, #0
 800b680:	4630      	mov	r0, r6
 800b682:	f7f4 fddd 	bl	8000240 <memchr>
 800b686:	b108      	cbz	r0, 800b68c <_printf_i+0x1e4>
 800b688:	1b80      	subs	r0, r0, r6
 800b68a:	6060      	str	r0, [r4, #4]
 800b68c:	6863      	ldr	r3, [r4, #4]
 800b68e:	6123      	str	r3, [r4, #16]
 800b690:	2300      	movs	r3, #0
 800b692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b696:	e7aa      	b.n	800b5ee <_printf_i+0x146>
 800b698:	6923      	ldr	r3, [r4, #16]
 800b69a:	4632      	mov	r2, r6
 800b69c:	4649      	mov	r1, r9
 800b69e:	4640      	mov	r0, r8
 800b6a0:	47d0      	blx	sl
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	d0ad      	beq.n	800b602 <_printf_i+0x15a>
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	079b      	lsls	r3, r3, #30
 800b6aa:	d413      	bmi.n	800b6d4 <_printf_i+0x22c>
 800b6ac:	68e0      	ldr	r0, [r4, #12]
 800b6ae:	9b03      	ldr	r3, [sp, #12]
 800b6b0:	4298      	cmp	r0, r3
 800b6b2:	bfb8      	it	lt
 800b6b4:	4618      	movlt	r0, r3
 800b6b6:	e7a6      	b.n	800b606 <_printf_i+0x15e>
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	4632      	mov	r2, r6
 800b6bc:	4649      	mov	r1, r9
 800b6be:	4640      	mov	r0, r8
 800b6c0:	47d0      	blx	sl
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	d09d      	beq.n	800b602 <_printf_i+0x15a>
 800b6c6:	3501      	adds	r5, #1
 800b6c8:	68e3      	ldr	r3, [r4, #12]
 800b6ca:	9903      	ldr	r1, [sp, #12]
 800b6cc:	1a5b      	subs	r3, r3, r1
 800b6ce:	42ab      	cmp	r3, r5
 800b6d0:	dcf2      	bgt.n	800b6b8 <_printf_i+0x210>
 800b6d2:	e7eb      	b.n	800b6ac <_printf_i+0x204>
 800b6d4:	2500      	movs	r5, #0
 800b6d6:	f104 0619 	add.w	r6, r4, #25
 800b6da:	e7f5      	b.n	800b6c8 <_printf_i+0x220>
 800b6dc:	0800e3c4 	.word	0x0800e3c4
 800b6e0:	0800e3d5 	.word	0x0800e3d5

0800b6e4 <std>:
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	b510      	push	{r4, lr}
 800b6e8:	4604      	mov	r4, r0
 800b6ea:	e9c0 3300 	strd	r3, r3, [r0]
 800b6ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6f2:	6083      	str	r3, [r0, #8]
 800b6f4:	8181      	strh	r1, [r0, #12]
 800b6f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b6f8:	81c2      	strh	r2, [r0, #14]
 800b6fa:	6183      	str	r3, [r0, #24]
 800b6fc:	4619      	mov	r1, r3
 800b6fe:	2208      	movs	r2, #8
 800b700:	305c      	adds	r0, #92	@ 0x5c
 800b702:	f000 f916 	bl	800b932 <memset>
 800b706:	4b0d      	ldr	r3, [pc, #52]	@ (800b73c <std+0x58>)
 800b708:	6263      	str	r3, [r4, #36]	@ 0x24
 800b70a:	4b0d      	ldr	r3, [pc, #52]	@ (800b740 <std+0x5c>)
 800b70c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b70e:	4b0d      	ldr	r3, [pc, #52]	@ (800b744 <std+0x60>)
 800b710:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b712:	4b0d      	ldr	r3, [pc, #52]	@ (800b748 <std+0x64>)
 800b714:	6323      	str	r3, [r4, #48]	@ 0x30
 800b716:	4b0d      	ldr	r3, [pc, #52]	@ (800b74c <std+0x68>)
 800b718:	6224      	str	r4, [r4, #32]
 800b71a:	429c      	cmp	r4, r3
 800b71c:	d006      	beq.n	800b72c <std+0x48>
 800b71e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b722:	4294      	cmp	r4, r2
 800b724:	d002      	beq.n	800b72c <std+0x48>
 800b726:	33d0      	adds	r3, #208	@ 0xd0
 800b728:	429c      	cmp	r4, r3
 800b72a:	d105      	bne.n	800b738 <std+0x54>
 800b72c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b734:	f000 b98c 	b.w	800ba50 <__retarget_lock_init_recursive>
 800b738:	bd10      	pop	{r4, pc}
 800b73a:	bf00      	nop
 800b73c:	0800b8ad 	.word	0x0800b8ad
 800b740:	0800b8cf 	.word	0x0800b8cf
 800b744:	0800b907 	.word	0x0800b907
 800b748:	0800b92b 	.word	0x0800b92b
 800b74c:	20000b74 	.word	0x20000b74

0800b750 <stdio_exit_handler>:
 800b750:	4a02      	ldr	r2, [pc, #8]	@ (800b75c <stdio_exit_handler+0xc>)
 800b752:	4903      	ldr	r1, [pc, #12]	@ (800b760 <stdio_exit_handler+0x10>)
 800b754:	4803      	ldr	r0, [pc, #12]	@ (800b764 <stdio_exit_handler+0x14>)
 800b756:	f000 b869 	b.w	800b82c <_fwalk_sglue>
 800b75a:	bf00      	nop
 800b75c:	20000068 	.word	0x20000068
 800b760:	0800dc0d 	.word	0x0800dc0d
 800b764:	200001e4 	.word	0x200001e4

0800b768 <cleanup_stdio>:
 800b768:	6841      	ldr	r1, [r0, #4]
 800b76a:	4b0c      	ldr	r3, [pc, #48]	@ (800b79c <cleanup_stdio+0x34>)
 800b76c:	4299      	cmp	r1, r3
 800b76e:	b510      	push	{r4, lr}
 800b770:	4604      	mov	r4, r0
 800b772:	d001      	beq.n	800b778 <cleanup_stdio+0x10>
 800b774:	f002 fa4a 	bl	800dc0c <_fflush_r>
 800b778:	68a1      	ldr	r1, [r4, #8]
 800b77a:	4b09      	ldr	r3, [pc, #36]	@ (800b7a0 <cleanup_stdio+0x38>)
 800b77c:	4299      	cmp	r1, r3
 800b77e:	d002      	beq.n	800b786 <cleanup_stdio+0x1e>
 800b780:	4620      	mov	r0, r4
 800b782:	f002 fa43 	bl	800dc0c <_fflush_r>
 800b786:	68e1      	ldr	r1, [r4, #12]
 800b788:	4b06      	ldr	r3, [pc, #24]	@ (800b7a4 <cleanup_stdio+0x3c>)
 800b78a:	4299      	cmp	r1, r3
 800b78c:	d004      	beq.n	800b798 <cleanup_stdio+0x30>
 800b78e:	4620      	mov	r0, r4
 800b790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b794:	f002 ba3a 	b.w	800dc0c <_fflush_r>
 800b798:	bd10      	pop	{r4, pc}
 800b79a:	bf00      	nop
 800b79c:	20000b74 	.word	0x20000b74
 800b7a0:	20000bdc 	.word	0x20000bdc
 800b7a4:	20000c44 	.word	0x20000c44

0800b7a8 <global_stdio_init.part.0>:
 800b7a8:	b510      	push	{r4, lr}
 800b7aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d8 <global_stdio_init.part.0+0x30>)
 800b7ac:	4c0b      	ldr	r4, [pc, #44]	@ (800b7dc <global_stdio_init.part.0+0x34>)
 800b7ae:	4a0c      	ldr	r2, [pc, #48]	@ (800b7e0 <global_stdio_init.part.0+0x38>)
 800b7b0:	601a      	str	r2, [r3, #0]
 800b7b2:	4620      	mov	r0, r4
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	2104      	movs	r1, #4
 800b7b8:	f7ff ff94 	bl	800b6e4 <std>
 800b7bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	2109      	movs	r1, #9
 800b7c4:	f7ff ff8e 	bl	800b6e4 <std>
 800b7c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b7cc:	2202      	movs	r2, #2
 800b7ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7d2:	2112      	movs	r1, #18
 800b7d4:	f7ff bf86 	b.w	800b6e4 <std>
 800b7d8:	20000cac 	.word	0x20000cac
 800b7dc:	20000b74 	.word	0x20000b74
 800b7e0:	0800b751 	.word	0x0800b751

0800b7e4 <__sfp_lock_acquire>:
 800b7e4:	4801      	ldr	r0, [pc, #4]	@ (800b7ec <__sfp_lock_acquire+0x8>)
 800b7e6:	f000 b934 	b.w	800ba52 <__retarget_lock_acquire_recursive>
 800b7ea:	bf00      	nop
 800b7ec:	20000cb5 	.word	0x20000cb5

0800b7f0 <__sfp_lock_release>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	@ (800b7f8 <__sfp_lock_release+0x8>)
 800b7f2:	f000 b92f 	b.w	800ba54 <__retarget_lock_release_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	20000cb5 	.word	0x20000cb5

0800b7fc <__sinit>:
 800b7fc:	b510      	push	{r4, lr}
 800b7fe:	4604      	mov	r4, r0
 800b800:	f7ff fff0 	bl	800b7e4 <__sfp_lock_acquire>
 800b804:	6a23      	ldr	r3, [r4, #32]
 800b806:	b11b      	cbz	r3, 800b810 <__sinit+0x14>
 800b808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b80c:	f7ff bff0 	b.w	800b7f0 <__sfp_lock_release>
 800b810:	4b04      	ldr	r3, [pc, #16]	@ (800b824 <__sinit+0x28>)
 800b812:	6223      	str	r3, [r4, #32]
 800b814:	4b04      	ldr	r3, [pc, #16]	@ (800b828 <__sinit+0x2c>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1f5      	bne.n	800b808 <__sinit+0xc>
 800b81c:	f7ff ffc4 	bl	800b7a8 <global_stdio_init.part.0>
 800b820:	e7f2      	b.n	800b808 <__sinit+0xc>
 800b822:	bf00      	nop
 800b824:	0800b769 	.word	0x0800b769
 800b828:	20000cac 	.word	0x20000cac

0800b82c <_fwalk_sglue>:
 800b82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b830:	4607      	mov	r7, r0
 800b832:	4688      	mov	r8, r1
 800b834:	4614      	mov	r4, r2
 800b836:	2600      	movs	r6, #0
 800b838:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b83c:	f1b9 0901 	subs.w	r9, r9, #1
 800b840:	d505      	bpl.n	800b84e <_fwalk_sglue+0x22>
 800b842:	6824      	ldr	r4, [r4, #0]
 800b844:	2c00      	cmp	r4, #0
 800b846:	d1f7      	bne.n	800b838 <_fwalk_sglue+0xc>
 800b848:	4630      	mov	r0, r6
 800b84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b84e:	89ab      	ldrh	r3, [r5, #12]
 800b850:	2b01      	cmp	r3, #1
 800b852:	d907      	bls.n	800b864 <_fwalk_sglue+0x38>
 800b854:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b858:	3301      	adds	r3, #1
 800b85a:	d003      	beq.n	800b864 <_fwalk_sglue+0x38>
 800b85c:	4629      	mov	r1, r5
 800b85e:	4638      	mov	r0, r7
 800b860:	47c0      	blx	r8
 800b862:	4306      	orrs	r6, r0
 800b864:	3568      	adds	r5, #104	@ 0x68
 800b866:	e7e9      	b.n	800b83c <_fwalk_sglue+0x10>

0800b868 <siprintf>:
 800b868:	b40e      	push	{r1, r2, r3}
 800b86a:	b510      	push	{r4, lr}
 800b86c:	b09d      	sub	sp, #116	@ 0x74
 800b86e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b870:	9002      	str	r0, [sp, #8]
 800b872:	9006      	str	r0, [sp, #24]
 800b874:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b878:	480a      	ldr	r0, [pc, #40]	@ (800b8a4 <siprintf+0x3c>)
 800b87a:	9107      	str	r1, [sp, #28]
 800b87c:	9104      	str	r1, [sp, #16]
 800b87e:	490a      	ldr	r1, [pc, #40]	@ (800b8a8 <siprintf+0x40>)
 800b880:	f853 2b04 	ldr.w	r2, [r3], #4
 800b884:	9105      	str	r1, [sp, #20]
 800b886:	2400      	movs	r4, #0
 800b888:	a902      	add	r1, sp, #8
 800b88a:	6800      	ldr	r0, [r0, #0]
 800b88c:	9301      	str	r3, [sp, #4]
 800b88e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b890:	f002 f83c 	bl	800d90c <_svfiprintf_r>
 800b894:	9b02      	ldr	r3, [sp, #8]
 800b896:	701c      	strb	r4, [r3, #0]
 800b898:	b01d      	add	sp, #116	@ 0x74
 800b89a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b89e:	b003      	add	sp, #12
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop
 800b8a4:	200001e0 	.word	0x200001e0
 800b8a8:	ffff0208 	.word	0xffff0208

0800b8ac <__sread>:
 800b8ac:	b510      	push	{r4, lr}
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8b4:	f000 f87e 	bl	800b9b4 <_read_r>
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	bfab      	itete	ge
 800b8bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8be:	89a3      	ldrhlt	r3, [r4, #12]
 800b8c0:	181b      	addge	r3, r3, r0
 800b8c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8c6:	bfac      	ite	ge
 800b8c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8ca:	81a3      	strhlt	r3, [r4, #12]
 800b8cc:	bd10      	pop	{r4, pc}

0800b8ce <__swrite>:
 800b8ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8d2:	461f      	mov	r7, r3
 800b8d4:	898b      	ldrh	r3, [r1, #12]
 800b8d6:	05db      	lsls	r3, r3, #23
 800b8d8:	4605      	mov	r5, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	4616      	mov	r6, r2
 800b8de:	d505      	bpl.n	800b8ec <__swrite+0x1e>
 800b8e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8e4:	2302      	movs	r3, #2
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f000 f852 	bl	800b990 <_lseek_r>
 800b8ec:	89a3      	ldrh	r3, [r4, #12]
 800b8ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8f6:	81a3      	strh	r3, [r4, #12]
 800b8f8:	4632      	mov	r2, r6
 800b8fa:	463b      	mov	r3, r7
 800b8fc:	4628      	mov	r0, r5
 800b8fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b902:	f000 b869 	b.w	800b9d8 <_write_r>

0800b906 <__sseek>:
 800b906:	b510      	push	{r4, lr}
 800b908:	460c      	mov	r4, r1
 800b90a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b90e:	f000 f83f 	bl	800b990 <_lseek_r>
 800b912:	1c43      	adds	r3, r0, #1
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	bf15      	itete	ne
 800b918:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b91a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b91e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b922:	81a3      	strheq	r3, [r4, #12]
 800b924:	bf18      	it	ne
 800b926:	81a3      	strhne	r3, [r4, #12]
 800b928:	bd10      	pop	{r4, pc}

0800b92a <__sclose>:
 800b92a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b92e:	f000 b81f 	b.w	800b970 <_close_r>

0800b932 <memset>:
 800b932:	4402      	add	r2, r0
 800b934:	4603      	mov	r3, r0
 800b936:	4293      	cmp	r3, r2
 800b938:	d100      	bne.n	800b93c <memset+0xa>
 800b93a:	4770      	bx	lr
 800b93c:	f803 1b01 	strb.w	r1, [r3], #1
 800b940:	e7f9      	b.n	800b936 <memset+0x4>

0800b942 <strncmp>:
 800b942:	b510      	push	{r4, lr}
 800b944:	b16a      	cbz	r2, 800b962 <strncmp+0x20>
 800b946:	3901      	subs	r1, #1
 800b948:	1884      	adds	r4, r0, r2
 800b94a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b94e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b952:	429a      	cmp	r2, r3
 800b954:	d103      	bne.n	800b95e <strncmp+0x1c>
 800b956:	42a0      	cmp	r0, r4
 800b958:	d001      	beq.n	800b95e <strncmp+0x1c>
 800b95a:	2a00      	cmp	r2, #0
 800b95c:	d1f5      	bne.n	800b94a <strncmp+0x8>
 800b95e:	1ad0      	subs	r0, r2, r3
 800b960:	bd10      	pop	{r4, pc}
 800b962:	4610      	mov	r0, r2
 800b964:	e7fc      	b.n	800b960 <strncmp+0x1e>
	...

0800b968 <_localeconv_r>:
 800b968:	4800      	ldr	r0, [pc, #0]	@ (800b96c <_localeconv_r+0x4>)
 800b96a:	4770      	bx	lr
 800b96c:	20000164 	.word	0x20000164

0800b970 <_close_r>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	4d06      	ldr	r5, [pc, #24]	@ (800b98c <_close_r+0x1c>)
 800b974:	2300      	movs	r3, #0
 800b976:	4604      	mov	r4, r0
 800b978:	4608      	mov	r0, r1
 800b97a:	602b      	str	r3, [r5, #0]
 800b97c:	f7f7 fa6c 	bl	8002e58 <_close>
 800b980:	1c43      	adds	r3, r0, #1
 800b982:	d102      	bne.n	800b98a <_close_r+0x1a>
 800b984:	682b      	ldr	r3, [r5, #0]
 800b986:	b103      	cbz	r3, 800b98a <_close_r+0x1a>
 800b988:	6023      	str	r3, [r4, #0]
 800b98a:	bd38      	pop	{r3, r4, r5, pc}
 800b98c:	20000cb0 	.word	0x20000cb0

0800b990 <_lseek_r>:
 800b990:	b538      	push	{r3, r4, r5, lr}
 800b992:	4d07      	ldr	r5, [pc, #28]	@ (800b9b0 <_lseek_r+0x20>)
 800b994:	4604      	mov	r4, r0
 800b996:	4608      	mov	r0, r1
 800b998:	4611      	mov	r1, r2
 800b99a:	2200      	movs	r2, #0
 800b99c:	602a      	str	r2, [r5, #0]
 800b99e:	461a      	mov	r2, r3
 800b9a0:	f7f7 fa81 	bl	8002ea6 <_lseek>
 800b9a4:	1c43      	adds	r3, r0, #1
 800b9a6:	d102      	bne.n	800b9ae <_lseek_r+0x1e>
 800b9a8:	682b      	ldr	r3, [r5, #0]
 800b9aa:	b103      	cbz	r3, 800b9ae <_lseek_r+0x1e>
 800b9ac:	6023      	str	r3, [r4, #0]
 800b9ae:	bd38      	pop	{r3, r4, r5, pc}
 800b9b0:	20000cb0 	.word	0x20000cb0

0800b9b4 <_read_r>:
 800b9b4:	b538      	push	{r3, r4, r5, lr}
 800b9b6:	4d07      	ldr	r5, [pc, #28]	@ (800b9d4 <_read_r+0x20>)
 800b9b8:	4604      	mov	r4, r0
 800b9ba:	4608      	mov	r0, r1
 800b9bc:	4611      	mov	r1, r2
 800b9be:	2200      	movs	r2, #0
 800b9c0:	602a      	str	r2, [r5, #0]
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	f7f7 fa0f 	bl	8002de6 <_read>
 800b9c8:	1c43      	adds	r3, r0, #1
 800b9ca:	d102      	bne.n	800b9d2 <_read_r+0x1e>
 800b9cc:	682b      	ldr	r3, [r5, #0]
 800b9ce:	b103      	cbz	r3, 800b9d2 <_read_r+0x1e>
 800b9d0:	6023      	str	r3, [r4, #0]
 800b9d2:	bd38      	pop	{r3, r4, r5, pc}
 800b9d4:	20000cb0 	.word	0x20000cb0

0800b9d8 <_write_r>:
 800b9d8:	b538      	push	{r3, r4, r5, lr}
 800b9da:	4d07      	ldr	r5, [pc, #28]	@ (800b9f8 <_write_r+0x20>)
 800b9dc:	4604      	mov	r4, r0
 800b9de:	4608      	mov	r0, r1
 800b9e0:	4611      	mov	r1, r2
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	602a      	str	r2, [r5, #0]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	f7f7 fa1a 	bl	8002e20 <_write>
 800b9ec:	1c43      	adds	r3, r0, #1
 800b9ee:	d102      	bne.n	800b9f6 <_write_r+0x1e>
 800b9f0:	682b      	ldr	r3, [r5, #0]
 800b9f2:	b103      	cbz	r3, 800b9f6 <_write_r+0x1e>
 800b9f4:	6023      	str	r3, [r4, #0]
 800b9f6:	bd38      	pop	{r3, r4, r5, pc}
 800b9f8:	20000cb0 	.word	0x20000cb0

0800b9fc <__errno>:
 800b9fc:	4b01      	ldr	r3, [pc, #4]	@ (800ba04 <__errno+0x8>)
 800b9fe:	6818      	ldr	r0, [r3, #0]
 800ba00:	4770      	bx	lr
 800ba02:	bf00      	nop
 800ba04:	200001e0 	.word	0x200001e0

0800ba08 <__libc_init_array>:
 800ba08:	b570      	push	{r4, r5, r6, lr}
 800ba0a:	4d0d      	ldr	r5, [pc, #52]	@ (800ba40 <__libc_init_array+0x38>)
 800ba0c:	4c0d      	ldr	r4, [pc, #52]	@ (800ba44 <__libc_init_array+0x3c>)
 800ba0e:	1b64      	subs	r4, r4, r5
 800ba10:	10a4      	asrs	r4, r4, #2
 800ba12:	2600      	movs	r6, #0
 800ba14:	42a6      	cmp	r6, r4
 800ba16:	d109      	bne.n	800ba2c <__libc_init_array+0x24>
 800ba18:	4d0b      	ldr	r5, [pc, #44]	@ (800ba48 <__libc_init_array+0x40>)
 800ba1a:	4c0c      	ldr	r4, [pc, #48]	@ (800ba4c <__libc_init_array+0x44>)
 800ba1c:	f002 fc66 	bl	800e2ec <_init>
 800ba20:	1b64      	subs	r4, r4, r5
 800ba22:	10a4      	asrs	r4, r4, #2
 800ba24:	2600      	movs	r6, #0
 800ba26:	42a6      	cmp	r6, r4
 800ba28:	d105      	bne.n	800ba36 <__libc_init_array+0x2e>
 800ba2a:	bd70      	pop	{r4, r5, r6, pc}
 800ba2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba30:	4798      	blx	r3
 800ba32:	3601      	adds	r6, #1
 800ba34:	e7ee      	b.n	800ba14 <__libc_init_array+0xc>
 800ba36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba3a:	4798      	blx	r3
 800ba3c:	3601      	adds	r6, #1
 800ba3e:	e7f2      	b.n	800ba26 <__libc_init_array+0x1e>
 800ba40:	0800e7e4 	.word	0x0800e7e4
 800ba44:	0800e7e4 	.word	0x0800e7e4
 800ba48:	0800e7e4 	.word	0x0800e7e4
 800ba4c:	0800e7e8 	.word	0x0800e7e8

0800ba50 <__retarget_lock_init_recursive>:
 800ba50:	4770      	bx	lr

0800ba52 <__retarget_lock_acquire_recursive>:
 800ba52:	4770      	bx	lr

0800ba54 <__retarget_lock_release_recursive>:
 800ba54:	4770      	bx	lr

0800ba56 <memcpy>:
 800ba56:	440a      	add	r2, r1
 800ba58:	4291      	cmp	r1, r2
 800ba5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba5e:	d100      	bne.n	800ba62 <memcpy+0xc>
 800ba60:	4770      	bx	lr
 800ba62:	b510      	push	{r4, lr}
 800ba64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba6c:	4291      	cmp	r1, r2
 800ba6e:	d1f9      	bne.n	800ba64 <memcpy+0xe>
 800ba70:	bd10      	pop	{r4, pc}
 800ba72:	0000      	movs	r0, r0
 800ba74:	0000      	movs	r0, r0
	...

0800ba78 <nan>:
 800ba78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ba80 <nan+0x8>
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	00000000 	.word	0x00000000
 800ba84:	7ff80000 	.word	0x7ff80000

0800ba88 <quorem>:
 800ba88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba8c:	6903      	ldr	r3, [r0, #16]
 800ba8e:	690c      	ldr	r4, [r1, #16]
 800ba90:	42a3      	cmp	r3, r4
 800ba92:	4607      	mov	r7, r0
 800ba94:	db7e      	blt.n	800bb94 <quorem+0x10c>
 800ba96:	3c01      	subs	r4, #1
 800ba98:	f101 0814 	add.w	r8, r1, #20
 800ba9c:	00a3      	lsls	r3, r4, #2
 800ba9e:	f100 0514 	add.w	r5, r0, #20
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800baa8:	9301      	str	r3, [sp, #4]
 800baaa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800baae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bab2:	3301      	adds	r3, #1
 800bab4:	429a      	cmp	r2, r3
 800bab6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800baba:	fbb2 f6f3 	udiv	r6, r2, r3
 800babe:	d32e      	bcc.n	800bb1e <quorem+0x96>
 800bac0:	f04f 0a00 	mov.w	sl, #0
 800bac4:	46c4      	mov	ip, r8
 800bac6:	46ae      	mov	lr, r5
 800bac8:	46d3      	mov	fp, sl
 800baca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bace:	b298      	uxth	r0, r3
 800bad0:	fb06 a000 	mla	r0, r6, r0, sl
 800bad4:	0c02      	lsrs	r2, r0, #16
 800bad6:	0c1b      	lsrs	r3, r3, #16
 800bad8:	fb06 2303 	mla	r3, r6, r3, r2
 800badc:	f8de 2000 	ldr.w	r2, [lr]
 800bae0:	b280      	uxth	r0, r0
 800bae2:	b292      	uxth	r2, r2
 800bae4:	1a12      	subs	r2, r2, r0
 800bae6:	445a      	add	r2, fp
 800bae8:	f8de 0000 	ldr.w	r0, [lr]
 800baec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800baf6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bafa:	b292      	uxth	r2, r2
 800bafc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bb00:	45e1      	cmp	r9, ip
 800bb02:	f84e 2b04 	str.w	r2, [lr], #4
 800bb06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bb0a:	d2de      	bcs.n	800baca <quorem+0x42>
 800bb0c:	9b00      	ldr	r3, [sp, #0]
 800bb0e:	58eb      	ldr	r3, [r5, r3]
 800bb10:	b92b      	cbnz	r3, 800bb1e <quorem+0x96>
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	3b04      	subs	r3, #4
 800bb16:	429d      	cmp	r5, r3
 800bb18:	461a      	mov	r2, r3
 800bb1a:	d32f      	bcc.n	800bb7c <quorem+0xf4>
 800bb1c:	613c      	str	r4, [r7, #16]
 800bb1e:	4638      	mov	r0, r7
 800bb20:	f001 fca0 	bl	800d464 <__mcmp>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	db25      	blt.n	800bb74 <quorem+0xec>
 800bb28:	4629      	mov	r1, r5
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	f858 2b04 	ldr.w	r2, [r8], #4
 800bb30:	f8d1 c000 	ldr.w	ip, [r1]
 800bb34:	fa1f fe82 	uxth.w	lr, r2
 800bb38:	fa1f f38c 	uxth.w	r3, ip
 800bb3c:	eba3 030e 	sub.w	r3, r3, lr
 800bb40:	4403      	add	r3, r0
 800bb42:	0c12      	lsrs	r2, r2, #16
 800bb44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bb48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb52:	45c1      	cmp	r9, r8
 800bb54:	f841 3b04 	str.w	r3, [r1], #4
 800bb58:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb5c:	d2e6      	bcs.n	800bb2c <quorem+0xa4>
 800bb5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb66:	b922      	cbnz	r2, 800bb72 <quorem+0xea>
 800bb68:	3b04      	subs	r3, #4
 800bb6a:	429d      	cmp	r5, r3
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	d30b      	bcc.n	800bb88 <quorem+0x100>
 800bb70:	613c      	str	r4, [r7, #16]
 800bb72:	3601      	adds	r6, #1
 800bb74:	4630      	mov	r0, r6
 800bb76:	b003      	add	sp, #12
 800bb78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb7c:	6812      	ldr	r2, [r2, #0]
 800bb7e:	3b04      	subs	r3, #4
 800bb80:	2a00      	cmp	r2, #0
 800bb82:	d1cb      	bne.n	800bb1c <quorem+0x94>
 800bb84:	3c01      	subs	r4, #1
 800bb86:	e7c6      	b.n	800bb16 <quorem+0x8e>
 800bb88:	6812      	ldr	r2, [r2, #0]
 800bb8a:	3b04      	subs	r3, #4
 800bb8c:	2a00      	cmp	r2, #0
 800bb8e:	d1ef      	bne.n	800bb70 <quorem+0xe8>
 800bb90:	3c01      	subs	r4, #1
 800bb92:	e7ea      	b.n	800bb6a <quorem+0xe2>
 800bb94:	2000      	movs	r0, #0
 800bb96:	e7ee      	b.n	800bb76 <quorem+0xee>

0800bb98 <_dtoa_r>:
 800bb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9c:	ed2d 8b02 	vpush	{d8}
 800bba0:	69c7      	ldr	r7, [r0, #28]
 800bba2:	b091      	sub	sp, #68	@ 0x44
 800bba4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bba8:	ec55 4b10 	vmov	r4, r5, d0
 800bbac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800bbae:	9107      	str	r1, [sp, #28]
 800bbb0:	4681      	mov	r9, r0
 800bbb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbb4:	930d      	str	r3, [sp, #52]	@ 0x34
 800bbb6:	b97f      	cbnz	r7, 800bbd8 <_dtoa_r+0x40>
 800bbb8:	2010      	movs	r0, #16
 800bbba:	f001 f8cf 	bl	800cd5c <malloc>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	f8c9 001c 	str.w	r0, [r9, #28]
 800bbc4:	b920      	cbnz	r0, 800bbd0 <_dtoa_r+0x38>
 800bbc6:	4ba0      	ldr	r3, [pc, #640]	@ (800be48 <_dtoa_r+0x2b0>)
 800bbc8:	21ef      	movs	r1, #239	@ 0xef
 800bbca:	48a0      	ldr	r0, [pc, #640]	@ (800be4c <_dtoa_r+0x2b4>)
 800bbcc:	f002 f870 	bl	800dcb0 <__assert_func>
 800bbd0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bbd4:	6007      	str	r7, [r0, #0]
 800bbd6:	60c7      	str	r7, [r0, #12]
 800bbd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bbdc:	6819      	ldr	r1, [r3, #0]
 800bbde:	b159      	cbz	r1, 800bbf8 <_dtoa_r+0x60>
 800bbe0:	685a      	ldr	r2, [r3, #4]
 800bbe2:	604a      	str	r2, [r1, #4]
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	4093      	lsls	r3, r2
 800bbe8:	608b      	str	r3, [r1, #8]
 800bbea:	4648      	mov	r0, r9
 800bbec:	f001 f9be 	bl	800cf6c <_Bfree>
 800bbf0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	601a      	str	r2, [r3, #0]
 800bbf8:	1e2b      	subs	r3, r5, #0
 800bbfa:	bfbb      	ittet	lt
 800bbfc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bc00:	9303      	strlt	r3, [sp, #12]
 800bc02:	2300      	movge	r3, #0
 800bc04:	2201      	movlt	r2, #1
 800bc06:	bfac      	ite	ge
 800bc08:	6033      	strge	r3, [r6, #0]
 800bc0a:	6032      	strlt	r2, [r6, #0]
 800bc0c:	4b90      	ldr	r3, [pc, #576]	@ (800be50 <_dtoa_r+0x2b8>)
 800bc0e:	9e03      	ldr	r6, [sp, #12]
 800bc10:	43b3      	bics	r3, r6
 800bc12:	d110      	bne.n	800bc36 <_dtoa_r+0x9e>
 800bc14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc16:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bc1a:	6013      	str	r3, [r2, #0]
 800bc1c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800bc20:	4323      	orrs	r3, r4
 800bc22:	f000 84e6 	beq.w	800c5f2 <_dtoa_r+0xa5a>
 800bc26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bc28:	4f8a      	ldr	r7, [pc, #552]	@ (800be54 <_dtoa_r+0x2bc>)
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	f000 84e8 	beq.w	800c600 <_dtoa_r+0xa68>
 800bc30:	1cfb      	adds	r3, r7, #3
 800bc32:	f000 bce3 	b.w	800c5fc <_dtoa_r+0xa64>
 800bc36:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bc3a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bc3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc42:	d10a      	bne.n	800bc5a <_dtoa_r+0xc2>
 800bc44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc46:	2301      	movs	r3, #1
 800bc48:	6013      	str	r3, [r2, #0]
 800bc4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bc4c:	b113      	cbz	r3, 800bc54 <_dtoa_r+0xbc>
 800bc4e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bc50:	4b81      	ldr	r3, [pc, #516]	@ (800be58 <_dtoa_r+0x2c0>)
 800bc52:	6013      	str	r3, [r2, #0]
 800bc54:	4f81      	ldr	r7, [pc, #516]	@ (800be5c <_dtoa_r+0x2c4>)
 800bc56:	f000 bcd3 	b.w	800c600 <_dtoa_r+0xa68>
 800bc5a:	aa0e      	add	r2, sp, #56	@ 0x38
 800bc5c:	a90f      	add	r1, sp, #60	@ 0x3c
 800bc5e:	4648      	mov	r0, r9
 800bc60:	eeb0 0b48 	vmov.f64	d0, d8
 800bc64:	f001 fd1e 	bl	800d6a4 <__d2b>
 800bc68:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800bc6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc6e:	9001      	str	r0, [sp, #4]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d045      	beq.n	800bd00 <_dtoa_r+0x168>
 800bc74:	eeb0 7b48 	vmov.f64	d7, d8
 800bc78:	ee18 1a90 	vmov	r1, s17
 800bc7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bc80:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800bc84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bc88:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800bc8c:	2500      	movs	r5, #0
 800bc8e:	ee07 1a90 	vmov	s15, r1
 800bc92:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800bc96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800be30 <_dtoa_r+0x298>
 800bc9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800bc9e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800be38 <_dtoa_r+0x2a0>
 800bca2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bca6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800be40 <_dtoa_r+0x2a8>
 800bcaa:	ee07 3a90 	vmov	s15, r3
 800bcae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800bcb2:	eeb0 7b46 	vmov.f64	d7, d6
 800bcb6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800bcba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800bcbe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800bcc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcc6:	ee16 8a90 	vmov	r8, s13
 800bcca:	d508      	bpl.n	800bcde <_dtoa_r+0x146>
 800bccc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800bcd0:	eeb4 6b47 	vcmp.f64	d6, d7
 800bcd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd8:	bf18      	it	ne
 800bcda:	f108 38ff 	addne.w	r8, r8, #4294967295
 800bcde:	f1b8 0f16 	cmp.w	r8, #22
 800bce2:	d82b      	bhi.n	800bd3c <_dtoa_r+0x1a4>
 800bce4:	495e      	ldr	r1, [pc, #376]	@ (800be60 <_dtoa_r+0x2c8>)
 800bce6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800bcea:	ed91 7b00 	vldr	d7, [r1]
 800bcee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800bcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcf6:	d501      	bpl.n	800bcfc <_dtoa_r+0x164>
 800bcf8:	f108 38ff 	add.w	r8, r8, #4294967295
 800bcfc:	2100      	movs	r1, #0
 800bcfe:	e01e      	b.n	800bd3e <_dtoa_r+0x1a6>
 800bd00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd02:	4413      	add	r3, r2
 800bd04:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800bd08:	2920      	cmp	r1, #32
 800bd0a:	bfc1      	itttt	gt
 800bd0c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800bd10:	408e      	lslgt	r6, r1
 800bd12:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800bd16:	fa24 f101 	lsrgt.w	r1, r4, r1
 800bd1a:	bfd6      	itet	le
 800bd1c:	f1c1 0120 	rsble	r1, r1, #32
 800bd20:	4331      	orrgt	r1, r6
 800bd22:	fa04 f101 	lslle.w	r1, r4, r1
 800bd26:	ee07 1a90 	vmov	s15, r1
 800bd2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800bd2e:	3b01      	subs	r3, #1
 800bd30:	ee17 1a90 	vmov	r1, s15
 800bd34:	2501      	movs	r5, #1
 800bd36:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800bd3a:	e7a8      	b.n	800bc8e <_dtoa_r+0xf6>
 800bd3c:	2101      	movs	r1, #1
 800bd3e:	1ad2      	subs	r2, r2, r3
 800bd40:	1e53      	subs	r3, r2, #1
 800bd42:	9306      	str	r3, [sp, #24]
 800bd44:	bf45      	ittet	mi
 800bd46:	f1c2 0301 	rsbmi	r3, r2, #1
 800bd4a:	9304      	strmi	r3, [sp, #16]
 800bd4c:	2300      	movpl	r3, #0
 800bd4e:	2300      	movmi	r3, #0
 800bd50:	bf4c      	ite	mi
 800bd52:	9306      	strmi	r3, [sp, #24]
 800bd54:	9304      	strpl	r3, [sp, #16]
 800bd56:	f1b8 0f00 	cmp.w	r8, #0
 800bd5a:	910c      	str	r1, [sp, #48]	@ 0x30
 800bd5c:	db18      	blt.n	800bd90 <_dtoa_r+0x1f8>
 800bd5e:	9b06      	ldr	r3, [sp, #24]
 800bd60:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800bd64:	4443      	add	r3, r8
 800bd66:	9306      	str	r3, [sp, #24]
 800bd68:	2300      	movs	r3, #0
 800bd6a:	9a07      	ldr	r2, [sp, #28]
 800bd6c:	2a09      	cmp	r2, #9
 800bd6e:	d845      	bhi.n	800bdfc <_dtoa_r+0x264>
 800bd70:	2a05      	cmp	r2, #5
 800bd72:	bfc4      	itt	gt
 800bd74:	3a04      	subgt	r2, #4
 800bd76:	9207      	strgt	r2, [sp, #28]
 800bd78:	9a07      	ldr	r2, [sp, #28]
 800bd7a:	f1a2 0202 	sub.w	r2, r2, #2
 800bd7e:	bfcc      	ite	gt
 800bd80:	2400      	movgt	r4, #0
 800bd82:	2401      	movle	r4, #1
 800bd84:	2a03      	cmp	r2, #3
 800bd86:	d844      	bhi.n	800be12 <_dtoa_r+0x27a>
 800bd88:	e8df f002 	tbb	[pc, r2]
 800bd8c:	0b173634 	.word	0x0b173634
 800bd90:	9b04      	ldr	r3, [sp, #16]
 800bd92:	2200      	movs	r2, #0
 800bd94:	eba3 0308 	sub.w	r3, r3, r8
 800bd98:	9304      	str	r3, [sp, #16]
 800bd9a:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd9c:	f1c8 0300 	rsb	r3, r8, #0
 800bda0:	e7e3      	b.n	800bd6a <_dtoa_r+0x1d2>
 800bda2:	2201      	movs	r2, #1
 800bda4:	9208      	str	r2, [sp, #32]
 800bda6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bda8:	eb08 0b02 	add.w	fp, r8, r2
 800bdac:	f10b 0a01 	add.w	sl, fp, #1
 800bdb0:	4652      	mov	r2, sl
 800bdb2:	2a01      	cmp	r2, #1
 800bdb4:	bfb8      	it	lt
 800bdb6:	2201      	movlt	r2, #1
 800bdb8:	e006      	b.n	800bdc8 <_dtoa_r+0x230>
 800bdba:	2201      	movs	r2, #1
 800bdbc:	9208      	str	r2, [sp, #32]
 800bdbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdc0:	2a00      	cmp	r2, #0
 800bdc2:	dd29      	ble.n	800be18 <_dtoa_r+0x280>
 800bdc4:	4693      	mov	fp, r2
 800bdc6:	4692      	mov	sl, r2
 800bdc8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800bdcc:	2100      	movs	r1, #0
 800bdce:	2004      	movs	r0, #4
 800bdd0:	f100 0614 	add.w	r6, r0, #20
 800bdd4:	4296      	cmp	r6, r2
 800bdd6:	d926      	bls.n	800be26 <_dtoa_r+0x28e>
 800bdd8:	6079      	str	r1, [r7, #4]
 800bdda:	4648      	mov	r0, r9
 800bddc:	9305      	str	r3, [sp, #20]
 800bdde:	f001 f885 	bl	800ceec <_Balloc>
 800bde2:	9b05      	ldr	r3, [sp, #20]
 800bde4:	4607      	mov	r7, r0
 800bde6:	2800      	cmp	r0, #0
 800bde8:	d13e      	bne.n	800be68 <_dtoa_r+0x2d0>
 800bdea:	4b1e      	ldr	r3, [pc, #120]	@ (800be64 <_dtoa_r+0x2cc>)
 800bdec:	4602      	mov	r2, r0
 800bdee:	f240 11af 	movw	r1, #431	@ 0x1af
 800bdf2:	e6ea      	b.n	800bbca <_dtoa_r+0x32>
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	e7e1      	b.n	800bdbc <_dtoa_r+0x224>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	e7d3      	b.n	800bda4 <_dtoa_r+0x20c>
 800bdfc:	2401      	movs	r4, #1
 800bdfe:	2200      	movs	r2, #0
 800be00:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800be04:	f04f 3bff 	mov.w	fp, #4294967295
 800be08:	2100      	movs	r1, #0
 800be0a:	46da      	mov	sl, fp
 800be0c:	2212      	movs	r2, #18
 800be0e:	9109      	str	r1, [sp, #36]	@ 0x24
 800be10:	e7da      	b.n	800bdc8 <_dtoa_r+0x230>
 800be12:	2201      	movs	r2, #1
 800be14:	9208      	str	r2, [sp, #32]
 800be16:	e7f5      	b.n	800be04 <_dtoa_r+0x26c>
 800be18:	f04f 0b01 	mov.w	fp, #1
 800be1c:	46da      	mov	sl, fp
 800be1e:	465a      	mov	r2, fp
 800be20:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800be24:	e7d0      	b.n	800bdc8 <_dtoa_r+0x230>
 800be26:	3101      	adds	r1, #1
 800be28:	0040      	lsls	r0, r0, #1
 800be2a:	e7d1      	b.n	800bdd0 <_dtoa_r+0x238>
 800be2c:	f3af 8000 	nop.w
 800be30:	636f4361 	.word	0x636f4361
 800be34:	3fd287a7 	.word	0x3fd287a7
 800be38:	8b60c8b3 	.word	0x8b60c8b3
 800be3c:	3fc68a28 	.word	0x3fc68a28
 800be40:	509f79fb 	.word	0x509f79fb
 800be44:	3fd34413 	.word	0x3fd34413
 800be48:	0800e3fb 	.word	0x0800e3fb
 800be4c:	0800e412 	.word	0x0800e412
 800be50:	7ff00000 	.word	0x7ff00000
 800be54:	0800e3f7 	.word	0x0800e3f7
 800be58:	0800e3c3 	.word	0x0800e3c3
 800be5c:	0800e3c2 	.word	0x0800e3c2
 800be60:	0800e610 	.word	0x0800e610
 800be64:	0800e46a 	.word	0x0800e46a
 800be68:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800be6c:	f1ba 0f0e 	cmp.w	sl, #14
 800be70:	6010      	str	r0, [r2, #0]
 800be72:	d86e      	bhi.n	800bf52 <_dtoa_r+0x3ba>
 800be74:	2c00      	cmp	r4, #0
 800be76:	d06c      	beq.n	800bf52 <_dtoa_r+0x3ba>
 800be78:	f1b8 0f00 	cmp.w	r8, #0
 800be7c:	f340 80b4 	ble.w	800bfe8 <_dtoa_r+0x450>
 800be80:	4ac8      	ldr	r2, [pc, #800]	@ (800c1a4 <_dtoa_r+0x60c>)
 800be82:	f008 010f 	and.w	r1, r8, #15
 800be86:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800be8a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800be8e:	ed92 7b00 	vldr	d7, [r2]
 800be92:	ea4f 1128 	mov.w	r1, r8, asr #4
 800be96:	f000 809b 	beq.w	800bfd0 <_dtoa_r+0x438>
 800be9a:	4ac3      	ldr	r2, [pc, #780]	@ (800c1a8 <_dtoa_r+0x610>)
 800be9c:	ed92 6b08 	vldr	d6, [r2, #32]
 800bea0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800bea4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800bea8:	f001 010f 	and.w	r1, r1, #15
 800beac:	2203      	movs	r2, #3
 800beae:	48be      	ldr	r0, [pc, #760]	@ (800c1a8 <_dtoa_r+0x610>)
 800beb0:	2900      	cmp	r1, #0
 800beb2:	f040 808f 	bne.w	800bfd4 <_dtoa_r+0x43c>
 800beb6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800beba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800bebe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bec2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bec4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bec8:	2900      	cmp	r1, #0
 800beca:	f000 80b3 	beq.w	800c034 <_dtoa_r+0x49c>
 800bece:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800bed2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beda:	f140 80ab 	bpl.w	800c034 <_dtoa_r+0x49c>
 800bede:	f1ba 0f00 	cmp.w	sl, #0
 800bee2:	f000 80a7 	beq.w	800c034 <_dtoa_r+0x49c>
 800bee6:	f1bb 0f00 	cmp.w	fp, #0
 800beea:	dd30      	ble.n	800bf4e <_dtoa_r+0x3b6>
 800beec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800bef0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bef4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bef8:	f108 31ff 	add.w	r1, r8, #4294967295
 800befc:	9105      	str	r1, [sp, #20]
 800befe:	3201      	adds	r2, #1
 800bf00:	465c      	mov	r4, fp
 800bf02:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bf06:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800bf0a:	ee07 2a90 	vmov	s15, r2
 800bf0e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bf12:	eea7 5b06 	vfma.f64	d5, d7, d6
 800bf16:	ee15 2a90 	vmov	r2, s11
 800bf1a:	ec51 0b15 	vmov	r0, r1, d5
 800bf1e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800bf22:	2c00      	cmp	r4, #0
 800bf24:	f040 808a 	bne.w	800c03c <_dtoa_r+0x4a4>
 800bf28:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800bf2c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800bf30:	ec41 0b17 	vmov	d7, r0, r1
 800bf34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf3c:	f300 826a 	bgt.w	800c414 <_dtoa_r+0x87c>
 800bf40:	eeb1 7b47 	vneg.f64	d7, d7
 800bf44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf4c:	d423      	bmi.n	800bf96 <_dtoa_r+0x3fe>
 800bf4e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bf52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bf54:	2a00      	cmp	r2, #0
 800bf56:	f2c0 8129 	blt.w	800c1ac <_dtoa_r+0x614>
 800bf5a:	f1b8 0f0e 	cmp.w	r8, #14
 800bf5e:	f300 8125 	bgt.w	800c1ac <_dtoa_r+0x614>
 800bf62:	4b90      	ldr	r3, [pc, #576]	@ (800c1a4 <_dtoa_r+0x60c>)
 800bf64:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bf68:	ed93 6b00 	vldr	d6, [r3]
 800bf6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	f280 80c8 	bge.w	800c104 <_dtoa_r+0x56c>
 800bf74:	f1ba 0f00 	cmp.w	sl, #0
 800bf78:	f300 80c4 	bgt.w	800c104 <_dtoa_r+0x56c>
 800bf7c:	d10b      	bne.n	800bf96 <_dtoa_r+0x3fe>
 800bf7e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800bf82:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bf86:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf8a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf92:	f2c0 823c 	blt.w	800c40e <_dtoa_r+0x876>
 800bf96:	2400      	movs	r4, #0
 800bf98:	4625      	mov	r5, r4
 800bf9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf9c:	43db      	mvns	r3, r3
 800bf9e:	9305      	str	r3, [sp, #20]
 800bfa0:	463e      	mov	r6, r7
 800bfa2:	f04f 0800 	mov.w	r8, #0
 800bfa6:	4621      	mov	r1, r4
 800bfa8:	4648      	mov	r0, r9
 800bfaa:	f000 ffdf 	bl	800cf6c <_Bfree>
 800bfae:	2d00      	cmp	r5, #0
 800bfb0:	f000 80a2 	beq.w	800c0f8 <_dtoa_r+0x560>
 800bfb4:	f1b8 0f00 	cmp.w	r8, #0
 800bfb8:	d005      	beq.n	800bfc6 <_dtoa_r+0x42e>
 800bfba:	45a8      	cmp	r8, r5
 800bfbc:	d003      	beq.n	800bfc6 <_dtoa_r+0x42e>
 800bfbe:	4641      	mov	r1, r8
 800bfc0:	4648      	mov	r0, r9
 800bfc2:	f000 ffd3 	bl	800cf6c <_Bfree>
 800bfc6:	4629      	mov	r1, r5
 800bfc8:	4648      	mov	r0, r9
 800bfca:	f000 ffcf 	bl	800cf6c <_Bfree>
 800bfce:	e093      	b.n	800c0f8 <_dtoa_r+0x560>
 800bfd0:	2202      	movs	r2, #2
 800bfd2:	e76c      	b.n	800beae <_dtoa_r+0x316>
 800bfd4:	07cc      	lsls	r4, r1, #31
 800bfd6:	d504      	bpl.n	800bfe2 <_dtoa_r+0x44a>
 800bfd8:	ed90 6b00 	vldr	d6, [r0]
 800bfdc:	3201      	adds	r2, #1
 800bfde:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bfe2:	1049      	asrs	r1, r1, #1
 800bfe4:	3008      	adds	r0, #8
 800bfe6:	e763      	b.n	800beb0 <_dtoa_r+0x318>
 800bfe8:	d022      	beq.n	800c030 <_dtoa_r+0x498>
 800bfea:	f1c8 0100 	rsb	r1, r8, #0
 800bfee:	4a6d      	ldr	r2, [pc, #436]	@ (800c1a4 <_dtoa_r+0x60c>)
 800bff0:	f001 000f 	and.w	r0, r1, #15
 800bff4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800bff8:	ed92 7b00 	vldr	d7, [r2]
 800bffc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c000:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c004:	4868      	ldr	r0, [pc, #416]	@ (800c1a8 <_dtoa_r+0x610>)
 800c006:	1109      	asrs	r1, r1, #4
 800c008:	2400      	movs	r4, #0
 800c00a:	2202      	movs	r2, #2
 800c00c:	b929      	cbnz	r1, 800c01a <_dtoa_r+0x482>
 800c00e:	2c00      	cmp	r4, #0
 800c010:	f43f af57 	beq.w	800bec2 <_dtoa_r+0x32a>
 800c014:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c018:	e753      	b.n	800bec2 <_dtoa_r+0x32a>
 800c01a:	07ce      	lsls	r6, r1, #31
 800c01c:	d505      	bpl.n	800c02a <_dtoa_r+0x492>
 800c01e:	ed90 6b00 	vldr	d6, [r0]
 800c022:	3201      	adds	r2, #1
 800c024:	2401      	movs	r4, #1
 800c026:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c02a:	1049      	asrs	r1, r1, #1
 800c02c:	3008      	adds	r0, #8
 800c02e:	e7ed      	b.n	800c00c <_dtoa_r+0x474>
 800c030:	2202      	movs	r2, #2
 800c032:	e746      	b.n	800bec2 <_dtoa_r+0x32a>
 800c034:	f8cd 8014 	str.w	r8, [sp, #20]
 800c038:	4654      	mov	r4, sl
 800c03a:	e762      	b.n	800bf02 <_dtoa_r+0x36a>
 800c03c:	4a59      	ldr	r2, [pc, #356]	@ (800c1a4 <_dtoa_r+0x60c>)
 800c03e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c042:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c046:	9a08      	ldr	r2, [sp, #32]
 800c048:	ec41 0b17 	vmov	d7, r0, r1
 800c04c:	443c      	add	r4, r7
 800c04e:	b34a      	cbz	r2, 800c0a4 <_dtoa_r+0x50c>
 800c050:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c054:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c058:	463e      	mov	r6, r7
 800c05a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c05e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c062:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c066:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c06a:	ee14 2a90 	vmov	r2, s9
 800c06e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c072:	3230      	adds	r2, #48	@ 0x30
 800c074:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c078:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c080:	f806 2b01 	strb.w	r2, [r6], #1
 800c084:	d438      	bmi.n	800c0f8 <_dtoa_r+0x560>
 800c086:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c08a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c08e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c092:	d46e      	bmi.n	800c172 <_dtoa_r+0x5da>
 800c094:	42a6      	cmp	r6, r4
 800c096:	f43f af5a 	beq.w	800bf4e <_dtoa_r+0x3b6>
 800c09a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c09e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c0a2:	e7e0      	b.n	800c066 <_dtoa_r+0x4ce>
 800c0a4:	4621      	mov	r1, r4
 800c0a6:	463e      	mov	r6, r7
 800c0a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c0ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c0b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c0b4:	ee14 2a90 	vmov	r2, s9
 800c0b8:	3230      	adds	r2, #48	@ 0x30
 800c0ba:	f806 2b01 	strb.w	r2, [r6], #1
 800c0be:	42a6      	cmp	r6, r4
 800c0c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c0c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c0c8:	d119      	bne.n	800c0fe <_dtoa_r+0x566>
 800c0ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c0ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c0d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0da:	dc4a      	bgt.n	800c172 <_dtoa_r+0x5da>
 800c0dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c0e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0e8:	f57f af31 	bpl.w	800bf4e <_dtoa_r+0x3b6>
 800c0ec:	460e      	mov	r6, r1
 800c0ee:	3901      	subs	r1, #1
 800c0f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c0f4:	2b30      	cmp	r3, #48	@ 0x30
 800c0f6:	d0f9      	beq.n	800c0ec <_dtoa_r+0x554>
 800c0f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c0fc:	e027      	b.n	800c14e <_dtoa_r+0x5b6>
 800c0fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c102:	e7d5      	b.n	800c0b0 <_dtoa_r+0x518>
 800c104:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c108:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c10c:	463e      	mov	r6, r7
 800c10e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c112:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c116:	ee15 3a10 	vmov	r3, s10
 800c11a:	3330      	adds	r3, #48	@ 0x30
 800c11c:	f806 3b01 	strb.w	r3, [r6], #1
 800c120:	1bf3      	subs	r3, r6, r7
 800c122:	459a      	cmp	sl, r3
 800c124:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c128:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c12c:	d132      	bne.n	800c194 <_dtoa_r+0x5fc>
 800c12e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c132:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c13a:	dc18      	bgt.n	800c16e <_dtoa_r+0x5d6>
 800c13c:	eeb4 7b46 	vcmp.f64	d7, d6
 800c140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c144:	d103      	bne.n	800c14e <_dtoa_r+0x5b6>
 800c146:	ee15 3a10 	vmov	r3, s10
 800c14a:	07db      	lsls	r3, r3, #31
 800c14c:	d40f      	bmi.n	800c16e <_dtoa_r+0x5d6>
 800c14e:	9901      	ldr	r1, [sp, #4]
 800c150:	4648      	mov	r0, r9
 800c152:	f000 ff0b 	bl	800cf6c <_Bfree>
 800c156:	2300      	movs	r3, #0
 800c158:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c15a:	7033      	strb	r3, [r6, #0]
 800c15c:	f108 0301 	add.w	r3, r8, #1
 800c160:	6013      	str	r3, [r2, #0]
 800c162:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c164:	2b00      	cmp	r3, #0
 800c166:	f000 824b 	beq.w	800c600 <_dtoa_r+0xa68>
 800c16a:	601e      	str	r6, [r3, #0]
 800c16c:	e248      	b.n	800c600 <_dtoa_r+0xa68>
 800c16e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c172:	4633      	mov	r3, r6
 800c174:	461e      	mov	r6, r3
 800c176:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c17a:	2a39      	cmp	r2, #57	@ 0x39
 800c17c:	d106      	bne.n	800c18c <_dtoa_r+0x5f4>
 800c17e:	429f      	cmp	r7, r3
 800c180:	d1f8      	bne.n	800c174 <_dtoa_r+0x5dc>
 800c182:	9a05      	ldr	r2, [sp, #20]
 800c184:	3201      	adds	r2, #1
 800c186:	9205      	str	r2, [sp, #20]
 800c188:	2230      	movs	r2, #48	@ 0x30
 800c18a:	703a      	strb	r2, [r7, #0]
 800c18c:	781a      	ldrb	r2, [r3, #0]
 800c18e:	3201      	adds	r2, #1
 800c190:	701a      	strb	r2, [r3, #0]
 800c192:	e7b1      	b.n	800c0f8 <_dtoa_r+0x560>
 800c194:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c198:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c19c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1a0:	d1b5      	bne.n	800c10e <_dtoa_r+0x576>
 800c1a2:	e7d4      	b.n	800c14e <_dtoa_r+0x5b6>
 800c1a4:	0800e610 	.word	0x0800e610
 800c1a8:	0800e5e8 	.word	0x0800e5e8
 800c1ac:	9908      	ldr	r1, [sp, #32]
 800c1ae:	2900      	cmp	r1, #0
 800c1b0:	f000 80e9 	beq.w	800c386 <_dtoa_r+0x7ee>
 800c1b4:	9907      	ldr	r1, [sp, #28]
 800c1b6:	2901      	cmp	r1, #1
 800c1b8:	f300 80cb 	bgt.w	800c352 <_dtoa_r+0x7ba>
 800c1bc:	2d00      	cmp	r5, #0
 800c1be:	f000 80c4 	beq.w	800c34a <_dtoa_r+0x7b2>
 800c1c2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c1c6:	9e04      	ldr	r6, [sp, #16]
 800c1c8:	461c      	mov	r4, r3
 800c1ca:	9305      	str	r3, [sp, #20]
 800c1cc:	9b04      	ldr	r3, [sp, #16]
 800c1ce:	4413      	add	r3, r2
 800c1d0:	9304      	str	r3, [sp, #16]
 800c1d2:	9b06      	ldr	r3, [sp, #24]
 800c1d4:	2101      	movs	r1, #1
 800c1d6:	4413      	add	r3, r2
 800c1d8:	4648      	mov	r0, r9
 800c1da:	9306      	str	r3, [sp, #24]
 800c1dc:	f000 ffc4 	bl	800d168 <__i2b>
 800c1e0:	9b05      	ldr	r3, [sp, #20]
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	b166      	cbz	r6, 800c200 <_dtoa_r+0x668>
 800c1e6:	9a06      	ldr	r2, [sp, #24]
 800c1e8:	2a00      	cmp	r2, #0
 800c1ea:	dd09      	ble.n	800c200 <_dtoa_r+0x668>
 800c1ec:	42b2      	cmp	r2, r6
 800c1ee:	9904      	ldr	r1, [sp, #16]
 800c1f0:	bfa8      	it	ge
 800c1f2:	4632      	movge	r2, r6
 800c1f4:	1a89      	subs	r1, r1, r2
 800c1f6:	9104      	str	r1, [sp, #16]
 800c1f8:	9906      	ldr	r1, [sp, #24]
 800c1fa:	1ab6      	subs	r6, r6, r2
 800c1fc:	1a8a      	subs	r2, r1, r2
 800c1fe:	9206      	str	r2, [sp, #24]
 800c200:	b30b      	cbz	r3, 800c246 <_dtoa_r+0x6ae>
 800c202:	9a08      	ldr	r2, [sp, #32]
 800c204:	2a00      	cmp	r2, #0
 800c206:	f000 80c5 	beq.w	800c394 <_dtoa_r+0x7fc>
 800c20a:	2c00      	cmp	r4, #0
 800c20c:	f000 80bf 	beq.w	800c38e <_dtoa_r+0x7f6>
 800c210:	4629      	mov	r1, r5
 800c212:	4622      	mov	r2, r4
 800c214:	4648      	mov	r0, r9
 800c216:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c218:	f001 f85e 	bl	800d2d8 <__pow5mult>
 800c21c:	9a01      	ldr	r2, [sp, #4]
 800c21e:	4601      	mov	r1, r0
 800c220:	4605      	mov	r5, r0
 800c222:	4648      	mov	r0, r9
 800c224:	f000 ffb6 	bl	800d194 <__multiply>
 800c228:	9901      	ldr	r1, [sp, #4]
 800c22a:	9005      	str	r0, [sp, #20]
 800c22c:	4648      	mov	r0, r9
 800c22e:	f000 fe9d 	bl	800cf6c <_Bfree>
 800c232:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c234:	1b1b      	subs	r3, r3, r4
 800c236:	f000 80b0 	beq.w	800c39a <_dtoa_r+0x802>
 800c23a:	9905      	ldr	r1, [sp, #20]
 800c23c:	461a      	mov	r2, r3
 800c23e:	4648      	mov	r0, r9
 800c240:	f001 f84a 	bl	800d2d8 <__pow5mult>
 800c244:	9001      	str	r0, [sp, #4]
 800c246:	2101      	movs	r1, #1
 800c248:	4648      	mov	r0, r9
 800c24a:	f000 ff8d 	bl	800d168 <__i2b>
 800c24e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c250:	4604      	mov	r4, r0
 800c252:	2b00      	cmp	r3, #0
 800c254:	f000 81da 	beq.w	800c60c <_dtoa_r+0xa74>
 800c258:	461a      	mov	r2, r3
 800c25a:	4601      	mov	r1, r0
 800c25c:	4648      	mov	r0, r9
 800c25e:	f001 f83b 	bl	800d2d8 <__pow5mult>
 800c262:	9b07      	ldr	r3, [sp, #28]
 800c264:	2b01      	cmp	r3, #1
 800c266:	4604      	mov	r4, r0
 800c268:	f300 80a0 	bgt.w	800c3ac <_dtoa_r+0x814>
 800c26c:	9b02      	ldr	r3, [sp, #8]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f040 8096 	bne.w	800c3a0 <_dtoa_r+0x808>
 800c274:	9b03      	ldr	r3, [sp, #12]
 800c276:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c27a:	2a00      	cmp	r2, #0
 800c27c:	f040 8092 	bne.w	800c3a4 <_dtoa_r+0x80c>
 800c280:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c284:	0d12      	lsrs	r2, r2, #20
 800c286:	0512      	lsls	r2, r2, #20
 800c288:	2a00      	cmp	r2, #0
 800c28a:	f000 808d 	beq.w	800c3a8 <_dtoa_r+0x810>
 800c28e:	9b04      	ldr	r3, [sp, #16]
 800c290:	3301      	adds	r3, #1
 800c292:	9304      	str	r3, [sp, #16]
 800c294:	9b06      	ldr	r3, [sp, #24]
 800c296:	3301      	adds	r3, #1
 800c298:	9306      	str	r3, [sp, #24]
 800c29a:	2301      	movs	r3, #1
 800c29c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c29e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 81b9 	beq.w	800c618 <_dtoa_r+0xa80>
 800c2a6:	6922      	ldr	r2, [r4, #16]
 800c2a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c2ac:	6910      	ldr	r0, [r2, #16]
 800c2ae:	f000 ff0f 	bl	800d0d0 <__hi0bits>
 800c2b2:	f1c0 0020 	rsb	r0, r0, #32
 800c2b6:	9b06      	ldr	r3, [sp, #24]
 800c2b8:	4418      	add	r0, r3
 800c2ba:	f010 001f 	ands.w	r0, r0, #31
 800c2be:	f000 8081 	beq.w	800c3c4 <_dtoa_r+0x82c>
 800c2c2:	f1c0 0220 	rsb	r2, r0, #32
 800c2c6:	2a04      	cmp	r2, #4
 800c2c8:	dd73      	ble.n	800c3b2 <_dtoa_r+0x81a>
 800c2ca:	9b04      	ldr	r3, [sp, #16]
 800c2cc:	f1c0 001c 	rsb	r0, r0, #28
 800c2d0:	4403      	add	r3, r0
 800c2d2:	9304      	str	r3, [sp, #16]
 800c2d4:	9b06      	ldr	r3, [sp, #24]
 800c2d6:	4406      	add	r6, r0
 800c2d8:	4403      	add	r3, r0
 800c2da:	9306      	str	r3, [sp, #24]
 800c2dc:	9b04      	ldr	r3, [sp, #16]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	dd05      	ble.n	800c2ee <_dtoa_r+0x756>
 800c2e2:	9901      	ldr	r1, [sp, #4]
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	4648      	mov	r0, r9
 800c2e8:	f001 f850 	bl	800d38c <__lshift>
 800c2ec:	9001      	str	r0, [sp, #4]
 800c2ee:	9b06      	ldr	r3, [sp, #24]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	dd05      	ble.n	800c300 <_dtoa_r+0x768>
 800c2f4:	4621      	mov	r1, r4
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	4648      	mov	r0, r9
 800c2fa:	f001 f847 	bl	800d38c <__lshift>
 800c2fe:	4604      	mov	r4, r0
 800c300:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c302:	2b00      	cmp	r3, #0
 800c304:	d060      	beq.n	800c3c8 <_dtoa_r+0x830>
 800c306:	9801      	ldr	r0, [sp, #4]
 800c308:	4621      	mov	r1, r4
 800c30a:	f001 f8ab 	bl	800d464 <__mcmp>
 800c30e:	2800      	cmp	r0, #0
 800c310:	da5a      	bge.n	800c3c8 <_dtoa_r+0x830>
 800c312:	f108 33ff 	add.w	r3, r8, #4294967295
 800c316:	9305      	str	r3, [sp, #20]
 800c318:	9901      	ldr	r1, [sp, #4]
 800c31a:	2300      	movs	r3, #0
 800c31c:	220a      	movs	r2, #10
 800c31e:	4648      	mov	r0, r9
 800c320:	f000 fe46 	bl	800cfb0 <__multadd>
 800c324:	9b08      	ldr	r3, [sp, #32]
 800c326:	9001      	str	r0, [sp, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f000 8177 	beq.w	800c61c <_dtoa_r+0xa84>
 800c32e:	4629      	mov	r1, r5
 800c330:	2300      	movs	r3, #0
 800c332:	220a      	movs	r2, #10
 800c334:	4648      	mov	r0, r9
 800c336:	f000 fe3b 	bl	800cfb0 <__multadd>
 800c33a:	f1bb 0f00 	cmp.w	fp, #0
 800c33e:	4605      	mov	r5, r0
 800c340:	dc6e      	bgt.n	800c420 <_dtoa_r+0x888>
 800c342:	9b07      	ldr	r3, [sp, #28]
 800c344:	2b02      	cmp	r3, #2
 800c346:	dc48      	bgt.n	800c3da <_dtoa_r+0x842>
 800c348:	e06a      	b.n	800c420 <_dtoa_r+0x888>
 800c34a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c34c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c350:	e739      	b.n	800c1c6 <_dtoa_r+0x62e>
 800c352:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c356:	42a3      	cmp	r3, r4
 800c358:	db07      	blt.n	800c36a <_dtoa_r+0x7d2>
 800c35a:	f1ba 0f00 	cmp.w	sl, #0
 800c35e:	eba3 0404 	sub.w	r4, r3, r4
 800c362:	db0b      	blt.n	800c37c <_dtoa_r+0x7e4>
 800c364:	9e04      	ldr	r6, [sp, #16]
 800c366:	4652      	mov	r2, sl
 800c368:	e72f      	b.n	800c1ca <_dtoa_r+0x632>
 800c36a:	1ae2      	subs	r2, r4, r3
 800c36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c36e:	9e04      	ldr	r6, [sp, #16]
 800c370:	4413      	add	r3, r2
 800c372:	930a      	str	r3, [sp, #40]	@ 0x28
 800c374:	4652      	mov	r2, sl
 800c376:	4623      	mov	r3, r4
 800c378:	2400      	movs	r4, #0
 800c37a:	e726      	b.n	800c1ca <_dtoa_r+0x632>
 800c37c:	9a04      	ldr	r2, [sp, #16]
 800c37e:	eba2 060a 	sub.w	r6, r2, sl
 800c382:	2200      	movs	r2, #0
 800c384:	e721      	b.n	800c1ca <_dtoa_r+0x632>
 800c386:	9e04      	ldr	r6, [sp, #16]
 800c388:	9d08      	ldr	r5, [sp, #32]
 800c38a:	461c      	mov	r4, r3
 800c38c:	e72a      	b.n	800c1e4 <_dtoa_r+0x64c>
 800c38e:	9a01      	ldr	r2, [sp, #4]
 800c390:	9205      	str	r2, [sp, #20]
 800c392:	e752      	b.n	800c23a <_dtoa_r+0x6a2>
 800c394:	9901      	ldr	r1, [sp, #4]
 800c396:	461a      	mov	r2, r3
 800c398:	e751      	b.n	800c23e <_dtoa_r+0x6a6>
 800c39a:	9b05      	ldr	r3, [sp, #20]
 800c39c:	9301      	str	r3, [sp, #4]
 800c39e:	e752      	b.n	800c246 <_dtoa_r+0x6ae>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	e77b      	b.n	800c29c <_dtoa_r+0x704>
 800c3a4:	9b02      	ldr	r3, [sp, #8]
 800c3a6:	e779      	b.n	800c29c <_dtoa_r+0x704>
 800c3a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c3aa:	e778      	b.n	800c29e <_dtoa_r+0x706>
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3b0:	e779      	b.n	800c2a6 <_dtoa_r+0x70e>
 800c3b2:	d093      	beq.n	800c2dc <_dtoa_r+0x744>
 800c3b4:	9b04      	ldr	r3, [sp, #16]
 800c3b6:	321c      	adds	r2, #28
 800c3b8:	4413      	add	r3, r2
 800c3ba:	9304      	str	r3, [sp, #16]
 800c3bc:	9b06      	ldr	r3, [sp, #24]
 800c3be:	4416      	add	r6, r2
 800c3c0:	4413      	add	r3, r2
 800c3c2:	e78a      	b.n	800c2da <_dtoa_r+0x742>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	e7f5      	b.n	800c3b4 <_dtoa_r+0x81c>
 800c3c8:	f1ba 0f00 	cmp.w	sl, #0
 800c3cc:	f8cd 8014 	str.w	r8, [sp, #20]
 800c3d0:	46d3      	mov	fp, sl
 800c3d2:	dc21      	bgt.n	800c418 <_dtoa_r+0x880>
 800c3d4:	9b07      	ldr	r3, [sp, #28]
 800c3d6:	2b02      	cmp	r3, #2
 800c3d8:	dd1e      	ble.n	800c418 <_dtoa_r+0x880>
 800c3da:	f1bb 0f00 	cmp.w	fp, #0
 800c3de:	f47f addc 	bne.w	800bf9a <_dtoa_r+0x402>
 800c3e2:	4621      	mov	r1, r4
 800c3e4:	465b      	mov	r3, fp
 800c3e6:	2205      	movs	r2, #5
 800c3e8:	4648      	mov	r0, r9
 800c3ea:	f000 fde1 	bl	800cfb0 <__multadd>
 800c3ee:	4601      	mov	r1, r0
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	9801      	ldr	r0, [sp, #4]
 800c3f4:	f001 f836 	bl	800d464 <__mcmp>
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	f77f adce 	ble.w	800bf9a <_dtoa_r+0x402>
 800c3fe:	463e      	mov	r6, r7
 800c400:	2331      	movs	r3, #49	@ 0x31
 800c402:	f806 3b01 	strb.w	r3, [r6], #1
 800c406:	9b05      	ldr	r3, [sp, #20]
 800c408:	3301      	adds	r3, #1
 800c40a:	9305      	str	r3, [sp, #20]
 800c40c:	e5c9      	b.n	800bfa2 <_dtoa_r+0x40a>
 800c40e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c412:	4654      	mov	r4, sl
 800c414:	4625      	mov	r5, r4
 800c416:	e7f2      	b.n	800c3fe <_dtoa_r+0x866>
 800c418:	9b08      	ldr	r3, [sp, #32]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 8102 	beq.w	800c624 <_dtoa_r+0xa8c>
 800c420:	2e00      	cmp	r6, #0
 800c422:	dd05      	ble.n	800c430 <_dtoa_r+0x898>
 800c424:	4629      	mov	r1, r5
 800c426:	4632      	mov	r2, r6
 800c428:	4648      	mov	r0, r9
 800c42a:	f000 ffaf 	bl	800d38c <__lshift>
 800c42e:	4605      	mov	r5, r0
 800c430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c432:	2b00      	cmp	r3, #0
 800c434:	d058      	beq.n	800c4e8 <_dtoa_r+0x950>
 800c436:	6869      	ldr	r1, [r5, #4]
 800c438:	4648      	mov	r0, r9
 800c43a:	f000 fd57 	bl	800ceec <_Balloc>
 800c43e:	4606      	mov	r6, r0
 800c440:	b928      	cbnz	r0, 800c44e <_dtoa_r+0x8b6>
 800c442:	4b82      	ldr	r3, [pc, #520]	@ (800c64c <_dtoa_r+0xab4>)
 800c444:	4602      	mov	r2, r0
 800c446:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c44a:	f7ff bbbe 	b.w	800bbca <_dtoa_r+0x32>
 800c44e:	692a      	ldr	r2, [r5, #16]
 800c450:	3202      	adds	r2, #2
 800c452:	0092      	lsls	r2, r2, #2
 800c454:	f105 010c 	add.w	r1, r5, #12
 800c458:	300c      	adds	r0, #12
 800c45a:	f7ff fafc 	bl	800ba56 <memcpy>
 800c45e:	2201      	movs	r2, #1
 800c460:	4631      	mov	r1, r6
 800c462:	4648      	mov	r0, r9
 800c464:	f000 ff92 	bl	800d38c <__lshift>
 800c468:	1c7b      	adds	r3, r7, #1
 800c46a:	9304      	str	r3, [sp, #16]
 800c46c:	eb07 030b 	add.w	r3, r7, fp
 800c470:	9309      	str	r3, [sp, #36]	@ 0x24
 800c472:	9b02      	ldr	r3, [sp, #8]
 800c474:	f003 0301 	and.w	r3, r3, #1
 800c478:	46a8      	mov	r8, r5
 800c47a:	9308      	str	r3, [sp, #32]
 800c47c:	4605      	mov	r5, r0
 800c47e:	9b04      	ldr	r3, [sp, #16]
 800c480:	9801      	ldr	r0, [sp, #4]
 800c482:	4621      	mov	r1, r4
 800c484:	f103 3bff 	add.w	fp, r3, #4294967295
 800c488:	f7ff fafe 	bl	800ba88 <quorem>
 800c48c:	4641      	mov	r1, r8
 800c48e:	9002      	str	r0, [sp, #8]
 800c490:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c494:	9801      	ldr	r0, [sp, #4]
 800c496:	f000 ffe5 	bl	800d464 <__mcmp>
 800c49a:	462a      	mov	r2, r5
 800c49c:	9006      	str	r0, [sp, #24]
 800c49e:	4621      	mov	r1, r4
 800c4a0:	4648      	mov	r0, r9
 800c4a2:	f000 fffb 	bl	800d49c <__mdiff>
 800c4a6:	68c2      	ldr	r2, [r0, #12]
 800c4a8:	4606      	mov	r6, r0
 800c4aa:	b9fa      	cbnz	r2, 800c4ec <_dtoa_r+0x954>
 800c4ac:	4601      	mov	r1, r0
 800c4ae:	9801      	ldr	r0, [sp, #4]
 800c4b0:	f000 ffd8 	bl	800d464 <__mcmp>
 800c4b4:	4602      	mov	r2, r0
 800c4b6:	4631      	mov	r1, r6
 800c4b8:	4648      	mov	r0, r9
 800c4ba:	920a      	str	r2, [sp, #40]	@ 0x28
 800c4bc:	f000 fd56 	bl	800cf6c <_Bfree>
 800c4c0:	9b07      	ldr	r3, [sp, #28]
 800c4c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c4c4:	9e04      	ldr	r6, [sp, #16]
 800c4c6:	ea42 0103 	orr.w	r1, r2, r3
 800c4ca:	9b08      	ldr	r3, [sp, #32]
 800c4cc:	4319      	orrs	r1, r3
 800c4ce:	d10f      	bne.n	800c4f0 <_dtoa_r+0x958>
 800c4d0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c4d4:	d028      	beq.n	800c528 <_dtoa_r+0x990>
 800c4d6:	9b06      	ldr	r3, [sp, #24]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	dd02      	ble.n	800c4e2 <_dtoa_r+0x94a>
 800c4dc:	9b02      	ldr	r3, [sp, #8]
 800c4de:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c4e2:	f88b a000 	strb.w	sl, [fp]
 800c4e6:	e55e      	b.n	800bfa6 <_dtoa_r+0x40e>
 800c4e8:	4628      	mov	r0, r5
 800c4ea:	e7bd      	b.n	800c468 <_dtoa_r+0x8d0>
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	e7e2      	b.n	800c4b6 <_dtoa_r+0x91e>
 800c4f0:	9b06      	ldr	r3, [sp, #24]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	db04      	blt.n	800c500 <_dtoa_r+0x968>
 800c4f6:	9907      	ldr	r1, [sp, #28]
 800c4f8:	430b      	orrs	r3, r1
 800c4fa:	9908      	ldr	r1, [sp, #32]
 800c4fc:	430b      	orrs	r3, r1
 800c4fe:	d120      	bne.n	800c542 <_dtoa_r+0x9aa>
 800c500:	2a00      	cmp	r2, #0
 800c502:	ddee      	ble.n	800c4e2 <_dtoa_r+0x94a>
 800c504:	9901      	ldr	r1, [sp, #4]
 800c506:	2201      	movs	r2, #1
 800c508:	4648      	mov	r0, r9
 800c50a:	f000 ff3f 	bl	800d38c <__lshift>
 800c50e:	4621      	mov	r1, r4
 800c510:	9001      	str	r0, [sp, #4]
 800c512:	f000 ffa7 	bl	800d464 <__mcmp>
 800c516:	2800      	cmp	r0, #0
 800c518:	dc03      	bgt.n	800c522 <_dtoa_r+0x98a>
 800c51a:	d1e2      	bne.n	800c4e2 <_dtoa_r+0x94a>
 800c51c:	f01a 0f01 	tst.w	sl, #1
 800c520:	d0df      	beq.n	800c4e2 <_dtoa_r+0x94a>
 800c522:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c526:	d1d9      	bne.n	800c4dc <_dtoa_r+0x944>
 800c528:	2339      	movs	r3, #57	@ 0x39
 800c52a:	f88b 3000 	strb.w	r3, [fp]
 800c52e:	4633      	mov	r3, r6
 800c530:	461e      	mov	r6, r3
 800c532:	3b01      	subs	r3, #1
 800c534:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c538:	2a39      	cmp	r2, #57	@ 0x39
 800c53a:	d052      	beq.n	800c5e2 <_dtoa_r+0xa4a>
 800c53c:	3201      	adds	r2, #1
 800c53e:	701a      	strb	r2, [r3, #0]
 800c540:	e531      	b.n	800bfa6 <_dtoa_r+0x40e>
 800c542:	2a00      	cmp	r2, #0
 800c544:	dd07      	ble.n	800c556 <_dtoa_r+0x9be>
 800c546:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c54a:	d0ed      	beq.n	800c528 <_dtoa_r+0x990>
 800c54c:	f10a 0301 	add.w	r3, sl, #1
 800c550:	f88b 3000 	strb.w	r3, [fp]
 800c554:	e527      	b.n	800bfa6 <_dtoa_r+0x40e>
 800c556:	9b04      	ldr	r3, [sp, #16]
 800c558:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c55a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c55e:	4293      	cmp	r3, r2
 800c560:	d029      	beq.n	800c5b6 <_dtoa_r+0xa1e>
 800c562:	9901      	ldr	r1, [sp, #4]
 800c564:	2300      	movs	r3, #0
 800c566:	220a      	movs	r2, #10
 800c568:	4648      	mov	r0, r9
 800c56a:	f000 fd21 	bl	800cfb0 <__multadd>
 800c56e:	45a8      	cmp	r8, r5
 800c570:	9001      	str	r0, [sp, #4]
 800c572:	f04f 0300 	mov.w	r3, #0
 800c576:	f04f 020a 	mov.w	r2, #10
 800c57a:	4641      	mov	r1, r8
 800c57c:	4648      	mov	r0, r9
 800c57e:	d107      	bne.n	800c590 <_dtoa_r+0x9f8>
 800c580:	f000 fd16 	bl	800cfb0 <__multadd>
 800c584:	4680      	mov	r8, r0
 800c586:	4605      	mov	r5, r0
 800c588:	9b04      	ldr	r3, [sp, #16]
 800c58a:	3301      	adds	r3, #1
 800c58c:	9304      	str	r3, [sp, #16]
 800c58e:	e776      	b.n	800c47e <_dtoa_r+0x8e6>
 800c590:	f000 fd0e 	bl	800cfb0 <__multadd>
 800c594:	4629      	mov	r1, r5
 800c596:	4680      	mov	r8, r0
 800c598:	2300      	movs	r3, #0
 800c59a:	220a      	movs	r2, #10
 800c59c:	4648      	mov	r0, r9
 800c59e:	f000 fd07 	bl	800cfb0 <__multadd>
 800c5a2:	4605      	mov	r5, r0
 800c5a4:	e7f0      	b.n	800c588 <_dtoa_r+0x9f0>
 800c5a6:	f1bb 0f00 	cmp.w	fp, #0
 800c5aa:	bfcc      	ite	gt
 800c5ac:	465e      	movgt	r6, fp
 800c5ae:	2601      	movle	r6, #1
 800c5b0:	443e      	add	r6, r7
 800c5b2:	f04f 0800 	mov.w	r8, #0
 800c5b6:	9901      	ldr	r1, [sp, #4]
 800c5b8:	2201      	movs	r2, #1
 800c5ba:	4648      	mov	r0, r9
 800c5bc:	f000 fee6 	bl	800d38c <__lshift>
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	9001      	str	r0, [sp, #4]
 800c5c4:	f000 ff4e 	bl	800d464 <__mcmp>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	dcb0      	bgt.n	800c52e <_dtoa_r+0x996>
 800c5cc:	d102      	bne.n	800c5d4 <_dtoa_r+0xa3c>
 800c5ce:	f01a 0f01 	tst.w	sl, #1
 800c5d2:	d1ac      	bne.n	800c52e <_dtoa_r+0x996>
 800c5d4:	4633      	mov	r3, r6
 800c5d6:	461e      	mov	r6, r3
 800c5d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5dc:	2a30      	cmp	r2, #48	@ 0x30
 800c5de:	d0fa      	beq.n	800c5d6 <_dtoa_r+0xa3e>
 800c5e0:	e4e1      	b.n	800bfa6 <_dtoa_r+0x40e>
 800c5e2:	429f      	cmp	r7, r3
 800c5e4:	d1a4      	bne.n	800c530 <_dtoa_r+0x998>
 800c5e6:	9b05      	ldr	r3, [sp, #20]
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	9305      	str	r3, [sp, #20]
 800c5ec:	2331      	movs	r3, #49	@ 0x31
 800c5ee:	703b      	strb	r3, [r7, #0]
 800c5f0:	e4d9      	b.n	800bfa6 <_dtoa_r+0x40e>
 800c5f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c5f4:	4f16      	ldr	r7, [pc, #88]	@ (800c650 <_dtoa_r+0xab8>)
 800c5f6:	b11b      	cbz	r3, 800c600 <_dtoa_r+0xa68>
 800c5f8:	f107 0308 	add.w	r3, r7, #8
 800c5fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c5fe:	6013      	str	r3, [r2, #0]
 800c600:	4638      	mov	r0, r7
 800c602:	b011      	add	sp, #68	@ 0x44
 800c604:	ecbd 8b02 	vpop	{d8}
 800c608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60c:	9b07      	ldr	r3, [sp, #28]
 800c60e:	2b01      	cmp	r3, #1
 800c610:	f77f ae2c 	ble.w	800c26c <_dtoa_r+0x6d4>
 800c614:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c616:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c618:	2001      	movs	r0, #1
 800c61a:	e64c      	b.n	800c2b6 <_dtoa_r+0x71e>
 800c61c:	f1bb 0f00 	cmp.w	fp, #0
 800c620:	f77f aed8 	ble.w	800c3d4 <_dtoa_r+0x83c>
 800c624:	463e      	mov	r6, r7
 800c626:	9801      	ldr	r0, [sp, #4]
 800c628:	4621      	mov	r1, r4
 800c62a:	f7ff fa2d 	bl	800ba88 <quorem>
 800c62e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c632:	f806 ab01 	strb.w	sl, [r6], #1
 800c636:	1bf2      	subs	r2, r6, r7
 800c638:	4593      	cmp	fp, r2
 800c63a:	ddb4      	ble.n	800c5a6 <_dtoa_r+0xa0e>
 800c63c:	9901      	ldr	r1, [sp, #4]
 800c63e:	2300      	movs	r3, #0
 800c640:	220a      	movs	r2, #10
 800c642:	4648      	mov	r0, r9
 800c644:	f000 fcb4 	bl	800cfb0 <__multadd>
 800c648:	9001      	str	r0, [sp, #4]
 800c64a:	e7ec      	b.n	800c626 <_dtoa_r+0xa8e>
 800c64c:	0800e46a 	.word	0x0800e46a
 800c650:	0800e3ee 	.word	0x0800e3ee

0800c654 <_free_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	4605      	mov	r5, r0
 800c658:	2900      	cmp	r1, #0
 800c65a:	d041      	beq.n	800c6e0 <_free_r+0x8c>
 800c65c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c660:	1f0c      	subs	r4, r1, #4
 800c662:	2b00      	cmp	r3, #0
 800c664:	bfb8      	it	lt
 800c666:	18e4      	addlt	r4, r4, r3
 800c668:	f000 fc34 	bl	800ced4 <__malloc_lock>
 800c66c:	4a1d      	ldr	r2, [pc, #116]	@ (800c6e4 <_free_r+0x90>)
 800c66e:	6813      	ldr	r3, [r2, #0]
 800c670:	b933      	cbnz	r3, 800c680 <_free_r+0x2c>
 800c672:	6063      	str	r3, [r4, #4]
 800c674:	6014      	str	r4, [r2, #0]
 800c676:	4628      	mov	r0, r5
 800c678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c67c:	f000 bc30 	b.w	800cee0 <__malloc_unlock>
 800c680:	42a3      	cmp	r3, r4
 800c682:	d908      	bls.n	800c696 <_free_r+0x42>
 800c684:	6820      	ldr	r0, [r4, #0]
 800c686:	1821      	adds	r1, r4, r0
 800c688:	428b      	cmp	r3, r1
 800c68a:	bf01      	itttt	eq
 800c68c:	6819      	ldreq	r1, [r3, #0]
 800c68e:	685b      	ldreq	r3, [r3, #4]
 800c690:	1809      	addeq	r1, r1, r0
 800c692:	6021      	streq	r1, [r4, #0]
 800c694:	e7ed      	b.n	800c672 <_free_r+0x1e>
 800c696:	461a      	mov	r2, r3
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	b10b      	cbz	r3, 800c6a0 <_free_r+0x4c>
 800c69c:	42a3      	cmp	r3, r4
 800c69e:	d9fa      	bls.n	800c696 <_free_r+0x42>
 800c6a0:	6811      	ldr	r1, [r2, #0]
 800c6a2:	1850      	adds	r0, r2, r1
 800c6a4:	42a0      	cmp	r0, r4
 800c6a6:	d10b      	bne.n	800c6c0 <_free_r+0x6c>
 800c6a8:	6820      	ldr	r0, [r4, #0]
 800c6aa:	4401      	add	r1, r0
 800c6ac:	1850      	adds	r0, r2, r1
 800c6ae:	4283      	cmp	r3, r0
 800c6b0:	6011      	str	r1, [r2, #0]
 800c6b2:	d1e0      	bne.n	800c676 <_free_r+0x22>
 800c6b4:	6818      	ldr	r0, [r3, #0]
 800c6b6:	685b      	ldr	r3, [r3, #4]
 800c6b8:	6053      	str	r3, [r2, #4]
 800c6ba:	4408      	add	r0, r1
 800c6bc:	6010      	str	r0, [r2, #0]
 800c6be:	e7da      	b.n	800c676 <_free_r+0x22>
 800c6c0:	d902      	bls.n	800c6c8 <_free_r+0x74>
 800c6c2:	230c      	movs	r3, #12
 800c6c4:	602b      	str	r3, [r5, #0]
 800c6c6:	e7d6      	b.n	800c676 <_free_r+0x22>
 800c6c8:	6820      	ldr	r0, [r4, #0]
 800c6ca:	1821      	adds	r1, r4, r0
 800c6cc:	428b      	cmp	r3, r1
 800c6ce:	bf04      	itt	eq
 800c6d0:	6819      	ldreq	r1, [r3, #0]
 800c6d2:	685b      	ldreq	r3, [r3, #4]
 800c6d4:	6063      	str	r3, [r4, #4]
 800c6d6:	bf04      	itt	eq
 800c6d8:	1809      	addeq	r1, r1, r0
 800c6da:	6021      	streq	r1, [r4, #0]
 800c6dc:	6054      	str	r4, [r2, #4]
 800c6de:	e7ca      	b.n	800c676 <_free_r+0x22>
 800c6e0:	bd38      	pop	{r3, r4, r5, pc}
 800c6e2:	bf00      	nop
 800c6e4:	20000cbc 	.word	0x20000cbc

0800c6e8 <rshift>:
 800c6e8:	6903      	ldr	r3, [r0, #16]
 800c6ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c6ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c6f6:	f100 0414 	add.w	r4, r0, #20
 800c6fa:	dd45      	ble.n	800c788 <rshift+0xa0>
 800c6fc:	f011 011f 	ands.w	r1, r1, #31
 800c700:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c704:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c708:	d10c      	bne.n	800c724 <rshift+0x3c>
 800c70a:	f100 0710 	add.w	r7, r0, #16
 800c70e:	4629      	mov	r1, r5
 800c710:	42b1      	cmp	r1, r6
 800c712:	d334      	bcc.n	800c77e <rshift+0x96>
 800c714:	1a9b      	subs	r3, r3, r2
 800c716:	009b      	lsls	r3, r3, #2
 800c718:	1eea      	subs	r2, r5, #3
 800c71a:	4296      	cmp	r6, r2
 800c71c:	bf38      	it	cc
 800c71e:	2300      	movcc	r3, #0
 800c720:	4423      	add	r3, r4
 800c722:	e015      	b.n	800c750 <rshift+0x68>
 800c724:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c728:	f1c1 0820 	rsb	r8, r1, #32
 800c72c:	40cf      	lsrs	r7, r1
 800c72e:	f105 0e04 	add.w	lr, r5, #4
 800c732:	46a1      	mov	r9, r4
 800c734:	4576      	cmp	r6, lr
 800c736:	46f4      	mov	ip, lr
 800c738:	d815      	bhi.n	800c766 <rshift+0x7e>
 800c73a:	1a9a      	subs	r2, r3, r2
 800c73c:	0092      	lsls	r2, r2, #2
 800c73e:	3a04      	subs	r2, #4
 800c740:	3501      	adds	r5, #1
 800c742:	42ae      	cmp	r6, r5
 800c744:	bf38      	it	cc
 800c746:	2200      	movcc	r2, #0
 800c748:	18a3      	adds	r3, r4, r2
 800c74a:	50a7      	str	r7, [r4, r2]
 800c74c:	b107      	cbz	r7, 800c750 <rshift+0x68>
 800c74e:	3304      	adds	r3, #4
 800c750:	1b1a      	subs	r2, r3, r4
 800c752:	42a3      	cmp	r3, r4
 800c754:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c758:	bf08      	it	eq
 800c75a:	2300      	moveq	r3, #0
 800c75c:	6102      	str	r2, [r0, #16]
 800c75e:	bf08      	it	eq
 800c760:	6143      	streq	r3, [r0, #20]
 800c762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c766:	f8dc c000 	ldr.w	ip, [ip]
 800c76a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c76e:	ea4c 0707 	orr.w	r7, ip, r7
 800c772:	f849 7b04 	str.w	r7, [r9], #4
 800c776:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c77a:	40cf      	lsrs	r7, r1
 800c77c:	e7da      	b.n	800c734 <rshift+0x4c>
 800c77e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c782:	f847 cf04 	str.w	ip, [r7, #4]!
 800c786:	e7c3      	b.n	800c710 <rshift+0x28>
 800c788:	4623      	mov	r3, r4
 800c78a:	e7e1      	b.n	800c750 <rshift+0x68>

0800c78c <__hexdig_fun>:
 800c78c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c790:	2b09      	cmp	r3, #9
 800c792:	d802      	bhi.n	800c79a <__hexdig_fun+0xe>
 800c794:	3820      	subs	r0, #32
 800c796:	b2c0      	uxtb	r0, r0
 800c798:	4770      	bx	lr
 800c79a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c79e:	2b05      	cmp	r3, #5
 800c7a0:	d801      	bhi.n	800c7a6 <__hexdig_fun+0x1a>
 800c7a2:	3847      	subs	r0, #71	@ 0x47
 800c7a4:	e7f7      	b.n	800c796 <__hexdig_fun+0xa>
 800c7a6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c7aa:	2b05      	cmp	r3, #5
 800c7ac:	d801      	bhi.n	800c7b2 <__hexdig_fun+0x26>
 800c7ae:	3827      	subs	r0, #39	@ 0x27
 800c7b0:	e7f1      	b.n	800c796 <__hexdig_fun+0xa>
 800c7b2:	2000      	movs	r0, #0
 800c7b4:	4770      	bx	lr
	...

0800c7b8 <__gethex>:
 800c7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7bc:	b085      	sub	sp, #20
 800c7be:	468a      	mov	sl, r1
 800c7c0:	9302      	str	r3, [sp, #8]
 800c7c2:	680b      	ldr	r3, [r1, #0]
 800c7c4:	9001      	str	r0, [sp, #4]
 800c7c6:	4690      	mov	r8, r2
 800c7c8:	1c9c      	adds	r4, r3, #2
 800c7ca:	46a1      	mov	r9, r4
 800c7cc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c7d0:	2830      	cmp	r0, #48	@ 0x30
 800c7d2:	d0fa      	beq.n	800c7ca <__gethex+0x12>
 800c7d4:	eba9 0303 	sub.w	r3, r9, r3
 800c7d8:	f1a3 0b02 	sub.w	fp, r3, #2
 800c7dc:	f7ff ffd6 	bl	800c78c <__hexdig_fun>
 800c7e0:	4605      	mov	r5, r0
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	d168      	bne.n	800c8b8 <__gethex+0x100>
 800c7e6:	49a0      	ldr	r1, [pc, #640]	@ (800ca68 <__gethex+0x2b0>)
 800c7e8:	2201      	movs	r2, #1
 800c7ea:	4648      	mov	r0, r9
 800c7ec:	f7ff f8a9 	bl	800b942 <strncmp>
 800c7f0:	4607      	mov	r7, r0
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	d167      	bne.n	800c8c6 <__gethex+0x10e>
 800c7f6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c7fa:	4626      	mov	r6, r4
 800c7fc:	f7ff ffc6 	bl	800c78c <__hexdig_fun>
 800c800:	2800      	cmp	r0, #0
 800c802:	d062      	beq.n	800c8ca <__gethex+0x112>
 800c804:	4623      	mov	r3, r4
 800c806:	7818      	ldrb	r0, [r3, #0]
 800c808:	2830      	cmp	r0, #48	@ 0x30
 800c80a:	4699      	mov	r9, r3
 800c80c:	f103 0301 	add.w	r3, r3, #1
 800c810:	d0f9      	beq.n	800c806 <__gethex+0x4e>
 800c812:	f7ff ffbb 	bl	800c78c <__hexdig_fun>
 800c816:	fab0 f580 	clz	r5, r0
 800c81a:	096d      	lsrs	r5, r5, #5
 800c81c:	f04f 0b01 	mov.w	fp, #1
 800c820:	464a      	mov	r2, r9
 800c822:	4616      	mov	r6, r2
 800c824:	3201      	adds	r2, #1
 800c826:	7830      	ldrb	r0, [r6, #0]
 800c828:	f7ff ffb0 	bl	800c78c <__hexdig_fun>
 800c82c:	2800      	cmp	r0, #0
 800c82e:	d1f8      	bne.n	800c822 <__gethex+0x6a>
 800c830:	498d      	ldr	r1, [pc, #564]	@ (800ca68 <__gethex+0x2b0>)
 800c832:	2201      	movs	r2, #1
 800c834:	4630      	mov	r0, r6
 800c836:	f7ff f884 	bl	800b942 <strncmp>
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d13f      	bne.n	800c8be <__gethex+0x106>
 800c83e:	b944      	cbnz	r4, 800c852 <__gethex+0x9a>
 800c840:	1c74      	adds	r4, r6, #1
 800c842:	4622      	mov	r2, r4
 800c844:	4616      	mov	r6, r2
 800c846:	3201      	adds	r2, #1
 800c848:	7830      	ldrb	r0, [r6, #0]
 800c84a:	f7ff ff9f 	bl	800c78c <__hexdig_fun>
 800c84e:	2800      	cmp	r0, #0
 800c850:	d1f8      	bne.n	800c844 <__gethex+0x8c>
 800c852:	1ba4      	subs	r4, r4, r6
 800c854:	00a7      	lsls	r7, r4, #2
 800c856:	7833      	ldrb	r3, [r6, #0]
 800c858:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c85c:	2b50      	cmp	r3, #80	@ 0x50
 800c85e:	d13e      	bne.n	800c8de <__gethex+0x126>
 800c860:	7873      	ldrb	r3, [r6, #1]
 800c862:	2b2b      	cmp	r3, #43	@ 0x2b
 800c864:	d033      	beq.n	800c8ce <__gethex+0x116>
 800c866:	2b2d      	cmp	r3, #45	@ 0x2d
 800c868:	d034      	beq.n	800c8d4 <__gethex+0x11c>
 800c86a:	1c71      	adds	r1, r6, #1
 800c86c:	2400      	movs	r4, #0
 800c86e:	7808      	ldrb	r0, [r1, #0]
 800c870:	f7ff ff8c 	bl	800c78c <__hexdig_fun>
 800c874:	1e43      	subs	r3, r0, #1
 800c876:	b2db      	uxtb	r3, r3
 800c878:	2b18      	cmp	r3, #24
 800c87a:	d830      	bhi.n	800c8de <__gethex+0x126>
 800c87c:	f1a0 0210 	sub.w	r2, r0, #16
 800c880:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c884:	f7ff ff82 	bl	800c78c <__hexdig_fun>
 800c888:	f100 3cff 	add.w	ip, r0, #4294967295
 800c88c:	fa5f fc8c 	uxtb.w	ip, ip
 800c890:	f1bc 0f18 	cmp.w	ip, #24
 800c894:	f04f 030a 	mov.w	r3, #10
 800c898:	d91e      	bls.n	800c8d8 <__gethex+0x120>
 800c89a:	b104      	cbz	r4, 800c89e <__gethex+0xe6>
 800c89c:	4252      	negs	r2, r2
 800c89e:	4417      	add	r7, r2
 800c8a0:	f8ca 1000 	str.w	r1, [sl]
 800c8a4:	b1ed      	cbz	r5, 800c8e2 <__gethex+0x12a>
 800c8a6:	f1bb 0f00 	cmp.w	fp, #0
 800c8aa:	bf0c      	ite	eq
 800c8ac:	2506      	moveq	r5, #6
 800c8ae:	2500      	movne	r5, #0
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	b005      	add	sp, #20
 800c8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8b8:	2500      	movs	r5, #0
 800c8ba:	462c      	mov	r4, r5
 800c8bc:	e7b0      	b.n	800c820 <__gethex+0x68>
 800c8be:	2c00      	cmp	r4, #0
 800c8c0:	d1c7      	bne.n	800c852 <__gethex+0x9a>
 800c8c2:	4627      	mov	r7, r4
 800c8c4:	e7c7      	b.n	800c856 <__gethex+0x9e>
 800c8c6:	464e      	mov	r6, r9
 800c8c8:	462f      	mov	r7, r5
 800c8ca:	2501      	movs	r5, #1
 800c8cc:	e7c3      	b.n	800c856 <__gethex+0x9e>
 800c8ce:	2400      	movs	r4, #0
 800c8d0:	1cb1      	adds	r1, r6, #2
 800c8d2:	e7cc      	b.n	800c86e <__gethex+0xb6>
 800c8d4:	2401      	movs	r4, #1
 800c8d6:	e7fb      	b.n	800c8d0 <__gethex+0x118>
 800c8d8:	fb03 0002 	mla	r0, r3, r2, r0
 800c8dc:	e7ce      	b.n	800c87c <__gethex+0xc4>
 800c8de:	4631      	mov	r1, r6
 800c8e0:	e7de      	b.n	800c8a0 <__gethex+0xe8>
 800c8e2:	eba6 0309 	sub.w	r3, r6, r9
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	4629      	mov	r1, r5
 800c8ea:	2b07      	cmp	r3, #7
 800c8ec:	dc0a      	bgt.n	800c904 <__gethex+0x14c>
 800c8ee:	9801      	ldr	r0, [sp, #4]
 800c8f0:	f000 fafc 	bl	800ceec <_Balloc>
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	b940      	cbnz	r0, 800c90a <__gethex+0x152>
 800c8f8:	4b5c      	ldr	r3, [pc, #368]	@ (800ca6c <__gethex+0x2b4>)
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	21e4      	movs	r1, #228	@ 0xe4
 800c8fe:	485c      	ldr	r0, [pc, #368]	@ (800ca70 <__gethex+0x2b8>)
 800c900:	f001 f9d6 	bl	800dcb0 <__assert_func>
 800c904:	3101      	adds	r1, #1
 800c906:	105b      	asrs	r3, r3, #1
 800c908:	e7ef      	b.n	800c8ea <__gethex+0x132>
 800c90a:	f100 0a14 	add.w	sl, r0, #20
 800c90e:	2300      	movs	r3, #0
 800c910:	4655      	mov	r5, sl
 800c912:	469b      	mov	fp, r3
 800c914:	45b1      	cmp	r9, r6
 800c916:	d337      	bcc.n	800c988 <__gethex+0x1d0>
 800c918:	f845 bb04 	str.w	fp, [r5], #4
 800c91c:	eba5 050a 	sub.w	r5, r5, sl
 800c920:	10ad      	asrs	r5, r5, #2
 800c922:	6125      	str	r5, [r4, #16]
 800c924:	4658      	mov	r0, fp
 800c926:	f000 fbd3 	bl	800d0d0 <__hi0bits>
 800c92a:	016d      	lsls	r5, r5, #5
 800c92c:	f8d8 6000 	ldr.w	r6, [r8]
 800c930:	1a2d      	subs	r5, r5, r0
 800c932:	42b5      	cmp	r5, r6
 800c934:	dd54      	ble.n	800c9e0 <__gethex+0x228>
 800c936:	1bad      	subs	r5, r5, r6
 800c938:	4629      	mov	r1, r5
 800c93a:	4620      	mov	r0, r4
 800c93c:	f000 ff5c 	bl	800d7f8 <__any_on>
 800c940:	4681      	mov	r9, r0
 800c942:	b178      	cbz	r0, 800c964 <__gethex+0x1ac>
 800c944:	1e6b      	subs	r3, r5, #1
 800c946:	1159      	asrs	r1, r3, #5
 800c948:	f003 021f 	and.w	r2, r3, #31
 800c94c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c950:	f04f 0901 	mov.w	r9, #1
 800c954:	fa09 f202 	lsl.w	r2, r9, r2
 800c958:	420a      	tst	r2, r1
 800c95a:	d003      	beq.n	800c964 <__gethex+0x1ac>
 800c95c:	454b      	cmp	r3, r9
 800c95e:	dc36      	bgt.n	800c9ce <__gethex+0x216>
 800c960:	f04f 0902 	mov.w	r9, #2
 800c964:	4629      	mov	r1, r5
 800c966:	4620      	mov	r0, r4
 800c968:	f7ff febe 	bl	800c6e8 <rshift>
 800c96c:	442f      	add	r7, r5
 800c96e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c972:	42bb      	cmp	r3, r7
 800c974:	da42      	bge.n	800c9fc <__gethex+0x244>
 800c976:	9801      	ldr	r0, [sp, #4]
 800c978:	4621      	mov	r1, r4
 800c97a:	f000 faf7 	bl	800cf6c <_Bfree>
 800c97e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c980:	2300      	movs	r3, #0
 800c982:	6013      	str	r3, [r2, #0]
 800c984:	25a3      	movs	r5, #163	@ 0xa3
 800c986:	e793      	b.n	800c8b0 <__gethex+0xf8>
 800c988:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c98c:	2a2e      	cmp	r2, #46	@ 0x2e
 800c98e:	d012      	beq.n	800c9b6 <__gethex+0x1fe>
 800c990:	2b20      	cmp	r3, #32
 800c992:	d104      	bne.n	800c99e <__gethex+0x1e6>
 800c994:	f845 bb04 	str.w	fp, [r5], #4
 800c998:	f04f 0b00 	mov.w	fp, #0
 800c99c:	465b      	mov	r3, fp
 800c99e:	7830      	ldrb	r0, [r6, #0]
 800c9a0:	9303      	str	r3, [sp, #12]
 800c9a2:	f7ff fef3 	bl	800c78c <__hexdig_fun>
 800c9a6:	9b03      	ldr	r3, [sp, #12]
 800c9a8:	f000 000f 	and.w	r0, r0, #15
 800c9ac:	4098      	lsls	r0, r3
 800c9ae:	ea4b 0b00 	orr.w	fp, fp, r0
 800c9b2:	3304      	adds	r3, #4
 800c9b4:	e7ae      	b.n	800c914 <__gethex+0x15c>
 800c9b6:	45b1      	cmp	r9, r6
 800c9b8:	d8ea      	bhi.n	800c990 <__gethex+0x1d8>
 800c9ba:	492b      	ldr	r1, [pc, #172]	@ (800ca68 <__gethex+0x2b0>)
 800c9bc:	9303      	str	r3, [sp, #12]
 800c9be:	2201      	movs	r2, #1
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	f7fe ffbe 	bl	800b942 <strncmp>
 800c9c6:	9b03      	ldr	r3, [sp, #12]
 800c9c8:	2800      	cmp	r0, #0
 800c9ca:	d1e1      	bne.n	800c990 <__gethex+0x1d8>
 800c9cc:	e7a2      	b.n	800c914 <__gethex+0x15c>
 800c9ce:	1ea9      	subs	r1, r5, #2
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	f000 ff11 	bl	800d7f8 <__any_on>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	d0c2      	beq.n	800c960 <__gethex+0x1a8>
 800c9da:	f04f 0903 	mov.w	r9, #3
 800c9de:	e7c1      	b.n	800c964 <__gethex+0x1ac>
 800c9e0:	da09      	bge.n	800c9f6 <__gethex+0x23e>
 800c9e2:	1b75      	subs	r5, r6, r5
 800c9e4:	4621      	mov	r1, r4
 800c9e6:	9801      	ldr	r0, [sp, #4]
 800c9e8:	462a      	mov	r2, r5
 800c9ea:	f000 fccf 	bl	800d38c <__lshift>
 800c9ee:	1b7f      	subs	r7, r7, r5
 800c9f0:	4604      	mov	r4, r0
 800c9f2:	f100 0a14 	add.w	sl, r0, #20
 800c9f6:	f04f 0900 	mov.w	r9, #0
 800c9fa:	e7b8      	b.n	800c96e <__gethex+0x1b6>
 800c9fc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ca00:	42bd      	cmp	r5, r7
 800ca02:	dd6f      	ble.n	800cae4 <__gethex+0x32c>
 800ca04:	1bed      	subs	r5, r5, r7
 800ca06:	42ae      	cmp	r6, r5
 800ca08:	dc34      	bgt.n	800ca74 <__gethex+0x2bc>
 800ca0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ca0e:	2b02      	cmp	r3, #2
 800ca10:	d022      	beq.n	800ca58 <__gethex+0x2a0>
 800ca12:	2b03      	cmp	r3, #3
 800ca14:	d024      	beq.n	800ca60 <__gethex+0x2a8>
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d115      	bne.n	800ca46 <__gethex+0x28e>
 800ca1a:	42ae      	cmp	r6, r5
 800ca1c:	d113      	bne.n	800ca46 <__gethex+0x28e>
 800ca1e:	2e01      	cmp	r6, #1
 800ca20:	d10b      	bne.n	800ca3a <__gethex+0x282>
 800ca22:	9a02      	ldr	r2, [sp, #8]
 800ca24:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ca28:	6013      	str	r3, [r2, #0]
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	6123      	str	r3, [r4, #16]
 800ca2e:	f8ca 3000 	str.w	r3, [sl]
 800ca32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca34:	2562      	movs	r5, #98	@ 0x62
 800ca36:	601c      	str	r4, [r3, #0]
 800ca38:	e73a      	b.n	800c8b0 <__gethex+0xf8>
 800ca3a:	1e71      	subs	r1, r6, #1
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f000 fedb 	bl	800d7f8 <__any_on>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	d1ed      	bne.n	800ca22 <__gethex+0x26a>
 800ca46:	9801      	ldr	r0, [sp, #4]
 800ca48:	4621      	mov	r1, r4
 800ca4a:	f000 fa8f 	bl	800cf6c <_Bfree>
 800ca4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca50:	2300      	movs	r3, #0
 800ca52:	6013      	str	r3, [r2, #0]
 800ca54:	2550      	movs	r5, #80	@ 0x50
 800ca56:	e72b      	b.n	800c8b0 <__gethex+0xf8>
 800ca58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d1f3      	bne.n	800ca46 <__gethex+0x28e>
 800ca5e:	e7e0      	b.n	800ca22 <__gethex+0x26a>
 800ca60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1dd      	bne.n	800ca22 <__gethex+0x26a>
 800ca66:	e7ee      	b.n	800ca46 <__gethex+0x28e>
 800ca68:	0800e3b0 	.word	0x0800e3b0
 800ca6c:	0800e46a 	.word	0x0800e46a
 800ca70:	0800e47b 	.word	0x0800e47b
 800ca74:	1e6f      	subs	r7, r5, #1
 800ca76:	f1b9 0f00 	cmp.w	r9, #0
 800ca7a:	d130      	bne.n	800cade <__gethex+0x326>
 800ca7c:	b127      	cbz	r7, 800ca88 <__gethex+0x2d0>
 800ca7e:	4639      	mov	r1, r7
 800ca80:	4620      	mov	r0, r4
 800ca82:	f000 feb9 	bl	800d7f8 <__any_on>
 800ca86:	4681      	mov	r9, r0
 800ca88:	117a      	asrs	r2, r7, #5
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ca90:	f007 071f 	and.w	r7, r7, #31
 800ca94:	40bb      	lsls	r3, r7
 800ca96:	4213      	tst	r3, r2
 800ca98:	4629      	mov	r1, r5
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	bf18      	it	ne
 800ca9e:	f049 0902 	orrne.w	r9, r9, #2
 800caa2:	f7ff fe21 	bl	800c6e8 <rshift>
 800caa6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800caaa:	1b76      	subs	r6, r6, r5
 800caac:	2502      	movs	r5, #2
 800caae:	f1b9 0f00 	cmp.w	r9, #0
 800cab2:	d047      	beq.n	800cb44 <__gethex+0x38c>
 800cab4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cab8:	2b02      	cmp	r3, #2
 800caba:	d015      	beq.n	800cae8 <__gethex+0x330>
 800cabc:	2b03      	cmp	r3, #3
 800cabe:	d017      	beq.n	800caf0 <__gethex+0x338>
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d109      	bne.n	800cad8 <__gethex+0x320>
 800cac4:	f019 0f02 	tst.w	r9, #2
 800cac8:	d006      	beq.n	800cad8 <__gethex+0x320>
 800caca:	f8da 3000 	ldr.w	r3, [sl]
 800cace:	ea49 0903 	orr.w	r9, r9, r3
 800cad2:	f019 0f01 	tst.w	r9, #1
 800cad6:	d10e      	bne.n	800caf6 <__gethex+0x33e>
 800cad8:	f045 0510 	orr.w	r5, r5, #16
 800cadc:	e032      	b.n	800cb44 <__gethex+0x38c>
 800cade:	f04f 0901 	mov.w	r9, #1
 800cae2:	e7d1      	b.n	800ca88 <__gethex+0x2d0>
 800cae4:	2501      	movs	r5, #1
 800cae6:	e7e2      	b.n	800caae <__gethex+0x2f6>
 800cae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caea:	f1c3 0301 	rsb	r3, r3, #1
 800caee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800caf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d0f0      	beq.n	800cad8 <__gethex+0x320>
 800caf6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cafa:	f104 0314 	add.w	r3, r4, #20
 800cafe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cb02:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cb06:	f04f 0c00 	mov.w	ip, #0
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb10:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cb14:	d01b      	beq.n	800cb4e <__gethex+0x396>
 800cb16:	3201      	adds	r2, #1
 800cb18:	6002      	str	r2, [r0, #0]
 800cb1a:	2d02      	cmp	r5, #2
 800cb1c:	f104 0314 	add.w	r3, r4, #20
 800cb20:	d13c      	bne.n	800cb9c <__gethex+0x3e4>
 800cb22:	f8d8 2000 	ldr.w	r2, [r8]
 800cb26:	3a01      	subs	r2, #1
 800cb28:	42b2      	cmp	r2, r6
 800cb2a:	d109      	bne.n	800cb40 <__gethex+0x388>
 800cb2c:	1171      	asrs	r1, r6, #5
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cb34:	f006 061f 	and.w	r6, r6, #31
 800cb38:	fa02 f606 	lsl.w	r6, r2, r6
 800cb3c:	421e      	tst	r6, r3
 800cb3e:	d13a      	bne.n	800cbb6 <__gethex+0x3fe>
 800cb40:	f045 0520 	orr.w	r5, r5, #32
 800cb44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb46:	601c      	str	r4, [r3, #0]
 800cb48:	9b02      	ldr	r3, [sp, #8]
 800cb4a:	601f      	str	r7, [r3, #0]
 800cb4c:	e6b0      	b.n	800c8b0 <__gethex+0xf8>
 800cb4e:	4299      	cmp	r1, r3
 800cb50:	f843 cc04 	str.w	ip, [r3, #-4]
 800cb54:	d8d9      	bhi.n	800cb0a <__gethex+0x352>
 800cb56:	68a3      	ldr	r3, [r4, #8]
 800cb58:	459b      	cmp	fp, r3
 800cb5a:	db17      	blt.n	800cb8c <__gethex+0x3d4>
 800cb5c:	6861      	ldr	r1, [r4, #4]
 800cb5e:	9801      	ldr	r0, [sp, #4]
 800cb60:	3101      	adds	r1, #1
 800cb62:	f000 f9c3 	bl	800ceec <_Balloc>
 800cb66:	4681      	mov	r9, r0
 800cb68:	b918      	cbnz	r0, 800cb72 <__gethex+0x3ba>
 800cb6a:	4b1a      	ldr	r3, [pc, #104]	@ (800cbd4 <__gethex+0x41c>)
 800cb6c:	4602      	mov	r2, r0
 800cb6e:	2184      	movs	r1, #132	@ 0x84
 800cb70:	e6c5      	b.n	800c8fe <__gethex+0x146>
 800cb72:	6922      	ldr	r2, [r4, #16]
 800cb74:	3202      	adds	r2, #2
 800cb76:	f104 010c 	add.w	r1, r4, #12
 800cb7a:	0092      	lsls	r2, r2, #2
 800cb7c:	300c      	adds	r0, #12
 800cb7e:	f7fe ff6a 	bl	800ba56 <memcpy>
 800cb82:	4621      	mov	r1, r4
 800cb84:	9801      	ldr	r0, [sp, #4]
 800cb86:	f000 f9f1 	bl	800cf6c <_Bfree>
 800cb8a:	464c      	mov	r4, r9
 800cb8c:	6923      	ldr	r3, [r4, #16]
 800cb8e:	1c5a      	adds	r2, r3, #1
 800cb90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb94:	6122      	str	r2, [r4, #16]
 800cb96:	2201      	movs	r2, #1
 800cb98:	615a      	str	r2, [r3, #20]
 800cb9a:	e7be      	b.n	800cb1a <__gethex+0x362>
 800cb9c:	6922      	ldr	r2, [r4, #16]
 800cb9e:	455a      	cmp	r2, fp
 800cba0:	dd0b      	ble.n	800cbba <__gethex+0x402>
 800cba2:	2101      	movs	r1, #1
 800cba4:	4620      	mov	r0, r4
 800cba6:	f7ff fd9f 	bl	800c6e8 <rshift>
 800cbaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cbae:	3701      	adds	r7, #1
 800cbb0:	42bb      	cmp	r3, r7
 800cbb2:	f6ff aee0 	blt.w	800c976 <__gethex+0x1be>
 800cbb6:	2501      	movs	r5, #1
 800cbb8:	e7c2      	b.n	800cb40 <__gethex+0x388>
 800cbba:	f016 061f 	ands.w	r6, r6, #31
 800cbbe:	d0fa      	beq.n	800cbb6 <__gethex+0x3fe>
 800cbc0:	4453      	add	r3, sl
 800cbc2:	f1c6 0620 	rsb	r6, r6, #32
 800cbc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cbca:	f000 fa81 	bl	800d0d0 <__hi0bits>
 800cbce:	42b0      	cmp	r0, r6
 800cbd0:	dbe7      	blt.n	800cba2 <__gethex+0x3ea>
 800cbd2:	e7f0      	b.n	800cbb6 <__gethex+0x3fe>
 800cbd4:	0800e46a 	.word	0x0800e46a

0800cbd8 <L_shift>:
 800cbd8:	f1c2 0208 	rsb	r2, r2, #8
 800cbdc:	0092      	lsls	r2, r2, #2
 800cbde:	b570      	push	{r4, r5, r6, lr}
 800cbe0:	f1c2 0620 	rsb	r6, r2, #32
 800cbe4:	6843      	ldr	r3, [r0, #4]
 800cbe6:	6804      	ldr	r4, [r0, #0]
 800cbe8:	fa03 f506 	lsl.w	r5, r3, r6
 800cbec:	432c      	orrs	r4, r5
 800cbee:	40d3      	lsrs	r3, r2
 800cbf0:	6004      	str	r4, [r0, #0]
 800cbf2:	f840 3f04 	str.w	r3, [r0, #4]!
 800cbf6:	4288      	cmp	r0, r1
 800cbf8:	d3f4      	bcc.n	800cbe4 <L_shift+0xc>
 800cbfa:	bd70      	pop	{r4, r5, r6, pc}

0800cbfc <__match>:
 800cbfc:	b530      	push	{r4, r5, lr}
 800cbfe:	6803      	ldr	r3, [r0, #0]
 800cc00:	3301      	adds	r3, #1
 800cc02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc06:	b914      	cbnz	r4, 800cc0e <__match+0x12>
 800cc08:	6003      	str	r3, [r0, #0]
 800cc0a:	2001      	movs	r0, #1
 800cc0c:	bd30      	pop	{r4, r5, pc}
 800cc0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc12:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cc16:	2d19      	cmp	r5, #25
 800cc18:	bf98      	it	ls
 800cc1a:	3220      	addls	r2, #32
 800cc1c:	42a2      	cmp	r2, r4
 800cc1e:	d0f0      	beq.n	800cc02 <__match+0x6>
 800cc20:	2000      	movs	r0, #0
 800cc22:	e7f3      	b.n	800cc0c <__match+0x10>

0800cc24 <__hexnan>:
 800cc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc28:	680b      	ldr	r3, [r1, #0]
 800cc2a:	6801      	ldr	r1, [r0, #0]
 800cc2c:	115e      	asrs	r6, r3, #5
 800cc2e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cc32:	f013 031f 	ands.w	r3, r3, #31
 800cc36:	b087      	sub	sp, #28
 800cc38:	bf18      	it	ne
 800cc3a:	3604      	addne	r6, #4
 800cc3c:	2500      	movs	r5, #0
 800cc3e:	1f37      	subs	r7, r6, #4
 800cc40:	4682      	mov	sl, r0
 800cc42:	4690      	mov	r8, r2
 800cc44:	9301      	str	r3, [sp, #4]
 800cc46:	f846 5c04 	str.w	r5, [r6, #-4]
 800cc4a:	46b9      	mov	r9, r7
 800cc4c:	463c      	mov	r4, r7
 800cc4e:	9502      	str	r5, [sp, #8]
 800cc50:	46ab      	mov	fp, r5
 800cc52:	784a      	ldrb	r2, [r1, #1]
 800cc54:	1c4b      	adds	r3, r1, #1
 800cc56:	9303      	str	r3, [sp, #12]
 800cc58:	b342      	cbz	r2, 800ccac <__hexnan+0x88>
 800cc5a:	4610      	mov	r0, r2
 800cc5c:	9105      	str	r1, [sp, #20]
 800cc5e:	9204      	str	r2, [sp, #16]
 800cc60:	f7ff fd94 	bl	800c78c <__hexdig_fun>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	d151      	bne.n	800cd0c <__hexnan+0xe8>
 800cc68:	9a04      	ldr	r2, [sp, #16]
 800cc6a:	9905      	ldr	r1, [sp, #20]
 800cc6c:	2a20      	cmp	r2, #32
 800cc6e:	d818      	bhi.n	800cca2 <__hexnan+0x7e>
 800cc70:	9b02      	ldr	r3, [sp, #8]
 800cc72:	459b      	cmp	fp, r3
 800cc74:	dd13      	ble.n	800cc9e <__hexnan+0x7a>
 800cc76:	454c      	cmp	r4, r9
 800cc78:	d206      	bcs.n	800cc88 <__hexnan+0x64>
 800cc7a:	2d07      	cmp	r5, #7
 800cc7c:	dc04      	bgt.n	800cc88 <__hexnan+0x64>
 800cc7e:	462a      	mov	r2, r5
 800cc80:	4649      	mov	r1, r9
 800cc82:	4620      	mov	r0, r4
 800cc84:	f7ff ffa8 	bl	800cbd8 <L_shift>
 800cc88:	4544      	cmp	r4, r8
 800cc8a:	d952      	bls.n	800cd32 <__hexnan+0x10e>
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	f1a4 0904 	sub.w	r9, r4, #4
 800cc92:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc96:	f8cd b008 	str.w	fp, [sp, #8]
 800cc9a:	464c      	mov	r4, r9
 800cc9c:	461d      	mov	r5, r3
 800cc9e:	9903      	ldr	r1, [sp, #12]
 800cca0:	e7d7      	b.n	800cc52 <__hexnan+0x2e>
 800cca2:	2a29      	cmp	r2, #41	@ 0x29
 800cca4:	d157      	bne.n	800cd56 <__hexnan+0x132>
 800cca6:	3102      	adds	r1, #2
 800cca8:	f8ca 1000 	str.w	r1, [sl]
 800ccac:	f1bb 0f00 	cmp.w	fp, #0
 800ccb0:	d051      	beq.n	800cd56 <__hexnan+0x132>
 800ccb2:	454c      	cmp	r4, r9
 800ccb4:	d206      	bcs.n	800ccc4 <__hexnan+0xa0>
 800ccb6:	2d07      	cmp	r5, #7
 800ccb8:	dc04      	bgt.n	800ccc4 <__hexnan+0xa0>
 800ccba:	462a      	mov	r2, r5
 800ccbc:	4649      	mov	r1, r9
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	f7ff ff8a 	bl	800cbd8 <L_shift>
 800ccc4:	4544      	cmp	r4, r8
 800ccc6:	d936      	bls.n	800cd36 <__hexnan+0x112>
 800ccc8:	f1a8 0204 	sub.w	r2, r8, #4
 800cccc:	4623      	mov	r3, r4
 800ccce:	f853 1b04 	ldr.w	r1, [r3], #4
 800ccd2:	f842 1f04 	str.w	r1, [r2, #4]!
 800ccd6:	429f      	cmp	r7, r3
 800ccd8:	d2f9      	bcs.n	800ccce <__hexnan+0xaa>
 800ccda:	1b3b      	subs	r3, r7, r4
 800ccdc:	f023 0303 	bic.w	r3, r3, #3
 800cce0:	3304      	adds	r3, #4
 800cce2:	3401      	adds	r4, #1
 800cce4:	3e03      	subs	r6, #3
 800cce6:	42b4      	cmp	r4, r6
 800cce8:	bf88      	it	hi
 800ccea:	2304      	movhi	r3, #4
 800ccec:	4443      	add	r3, r8
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f843 2b04 	str.w	r2, [r3], #4
 800ccf4:	429f      	cmp	r7, r3
 800ccf6:	d2fb      	bcs.n	800ccf0 <__hexnan+0xcc>
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	b91b      	cbnz	r3, 800cd04 <__hexnan+0xe0>
 800ccfc:	4547      	cmp	r7, r8
 800ccfe:	d128      	bne.n	800cd52 <__hexnan+0x12e>
 800cd00:	2301      	movs	r3, #1
 800cd02:	603b      	str	r3, [r7, #0]
 800cd04:	2005      	movs	r0, #5
 800cd06:	b007      	add	sp, #28
 800cd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd0c:	3501      	adds	r5, #1
 800cd0e:	2d08      	cmp	r5, #8
 800cd10:	f10b 0b01 	add.w	fp, fp, #1
 800cd14:	dd06      	ble.n	800cd24 <__hexnan+0x100>
 800cd16:	4544      	cmp	r4, r8
 800cd18:	d9c1      	bls.n	800cc9e <__hexnan+0x7a>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f844 3c04 	str.w	r3, [r4, #-4]
 800cd20:	2501      	movs	r5, #1
 800cd22:	3c04      	subs	r4, #4
 800cd24:	6822      	ldr	r2, [r4, #0]
 800cd26:	f000 000f 	and.w	r0, r0, #15
 800cd2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cd2e:	6020      	str	r0, [r4, #0]
 800cd30:	e7b5      	b.n	800cc9e <__hexnan+0x7a>
 800cd32:	2508      	movs	r5, #8
 800cd34:	e7b3      	b.n	800cc9e <__hexnan+0x7a>
 800cd36:	9b01      	ldr	r3, [sp, #4]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d0dd      	beq.n	800ccf8 <__hexnan+0xd4>
 800cd3c:	f1c3 0320 	rsb	r3, r3, #32
 800cd40:	f04f 32ff 	mov.w	r2, #4294967295
 800cd44:	40da      	lsrs	r2, r3
 800cd46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cd4a:	4013      	ands	r3, r2
 800cd4c:	f846 3c04 	str.w	r3, [r6, #-4]
 800cd50:	e7d2      	b.n	800ccf8 <__hexnan+0xd4>
 800cd52:	3f04      	subs	r7, #4
 800cd54:	e7d0      	b.n	800ccf8 <__hexnan+0xd4>
 800cd56:	2004      	movs	r0, #4
 800cd58:	e7d5      	b.n	800cd06 <__hexnan+0xe2>
	...

0800cd5c <malloc>:
 800cd5c:	4b02      	ldr	r3, [pc, #8]	@ (800cd68 <malloc+0xc>)
 800cd5e:	4601      	mov	r1, r0
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	f000 b825 	b.w	800cdb0 <_malloc_r>
 800cd66:	bf00      	nop
 800cd68:	200001e0 	.word	0x200001e0

0800cd6c <sbrk_aligned>:
 800cd6c:	b570      	push	{r4, r5, r6, lr}
 800cd6e:	4e0f      	ldr	r6, [pc, #60]	@ (800cdac <sbrk_aligned+0x40>)
 800cd70:	460c      	mov	r4, r1
 800cd72:	6831      	ldr	r1, [r6, #0]
 800cd74:	4605      	mov	r5, r0
 800cd76:	b911      	cbnz	r1, 800cd7e <sbrk_aligned+0x12>
 800cd78:	f000 ff8a 	bl	800dc90 <_sbrk_r>
 800cd7c:	6030      	str	r0, [r6, #0]
 800cd7e:	4621      	mov	r1, r4
 800cd80:	4628      	mov	r0, r5
 800cd82:	f000 ff85 	bl	800dc90 <_sbrk_r>
 800cd86:	1c43      	adds	r3, r0, #1
 800cd88:	d103      	bne.n	800cd92 <sbrk_aligned+0x26>
 800cd8a:	f04f 34ff 	mov.w	r4, #4294967295
 800cd8e:	4620      	mov	r0, r4
 800cd90:	bd70      	pop	{r4, r5, r6, pc}
 800cd92:	1cc4      	adds	r4, r0, #3
 800cd94:	f024 0403 	bic.w	r4, r4, #3
 800cd98:	42a0      	cmp	r0, r4
 800cd9a:	d0f8      	beq.n	800cd8e <sbrk_aligned+0x22>
 800cd9c:	1a21      	subs	r1, r4, r0
 800cd9e:	4628      	mov	r0, r5
 800cda0:	f000 ff76 	bl	800dc90 <_sbrk_r>
 800cda4:	3001      	adds	r0, #1
 800cda6:	d1f2      	bne.n	800cd8e <sbrk_aligned+0x22>
 800cda8:	e7ef      	b.n	800cd8a <sbrk_aligned+0x1e>
 800cdaa:	bf00      	nop
 800cdac:	20000cb8 	.word	0x20000cb8

0800cdb0 <_malloc_r>:
 800cdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdb4:	1ccd      	adds	r5, r1, #3
 800cdb6:	f025 0503 	bic.w	r5, r5, #3
 800cdba:	3508      	adds	r5, #8
 800cdbc:	2d0c      	cmp	r5, #12
 800cdbe:	bf38      	it	cc
 800cdc0:	250c      	movcc	r5, #12
 800cdc2:	2d00      	cmp	r5, #0
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	db01      	blt.n	800cdcc <_malloc_r+0x1c>
 800cdc8:	42a9      	cmp	r1, r5
 800cdca:	d904      	bls.n	800cdd6 <_malloc_r+0x26>
 800cdcc:	230c      	movs	r3, #12
 800cdce:	6033      	str	r3, [r6, #0]
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ceac <_malloc_r+0xfc>
 800cdda:	f000 f87b 	bl	800ced4 <__malloc_lock>
 800cdde:	f8d8 3000 	ldr.w	r3, [r8]
 800cde2:	461c      	mov	r4, r3
 800cde4:	bb44      	cbnz	r4, 800ce38 <_malloc_r+0x88>
 800cde6:	4629      	mov	r1, r5
 800cde8:	4630      	mov	r0, r6
 800cdea:	f7ff ffbf 	bl	800cd6c <sbrk_aligned>
 800cdee:	1c43      	adds	r3, r0, #1
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	d158      	bne.n	800cea6 <_malloc_r+0xf6>
 800cdf4:	f8d8 4000 	ldr.w	r4, [r8]
 800cdf8:	4627      	mov	r7, r4
 800cdfa:	2f00      	cmp	r7, #0
 800cdfc:	d143      	bne.n	800ce86 <_malloc_r+0xd6>
 800cdfe:	2c00      	cmp	r4, #0
 800ce00:	d04b      	beq.n	800ce9a <_malloc_r+0xea>
 800ce02:	6823      	ldr	r3, [r4, #0]
 800ce04:	4639      	mov	r1, r7
 800ce06:	4630      	mov	r0, r6
 800ce08:	eb04 0903 	add.w	r9, r4, r3
 800ce0c:	f000 ff40 	bl	800dc90 <_sbrk_r>
 800ce10:	4581      	cmp	r9, r0
 800ce12:	d142      	bne.n	800ce9a <_malloc_r+0xea>
 800ce14:	6821      	ldr	r1, [r4, #0]
 800ce16:	1a6d      	subs	r5, r5, r1
 800ce18:	4629      	mov	r1, r5
 800ce1a:	4630      	mov	r0, r6
 800ce1c:	f7ff ffa6 	bl	800cd6c <sbrk_aligned>
 800ce20:	3001      	adds	r0, #1
 800ce22:	d03a      	beq.n	800ce9a <_malloc_r+0xea>
 800ce24:	6823      	ldr	r3, [r4, #0]
 800ce26:	442b      	add	r3, r5
 800ce28:	6023      	str	r3, [r4, #0]
 800ce2a:	f8d8 3000 	ldr.w	r3, [r8]
 800ce2e:	685a      	ldr	r2, [r3, #4]
 800ce30:	bb62      	cbnz	r2, 800ce8c <_malloc_r+0xdc>
 800ce32:	f8c8 7000 	str.w	r7, [r8]
 800ce36:	e00f      	b.n	800ce58 <_malloc_r+0xa8>
 800ce38:	6822      	ldr	r2, [r4, #0]
 800ce3a:	1b52      	subs	r2, r2, r5
 800ce3c:	d420      	bmi.n	800ce80 <_malloc_r+0xd0>
 800ce3e:	2a0b      	cmp	r2, #11
 800ce40:	d917      	bls.n	800ce72 <_malloc_r+0xc2>
 800ce42:	1961      	adds	r1, r4, r5
 800ce44:	42a3      	cmp	r3, r4
 800ce46:	6025      	str	r5, [r4, #0]
 800ce48:	bf18      	it	ne
 800ce4a:	6059      	strne	r1, [r3, #4]
 800ce4c:	6863      	ldr	r3, [r4, #4]
 800ce4e:	bf08      	it	eq
 800ce50:	f8c8 1000 	streq.w	r1, [r8]
 800ce54:	5162      	str	r2, [r4, r5]
 800ce56:	604b      	str	r3, [r1, #4]
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f000 f841 	bl	800cee0 <__malloc_unlock>
 800ce5e:	f104 000b 	add.w	r0, r4, #11
 800ce62:	1d23      	adds	r3, r4, #4
 800ce64:	f020 0007 	bic.w	r0, r0, #7
 800ce68:	1ac2      	subs	r2, r0, r3
 800ce6a:	bf1c      	itt	ne
 800ce6c:	1a1b      	subne	r3, r3, r0
 800ce6e:	50a3      	strne	r3, [r4, r2]
 800ce70:	e7af      	b.n	800cdd2 <_malloc_r+0x22>
 800ce72:	6862      	ldr	r2, [r4, #4]
 800ce74:	42a3      	cmp	r3, r4
 800ce76:	bf0c      	ite	eq
 800ce78:	f8c8 2000 	streq.w	r2, [r8]
 800ce7c:	605a      	strne	r2, [r3, #4]
 800ce7e:	e7eb      	b.n	800ce58 <_malloc_r+0xa8>
 800ce80:	4623      	mov	r3, r4
 800ce82:	6864      	ldr	r4, [r4, #4]
 800ce84:	e7ae      	b.n	800cde4 <_malloc_r+0x34>
 800ce86:	463c      	mov	r4, r7
 800ce88:	687f      	ldr	r7, [r7, #4]
 800ce8a:	e7b6      	b.n	800cdfa <_malloc_r+0x4a>
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	42a3      	cmp	r3, r4
 800ce92:	d1fb      	bne.n	800ce8c <_malloc_r+0xdc>
 800ce94:	2300      	movs	r3, #0
 800ce96:	6053      	str	r3, [r2, #4]
 800ce98:	e7de      	b.n	800ce58 <_malloc_r+0xa8>
 800ce9a:	230c      	movs	r3, #12
 800ce9c:	6033      	str	r3, [r6, #0]
 800ce9e:	4630      	mov	r0, r6
 800cea0:	f000 f81e 	bl	800cee0 <__malloc_unlock>
 800cea4:	e794      	b.n	800cdd0 <_malloc_r+0x20>
 800cea6:	6005      	str	r5, [r0, #0]
 800cea8:	e7d6      	b.n	800ce58 <_malloc_r+0xa8>
 800ceaa:	bf00      	nop
 800ceac:	20000cbc 	.word	0x20000cbc

0800ceb0 <__ascii_mbtowc>:
 800ceb0:	b082      	sub	sp, #8
 800ceb2:	b901      	cbnz	r1, 800ceb6 <__ascii_mbtowc+0x6>
 800ceb4:	a901      	add	r1, sp, #4
 800ceb6:	b142      	cbz	r2, 800ceca <__ascii_mbtowc+0x1a>
 800ceb8:	b14b      	cbz	r3, 800cece <__ascii_mbtowc+0x1e>
 800ceba:	7813      	ldrb	r3, [r2, #0]
 800cebc:	600b      	str	r3, [r1, #0]
 800cebe:	7812      	ldrb	r2, [r2, #0]
 800cec0:	1e10      	subs	r0, r2, #0
 800cec2:	bf18      	it	ne
 800cec4:	2001      	movne	r0, #1
 800cec6:	b002      	add	sp, #8
 800cec8:	4770      	bx	lr
 800ceca:	4610      	mov	r0, r2
 800cecc:	e7fb      	b.n	800cec6 <__ascii_mbtowc+0x16>
 800cece:	f06f 0001 	mvn.w	r0, #1
 800ced2:	e7f8      	b.n	800cec6 <__ascii_mbtowc+0x16>

0800ced4 <__malloc_lock>:
 800ced4:	4801      	ldr	r0, [pc, #4]	@ (800cedc <__malloc_lock+0x8>)
 800ced6:	f7fe bdbc 	b.w	800ba52 <__retarget_lock_acquire_recursive>
 800ceda:	bf00      	nop
 800cedc:	20000cb4 	.word	0x20000cb4

0800cee0 <__malloc_unlock>:
 800cee0:	4801      	ldr	r0, [pc, #4]	@ (800cee8 <__malloc_unlock+0x8>)
 800cee2:	f7fe bdb7 	b.w	800ba54 <__retarget_lock_release_recursive>
 800cee6:	bf00      	nop
 800cee8:	20000cb4 	.word	0x20000cb4

0800ceec <_Balloc>:
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	69c6      	ldr	r6, [r0, #28]
 800cef0:	4604      	mov	r4, r0
 800cef2:	460d      	mov	r5, r1
 800cef4:	b976      	cbnz	r6, 800cf14 <_Balloc+0x28>
 800cef6:	2010      	movs	r0, #16
 800cef8:	f7ff ff30 	bl	800cd5c <malloc>
 800cefc:	4602      	mov	r2, r0
 800cefe:	61e0      	str	r0, [r4, #28]
 800cf00:	b920      	cbnz	r0, 800cf0c <_Balloc+0x20>
 800cf02:	4b18      	ldr	r3, [pc, #96]	@ (800cf64 <_Balloc+0x78>)
 800cf04:	4818      	ldr	r0, [pc, #96]	@ (800cf68 <_Balloc+0x7c>)
 800cf06:	216b      	movs	r1, #107	@ 0x6b
 800cf08:	f000 fed2 	bl	800dcb0 <__assert_func>
 800cf0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf10:	6006      	str	r6, [r0, #0]
 800cf12:	60c6      	str	r6, [r0, #12]
 800cf14:	69e6      	ldr	r6, [r4, #28]
 800cf16:	68f3      	ldr	r3, [r6, #12]
 800cf18:	b183      	cbz	r3, 800cf3c <_Balloc+0x50>
 800cf1a:	69e3      	ldr	r3, [r4, #28]
 800cf1c:	68db      	ldr	r3, [r3, #12]
 800cf1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf22:	b9b8      	cbnz	r0, 800cf54 <_Balloc+0x68>
 800cf24:	2101      	movs	r1, #1
 800cf26:	fa01 f605 	lsl.w	r6, r1, r5
 800cf2a:	1d72      	adds	r2, r6, #5
 800cf2c:	0092      	lsls	r2, r2, #2
 800cf2e:	4620      	mov	r0, r4
 800cf30:	f000 fedc 	bl	800dcec <_calloc_r>
 800cf34:	b160      	cbz	r0, 800cf50 <_Balloc+0x64>
 800cf36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf3a:	e00e      	b.n	800cf5a <_Balloc+0x6e>
 800cf3c:	2221      	movs	r2, #33	@ 0x21
 800cf3e:	2104      	movs	r1, #4
 800cf40:	4620      	mov	r0, r4
 800cf42:	f000 fed3 	bl	800dcec <_calloc_r>
 800cf46:	69e3      	ldr	r3, [r4, #28]
 800cf48:	60f0      	str	r0, [r6, #12]
 800cf4a:	68db      	ldr	r3, [r3, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e4      	bne.n	800cf1a <_Balloc+0x2e>
 800cf50:	2000      	movs	r0, #0
 800cf52:	bd70      	pop	{r4, r5, r6, pc}
 800cf54:	6802      	ldr	r2, [r0, #0]
 800cf56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf60:	e7f7      	b.n	800cf52 <_Balloc+0x66>
 800cf62:	bf00      	nop
 800cf64:	0800e3fb 	.word	0x0800e3fb
 800cf68:	0800e4db 	.word	0x0800e4db

0800cf6c <_Bfree>:
 800cf6c:	b570      	push	{r4, r5, r6, lr}
 800cf6e:	69c6      	ldr	r6, [r0, #28]
 800cf70:	4605      	mov	r5, r0
 800cf72:	460c      	mov	r4, r1
 800cf74:	b976      	cbnz	r6, 800cf94 <_Bfree+0x28>
 800cf76:	2010      	movs	r0, #16
 800cf78:	f7ff fef0 	bl	800cd5c <malloc>
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	61e8      	str	r0, [r5, #28]
 800cf80:	b920      	cbnz	r0, 800cf8c <_Bfree+0x20>
 800cf82:	4b09      	ldr	r3, [pc, #36]	@ (800cfa8 <_Bfree+0x3c>)
 800cf84:	4809      	ldr	r0, [pc, #36]	@ (800cfac <_Bfree+0x40>)
 800cf86:	218f      	movs	r1, #143	@ 0x8f
 800cf88:	f000 fe92 	bl	800dcb0 <__assert_func>
 800cf8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf90:	6006      	str	r6, [r0, #0]
 800cf92:	60c6      	str	r6, [r0, #12]
 800cf94:	b13c      	cbz	r4, 800cfa6 <_Bfree+0x3a>
 800cf96:	69eb      	ldr	r3, [r5, #28]
 800cf98:	6862      	ldr	r2, [r4, #4]
 800cf9a:	68db      	ldr	r3, [r3, #12]
 800cf9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfa0:	6021      	str	r1, [r4, #0]
 800cfa2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfa6:	bd70      	pop	{r4, r5, r6, pc}
 800cfa8:	0800e3fb 	.word	0x0800e3fb
 800cfac:	0800e4db 	.word	0x0800e4db

0800cfb0 <__multadd>:
 800cfb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfb4:	690d      	ldr	r5, [r1, #16]
 800cfb6:	4607      	mov	r7, r0
 800cfb8:	460c      	mov	r4, r1
 800cfba:	461e      	mov	r6, r3
 800cfbc:	f101 0c14 	add.w	ip, r1, #20
 800cfc0:	2000      	movs	r0, #0
 800cfc2:	f8dc 3000 	ldr.w	r3, [ip]
 800cfc6:	b299      	uxth	r1, r3
 800cfc8:	fb02 6101 	mla	r1, r2, r1, r6
 800cfcc:	0c1e      	lsrs	r6, r3, #16
 800cfce:	0c0b      	lsrs	r3, r1, #16
 800cfd0:	fb02 3306 	mla	r3, r2, r6, r3
 800cfd4:	b289      	uxth	r1, r1
 800cfd6:	3001      	adds	r0, #1
 800cfd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfdc:	4285      	cmp	r5, r0
 800cfde:	f84c 1b04 	str.w	r1, [ip], #4
 800cfe2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cfe6:	dcec      	bgt.n	800cfc2 <__multadd+0x12>
 800cfe8:	b30e      	cbz	r6, 800d02e <__multadd+0x7e>
 800cfea:	68a3      	ldr	r3, [r4, #8]
 800cfec:	42ab      	cmp	r3, r5
 800cfee:	dc19      	bgt.n	800d024 <__multadd+0x74>
 800cff0:	6861      	ldr	r1, [r4, #4]
 800cff2:	4638      	mov	r0, r7
 800cff4:	3101      	adds	r1, #1
 800cff6:	f7ff ff79 	bl	800ceec <_Balloc>
 800cffa:	4680      	mov	r8, r0
 800cffc:	b928      	cbnz	r0, 800d00a <__multadd+0x5a>
 800cffe:	4602      	mov	r2, r0
 800d000:	4b0c      	ldr	r3, [pc, #48]	@ (800d034 <__multadd+0x84>)
 800d002:	480d      	ldr	r0, [pc, #52]	@ (800d038 <__multadd+0x88>)
 800d004:	21ba      	movs	r1, #186	@ 0xba
 800d006:	f000 fe53 	bl	800dcb0 <__assert_func>
 800d00a:	6922      	ldr	r2, [r4, #16]
 800d00c:	3202      	adds	r2, #2
 800d00e:	f104 010c 	add.w	r1, r4, #12
 800d012:	0092      	lsls	r2, r2, #2
 800d014:	300c      	adds	r0, #12
 800d016:	f7fe fd1e 	bl	800ba56 <memcpy>
 800d01a:	4621      	mov	r1, r4
 800d01c:	4638      	mov	r0, r7
 800d01e:	f7ff ffa5 	bl	800cf6c <_Bfree>
 800d022:	4644      	mov	r4, r8
 800d024:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d028:	3501      	adds	r5, #1
 800d02a:	615e      	str	r6, [r3, #20]
 800d02c:	6125      	str	r5, [r4, #16]
 800d02e:	4620      	mov	r0, r4
 800d030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d034:	0800e46a 	.word	0x0800e46a
 800d038:	0800e4db 	.word	0x0800e4db

0800d03c <__s2b>:
 800d03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d040:	460c      	mov	r4, r1
 800d042:	4615      	mov	r5, r2
 800d044:	461f      	mov	r7, r3
 800d046:	2209      	movs	r2, #9
 800d048:	3308      	adds	r3, #8
 800d04a:	4606      	mov	r6, r0
 800d04c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d050:	2100      	movs	r1, #0
 800d052:	2201      	movs	r2, #1
 800d054:	429a      	cmp	r2, r3
 800d056:	db09      	blt.n	800d06c <__s2b+0x30>
 800d058:	4630      	mov	r0, r6
 800d05a:	f7ff ff47 	bl	800ceec <_Balloc>
 800d05e:	b940      	cbnz	r0, 800d072 <__s2b+0x36>
 800d060:	4602      	mov	r2, r0
 800d062:	4b19      	ldr	r3, [pc, #100]	@ (800d0c8 <__s2b+0x8c>)
 800d064:	4819      	ldr	r0, [pc, #100]	@ (800d0cc <__s2b+0x90>)
 800d066:	21d3      	movs	r1, #211	@ 0xd3
 800d068:	f000 fe22 	bl	800dcb0 <__assert_func>
 800d06c:	0052      	lsls	r2, r2, #1
 800d06e:	3101      	adds	r1, #1
 800d070:	e7f0      	b.n	800d054 <__s2b+0x18>
 800d072:	9b08      	ldr	r3, [sp, #32]
 800d074:	6143      	str	r3, [r0, #20]
 800d076:	2d09      	cmp	r5, #9
 800d078:	f04f 0301 	mov.w	r3, #1
 800d07c:	6103      	str	r3, [r0, #16]
 800d07e:	dd16      	ble.n	800d0ae <__s2b+0x72>
 800d080:	f104 0909 	add.w	r9, r4, #9
 800d084:	46c8      	mov	r8, r9
 800d086:	442c      	add	r4, r5
 800d088:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d08c:	4601      	mov	r1, r0
 800d08e:	3b30      	subs	r3, #48	@ 0x30
 800d090:	220a      	movs	r2, #10
 800d092:	4630      	mov	r0, r6
 800d094:	f7ff ff8c 	bl	800cfb0 <__multadd>
 800d098:	45a0      	cmp	r8, r4
 800d09a:	d1f5      	bne.n	800d088 <__s2b+0x4c>
 800d09c:	f1a5 0408 	sub.w	r4, r5, #8
 800d0a0:	444c      	add	r4, r9
 800d0a2:	1b2d      	subs	r5, r5, r4
 800d0a4:	1963      	adds	r3, r4, r5
 800d0a6:	42bb      	cmp	r3, r7
 800d0a8:	db04      	blt.n	800d0b4 <__s2b+0x78>
 800d0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0ae:	340a      	adds	r4, #10
 800d0b0:	2509      	movs	r5, #9
 800d0b2:	e7f6      	b.n	800d0a2 <__s2b+0x66>
 800d0b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d0b8:	4601      	mov	r1, r0
 800d0ba:	3b30      	subs	r3, #48	@ 0x30
 800d0bc:	220a      	movs	r2, #10
 800d0be:	4630      	mov	r0, r6
 800d0c0:	f7ff ff76 	bl	800cfb0 <__multadd>
 800d0c4:	e7ee      	b.n	800d0a4 <__s2b+0x68>
 800d0c6:	bf00      	nop
 800d0c8:	0800e46a 	.word	0x0800e46a
 800d0cc:	0800e4db 	.word	0x0800e4db

0800d0d0 <__hi0bits>:
 800d0d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	bf36      	itet	cc
 800d0d8:	0403      	lslcc	r3, r0, #16
 800d0da:	2000      	movcs	r0, #0
 800d0dc:	2010      	movcc	r0, #16
 800d0de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d0e2:	bf3c      	itt	cc
 800d0e4:	021b      	lslcc	r3, r3, #8
 800d0e6:	3008      	addcc	r0, #8
 800d0e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d0ec:	bf3c      	itt	cc
 800d0ee:	011b      	lslcc	r3, r3, #4
 800d0f0:	3004      	addcc	r0, #4
 800d0f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d0f6:	bf3c      	itt	cc
 800d0f8:	009b      	lslcc	r3, r3, #2
 800d0fa:	3002      	addcc	r0, #2
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	db05      	blt.n	800d10c <__hi0bits+0x3c>
 800d100:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d104:	f100 0001 	add.w	r0, r0, #1
 800d108:	bf08      	it	eq
 800d10a:	2020      	moveq	r0, #32
 800d10c:	4770      	bx	lr

0800d10e <__lo0bits>:
 800d10e:	6803      	ldr	r3, [r0, #0]
 800d110:	4602      	mov	r2, r0
 800d112:	f013 0007 	ands.w	r0, r3, #7
 800d116:	d00b      	beq.n	800d130 <__lo0bits+0x22>
 800d118:	07d9      	lsls	r1, r3, #31
 800d11a:	d421      	bmi.n	800d160 <__lo0bits+0x52>
 800d11c:	0798      	lsls	r0, r3, #30
 800d11e:	bf49      	itett	mi
 800d120:	085b      	lsrmi	r3, r3, #1
 800d122:	089b      	lsrpl	r3, r3, #2
 800d124:	2001      	movmi	r0, #1
 800d126:	6013      	strmi	r3, [r2, #0]
 800d128:	bf5c      	itt	pl
 800d12a:	6013      	strpl	r3, [r2, #0]
 800d12c:	2002      	movpl	r0, #2
 800d12e:	4770      	bx	lr
 800d130:	b299      	uxth	r1, r3
 800d132:	b909      	cbnz	r1, 800d138 <__lo0bits+0x2a>
 800d134:	0c1b      	lsrs	r3, r3, #16
 800d136:	2010      	movs	r0, #16
 800d138:	b2d9      	uxtb	r1, r3
 800d13a:	b909      	cbnz	r1, 800d140 <__lo0bits+0x32>
 800d13c:	3008      	adds	r0, #8
 800d13e:	0a1b      	lsrs	r3, r3, #8
 800d140:	0719      	lsls	r1, r3, #28
 800d142:	bf04      	itt	eq
 800d144:	091b      	lsreq	r3, r3, #4
 800d146:	3004      	addeq	r0, #4
 800d148:	0799      	lsls	r1, r3, #30
 800d14a:	bf04      	itt	eq
 800d14c:	089b      	lsreq	r3, r3, #2
 800d14e:	3002      	addeq	r0, #2
 800d150:	07d9      	lsls	r1, r3, #31
 800d152:	d403      	bmi.n	800d15c <__lo0bits+0x4e>
 800d154:	085b      	lsrs	r3, r3, #1
 800d156:	f100 0001 	add.w	r0, r0, #1
 800d15a:	d003      	beq.n	800d164 <__lo0bits+0x56>
 800d15c:	6013      	str	r3, [r2, #0]
 800d15e:	4770      	bx	lr
 800d160:	2000      	movs	r0, #0
 800d162:	4770      	bx	lr
 800d164:	2020      	movs	r0, #32
 800d166:	4770      	bx	lr

0800d168 <__i2b>:
 800d168:	b510      	push	{r4, lr}
 800d16a:	460c      	mov	r4, r1
 800d16c:	2101      	movs	r1, #1
 800d16e:	f7ff febd 	bl	800ceec <_Balloc>
 800d172:	4602      	mov	r2, r0
 800d174:	b928      	cbnz	r0, 800d182 <__i2b+0x1a>
 800d176:	4b05      	ldr	r3, [pc, #20]	@ (800d18c <__i2b+0x24>)
 800d178:	4805      	ldr	r0, [pc, #20]	@ (800d190 <__i2b+0x28>)
 800d17a:	f240 1145 	movw	r1, #325	@ 0x145
 800d17e:	f000 fd97 	bl	800dcb0 <__assert_func>
 800d182:	2301      	movs	r3, #1
 800d184:	6144      	str	r4, [r0, #20]
 800d186:	6103      	str	r3, [r0, #16]
 800d188:	bd10      	pop	{r4, pc}
 800d18a:	bf00      	nop
 800d18c:	0800e46a 	.word	0x0800e46a
 800d190:	0800e4db 	.word	0x0800e4db

0800d194 <__multiply>:
 800d194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d198:	4617      	mov	r7, r2
 800d19a:	690a      	ldr	r2, [r1, #16]
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	bfa8      	it	ge
 800d1a2:	463b      	movge	r3, r7
 800d1a4:	4689      	mov	r9, r1
 800d1a6:	bfa4      	itt	ge
 800d1a8:	460f      	movge	r7, r1
 800d1aa:	4699      	movge	r9, r3
 800d1ac:	693d      	ldr	r5, [r7, #16]
 800d1ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	6879      	ldr	r1, [r7, #4]
 800d1b6:	eb05 060a 	add.w	r6, r5, sl
 800d1ba:	42b3      	cmp	r3, r6
 800d1bc:	b085      	sub	sp, #20
 800d1be:	bfb8      	it	lt
 800d1c0:	3101      	addlt	r1, #1
 800d1c2:	f7ff fe93 	bl	800ceec <_Balloc>
 800d1c6:	b930      	cbnz	r0, 800d1d6 <__multiply+0x42>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	4b41      	ldr	r3, [pc, #260]	@ (800d2d0 <__multiply+0x13c>)
 800d1cc:	4841      	ldr	r0, [pc, #260]	@ (800d2d4 <__multiply+0x140>)
 800d1ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d1d2:	f000 fd6d 	bl	800dcb0 <__assert_func>
 800d1d6:	f100 0414 	add.w	r4, r0, #20
 800d1da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d1de:	4623      	mov	r3, r4
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	4573      	cmp	r3, lr
 800d1e4:	d320      	bcc.n	800d228 <__multiply+0x94>
 800d1e6:	f107 0814 	add.w	r8, r7, #20
 800d1ea:	f109 0114 	add.w	r1, r9, #20
 800d1ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d1f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d1f6:	9302      	str	r3, [sp, #8]
 800d1f8:	1beb      	subs	r3, r5, r7
 800d1fa:	3b15      	subs	r3, #21
 800d1fc:	f023 0303 	bic.w	r3, r3, #3
 800d200:	3304      	adds	r3, #4
 800d202:	3715      	adds	r7, #21
 800d204:	42bd      	cmp	r5, r7
 800d206:	bf38      	it	cc
 800d208:	2304      	movcc	r3, #4
 800d20a:	9301      	str	r3, [sp, #4]
 800d20c:	9b02      	ldr	r3, [sp, #8]
 800d20e:	9103      	str	r1, [sp, #12]
 800d210:	428b      	cmp	r3, r1
 800d212:	d80c      	bhi.n	800d22e <__multiply+0x9a>
 800d214:	2e00      	cmp	r6, #0
 800d216:	dd03      	ble.n	800d220 <__multiply+0x8c>
 800d218:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d055      	beq.n	800d2cc <__multiply+0x138>
 800d220:	6106      	str	r6, [r0, #16]
 800d222:	b005      	add	sp, #20
 800d224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d228:	f843 2b04 	str.w	r2, [r3], #4
 800d22c:	e7d9      	b.n	800d1e2 <__multiply+0x4e>
 800d22e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d232:	f1ba 0f00 	cmp.w	sl, #0
 800d236:	d01f      	beq.n	800d278 <__multiply+0xe4>
 800d238:	46c4      	mov	ip, r8
 800d23a:	46a1      	mov	r9, r4
 800d23c:	2700      	movs	r7, #0
 800d23e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d242:	f8d9 3000 	ldr.w	r3, [r9]
 800d246:	fa1f fb82 	uxth.w	fp, r2
 800d24a:	b29b      	uxth	r3, r3
 800d24c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d250:	443b      	add	r3, r7
 800d252:	f8d9 7000 	ldr.w	r7, [r9]
 800d256:	0c12      	lsrs	r2, r2, #16
 800d258:	0c3f      	lsrs	r7, r7, #16
 800d25a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d25e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d262:	b29b      	uxth	r3, r3
 800d264:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d268:	4565      	cmp	r5, ip
 800d26a:	f849 3b04 	str.w	r3, [r9], #4
 800d26e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d272:	d8e4      	bhi.n	800d23e <__multiply+0xaa>
 800d274:	9b01      	ldr	r3, [sp, #4]
 800d276:	50e7      	str	r7, [r4, r3]
 800d278:	9b03      	ldr	r3, [sp, #12]
 800d27a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d27e:	3104      	adds	r1, #4
 800d280:	f1b9 0f00 	cmp.w	r9, #0
 800d284:	d020      	beq.n	800d2c8 <__multiply+0x134>
 800d286:	6823      	ldr	r3, [r4, #0]
 800d288:	4647      	mov	r7, r8
 800d28a:	46a4      	mov	ip, r4
 800d28c:	f04f 0a00 	mov.w	sl, #0
 800d290:	f8b7 b000 	ldrh.w	fp, [r7]
 800d294:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d298:	fb09 220b 	mla	r2, r9, fp, r2
 800d29c:	4452      	add	r2, sl
 800d29e:	b29b      	uxth	r3, r3
 800d2a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2a4:	f84c 3b04 	str.w	r3, [ip], #4
 800d2a8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d2ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2b0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d2b4:	fb09 330a 	mla	r3, r9, sl, r3
 800d2b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d2bc:	42bd      	cmp	r5, r7
 800d2be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2c2:	d8e5      	bhi.n	800d290 <__multiply+0xfc>
 800d2c4:	9a01      	ldr	r2, [sp, #4]
 800d2c6:	50a3      	str	r3, [r4, r2]
 800d2c8:	3404      	adds	r4, #4
 800d2ca:	e79f      	b.n	800d20c <__multiply+0x78>
 800d2cc:	3e01      	subs	r6, #1
 800d2ce:	e7a1      	b.n	800d214 <__multiply+0x80>
 800d2d0:	0800e46a 	.word	0x0800e46a
 800d2d4:	0800e4db 	.word	0x0800e4db

0800d2d8 <__pow5mult>:
 800d2d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2dc:	4615      	mov	r5, r2
 800d2de:	f012 0203 	ands.w	r2, r2, #3
 800d2e2:	4607      	mov	r7, r0
 800d2e4:	460e      	mov	r6, r1
 800d2e6:	d007      	beq.n	800d2f8 <__pow5mult+0x20>
 800d2e8:	4c25      	ldr	r4, [pc, #148]	@ (800d380 <__pow5mult+0xa8>)
 800d2ea:	3a01      	subs	r2, #1
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d2f2:	f7ff fe5d 	bl	800cfb0 <__multadd>
 800d2f6:	4606      	mov	r6, r0
 800d2f8:	10ad      	asrs	r5, r5, #2
 800d2fa:	d03d      	beq.n	800d378 <__pow5mult+0xa0>
 800d2fc:	69fc      	ldr	r4, [r7, #28]
 800d2fe:	b97c      	cbnz	r4, 800d320 <__pow5mult+0x48>
 800d300:	2010      	movs	r0, #16
 800d302:	f7ff fd2b 	bl	800cd5c <malloc>
 800d306:	4602      	mov	r2, r0
 800d308:	61f8      	str	r0, [r7, #28]
 800d30a:	b928      	cbnz	r0, 800d318 <__pow5mult+0x40>
 800d30c:	4b1d      	ldr	r3, [pc, #116]	@ (800d384 <__pow5mult+0xac>)
 800d30e:	481e      	ldr	r0, [pc, #120]	@ (800d388 <__pow5mult+0xb0>)
 800d310:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d314:	f000 fccc 	bl	800dcb0 <__assert_func>
 800d318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d31c:	6004      	str	r4, [r0, #0]
 800d31e:	60c4      	str	r4, [r0, #12]
 800d320:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d328:	b94c      	cbnz	r4, 800d33e <__pow5mult+0x66>
 800d32a:	f240 2171 	movw	r1, #625	@ 0x271
 800d32e:	4638      	mov	r0, r7
 800d330:	f7ff ff1a 	bl	800d168 <__i2b>
 800d334:	2300      	movs	r3, #0
 800d336:	f8c8 0008 	str.w	r0, [r8, #8]
 800d33a:	4604      	mov	r4, r0
 800d33c:	6003      	str	r3, [r0, #0]
 800d33e:	f04f 0900 	mov.w	r9, #0
 800d342:	07eb      	lsls	r3, r5, #31
 800d344:	d50a      	bpl.n	800d35c <__pow5mult+0x84>
 800d346:	4631      	mov	r1, r6
 800d348:	4622      	mov	r2, r4
 800d34a:	4638      	mov	r0, r7
 800d34c:	f7ff ff22 	bl	800d194 <__multiply>
 800d350:	4631      	mov	r1, r6
 800d352:	4680      	mov	r8, r0
 800d354:	4638      	mov	r0, r7
 800d356:	f7ff fe09 	bl	800cf6c <_Bfree>
 800d35a:	4646      	mov	r6, r8
 800d35c:	106d      	asrs	r5, r5, #1
 800d35e:	d00b      	beq.n	800d378 <__pow5mult+0xa0>
 800d360:	6820      	ldr	r0, [r4, #0]
 800d362:	b938      	cbnz	r0, 800d374 <__pow5mult+0x9c>
 800d364:	4622      	mov	r2, r4
 800d366:	4621      	mov	r1, r4
 800d368:	4638      	mov	r0, r7
 800d36a:	f7ff ff13 	bl	800d194 <__multiply>
 800d36e:	6020      	str	r0, [r4, #0]
 800d370:	f8c0 9000 	str.w	r9, [r0]
 800d374:	4604      	mov	r4, r0
 800d376:	e7e4      	b.n	800d342 <__pow5mult+0x6a>
 800d378:	4630      	mov	r0, r6
 800d37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d37e:	bf00      	nop
 800d380:	0800e5d8 	.word	0x0800e5d8
 800d384:	0800e3fb 	.word	0x0800e3fb
 800d388:	0800e4db 	.word	0x0800e4db

0800d38c <__lshift>:
 800d38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d390:	460c      	mov	r4, r1
 800d392:	6849      	ldr	r1, [r1, #4]
 800d394:	6923      	ldr	r3, [r4, #16]
 800d396:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d39a:	68a3      	ldr	r3, [r4, #8]
 800d39c:	4607      	mov	r7, r0
 800d39e:	4691      	mov	r9, r2
 800d3a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d3a4:	f108 0601 	add.w	r6, r8, #1
 800d3a8:	42b3      	cmp	r3, r6
 800d3aa:	db0b      	blt.n	800d3c4 <__lshift+0x38>
 800d3ac:	4638      	mov	r0, r7
 800d3ae:	f7ff fd9d 	bl	800ceec <_Balloc>
 800d3b2:	4605      	mov	r5, r0
 800d3b4:	b948      	cbnz	r0, 800d3ca <__lshift+0x3e>
 800d3b6:	4602      	mov	r2, r0
 800d3b8:	4b28      	ldr	r3, [pc, #160]	@ (800d45c <__lshift+0xd0>)
 800d3ba:	4829      	ldr	r0, [pc, #164]	@ (800d460 <__lshift+0xd4>)
 800d3bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d3c0:	f000 fc76 	bl	800dcb0 <__assert_func>
 800d3c4:	3101      	adds	r1, #1
 800d3c6:	005b      	lsls	r3, r3, #1
 800d3c8:	e7ee      	b.n	800d3a8 <__lshift+0x1c>
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	f100 0114 	add.w	r1, r0, #20
 800d3d0:	f100 0210 	add.w	r2, r0, #16
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	4553      	cmp	r3, sl
 800d3d8:	db33      	blt.n	800d442 <__lshift+0xb6>
 800d3da:	6920      	ldr	r0, [r4, #16]
 800d3dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d3e0:	f104 0314 	add.w	r3, r4, #20
 800d3e4:	f019 091f 	ands.w	r9, r9, #31
 800d3e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d3ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d3f0:	d02b      	beq.n	800d44a <__lshift+0xbe>
 800d3f2:	f1c9 0e20 	rsb	lr, r9, #32
 800d3f6:	468a      	mov	sl, r1
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	6818      	ldr	r0, [r3, #0]
 800d3fc:	fa00 f009 	lsl.w	r0, r0, r9
 800d400:	4310      	orrs	r0, r2
 800d402:	f84a 0b04 	str.w	r0, [sl], #4
 800d406:	f853 2b04 	ldr.w	r2, [r3], #4
 800d40a:	459c      	cmp	ip, r3
 800d40c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d410:	d8f3      	bhi.n	800d3fa <__lshift+0x6e>
 800d412:	ebac 0304 	sub.w	r3, ip, r4
 800d416:	3b15      	subs	r3, #21
 800d418:	f023 0303 	bic.w	r3, r3, #3
 800d41c:	3304      	adds	r3, #4
 800d41e:	f104 0015 	add.w	r0, r4, #21
 800d422:	4560      	cmp	r0, ip
 800d424:	bf88      	it	hi
 800d426:	2304      	movhi	r3, #4
 800d428:	50ca      	str	r2, [r1, r3]
 800d42a:	b10a      	cbz	r2, 800d430 <__lshift+0xa4>
 800d42c:	f108 0602 	add.w	r6, r8, #2
 800d430:	3e01      	subs	r6, #1
 800d432:	4638      	mov	r0, r7
 800d434:	612e      	str	r6, [r5, #16]
 800d436:	4621      	mov	r1, r4
 800d438:	f7ff fd98 	bl	800cf6c <_Bfree>
 800d43c:	4628      	mov	r0, r5
 800d43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d442:	f842 0f04 	str.w	r0, [r2, #4]!
 800d446:	3301      	adds	r3, #1
 800d448:	e7c5      	b.n	800d3d6 <__lshift+0x4a>
 800d44a:	3904      	subs	r1, #4
 800d44c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d450:	f841 2f04 	str.w	r2, [r1, #4]!
 800d454:	459c      	cmp	ip, r3
 800d456:	d8f9      	bhi.n	800d44c <__lshift+0xc0>
 800d458:	e7ea      	b.n	800d430 <__lshift+0xa4>
 800d45a:	bf00      	nop
 800d45c:	0800e46a 	.word	0x0800e46a
 800d460:	0800e4db 	.word	0x0800e4db

0800d464 <__mcmp>:
 800d464:	690a      	ldr	r2, [r1, #16]
 800d466:	4603      	mov	r3, r0
 800d468:	6900      	ldr	r0, [r0, #16]
 800d46a:	1a80      	subs	r0, r0, r2
 800d46c:	b530      	push	{r4, r5, lr}
 800d46e:	d10e      	bne.n	800d48e <__mcmp+0x2a>
 800d470:	3314      	adds	r3, #20
 800d472:	3114      	adds	r1, #20
 800d474:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d478:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d47c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d480:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d484:	4295      	cmp	r5, r2
 800d486:	d003      	beq.n	800d490 <__mcmp+0x2c>
 800d488:	d205      	bcs.n	800d496 <__mcmp+0x32>
 800d48a:	f04f 30ff 	mov.w	r0, #4294967295
 800d48e:	bd30      	pop	{r4, r5, pc}
 800d490:	42a3      	cmp	r3, r4
 800d492:	d3f3      	bcc.n	800d47c <__mcmp+0x18>
 800d494:	e7fb      	b.n	800d48e <__mcmp+0x2a>
 800d496:	2001      	movs	r0, #1
 800d498:	e7f9      	b.n	800d48e <__mcmp+0x2a>
	...

0800d49c <__mdiff>:
 800d49c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a0:	4689      	mov	r9, r1
 800d4a2:	4606      	mov	r6, r0
 800d4a4:	4611      	mov	r1, r2
 800d4a6:	4648      	mov	r0, r9
 800d4a8:	4614      	mov	r4, r2
 800d4aa:	f7ff ffdb 	bl	800d464 <__mcmp>
 800d4ae:	1e05      	subs	r5, r0, #0
 800d4b0:	d112      	bne.n	800d4d8 <__mdiff+0x3c>
 800d4b2:	4629      	mov	r1, r5
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	f7ff fd19 	bl	800ceec <_Balloc>
 800d4ba:	4602      	mov	r2, r0
 800d4bc:	b928      	cbnz	r0, 800d4ca <__mdiff+0x2e>
 800d4be:	4b3f      	ldr	r3, [pc, #252]	@ (800d5bc <__mdiff+0x120>)
 800d4c0:	f240 2137 	movw	r1, #567	@ 0x237
 800d4c4:	483e      	ldr	r0, [pc, #248]	@ (800d5c0 <__mdiff+0x124>)
 800d4c6:	f000 fbf3 	bl	800dcb0 <__assert_func>
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d4d0:	4610      	mov	r0, r2
 800d4d2:	b003      	add	sp, #12
 800d4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4d8:	bfbc      	itt	lt
 800d4da:	464b      	movlt	r3, r9
 800d4dc:	46a1      	movlt	r9, r4
 800d4de:	4630      	mov	r0, r6
 800d4e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d4e4:	bfba      	itte	lt
 800d4e6:	461c      	movlt	r4, r3
 800d4e8:	2501      	movlt	r5, #1
 800d4ea:	2500      	movge	r5, #0
 800d4ec:	f7ff fcfe 	bl	800ceec <_Balloc>
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	b918      	cbnz	r0, 800d4fc <__mdiff+0x60>
 800d4f4:	4b31      	ldr	r3, [pc, #196]	@ (800d5bc <__mdiff+0x120>)
 800d4f6:	f240 2145 	movw	r1, #581	@ 0x245
 800d4fa:	e7e3      	b.n	800d4c4 <__mdiff+0x28>
 800d4fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d500:	6926      	ldr	r6, [r4, #16]
 800d502:	60c5      	str	r5, [r0, #12]
 800d504:	f109 0310 	add.w	r3, r9, #16
 800d508:	f109 0514 	add.w	r5, r9, #20
 800d50c:	f104 0e14 	add.w	lr, r4, #20
 800d510:	f100 0b14 	add.w	fp, r0, #20
 800d514:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d518:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d51c:	9301      	str	r3, [sp, #4]
 800d51e:	46d9      	mov	r9, fp
 800d520:	f04f 0c00 	mov.w	ip, #0
 800d524:	9b01      	ldr	r3, [sp, #4]
 800d526:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d52a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d52e:	9301      	str	r3, [sp, #4]
 800d530:	fa1f f38a 	uxth.w	r3, sl
 800d534:	4619      	mov	r1, r3
 800d536:	b283      	uxth	r3, r0
 800d538:	1acb      	subs	r3, r1, r3
 800d53a:	0c00      	lsrs	r0, r0, #16
 800d53c:	4463      	add	r3, ip
 800d53e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d542:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d546:	b29b      	uxth	r3, r3
 800d548:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d54c:	4576      	cmp	r6, lr
 800d54e:	f849 3b04 	str.w	r3, [r9], #4
 800d552:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d556:	d8e5      	bhi.n	800d524 <__mdiff+0x88>
 800d558:	1b33      	subs	r3, r6, r4
 800d55a:	3b15      	subs	r3, #21
 800d55c:	f023 0303 	bic.w	r3, r3, #3
 800d560:	3415      	adds	r4, #21
 800d562:	3304      	adds	r3, #4
 800d564:	42a6      	cmp	r6, r4
 800d566:	bf38      	it	cc
 800d568:	2304      	movcc	r3, #4
 800d56a:	441d      	add	r5, r3
 800d56c:	445b      	add	r3, fp
 800d56e:	461e      	mov	r6, r3
 800d570:	462c      	mov	r4, r5
 800d572:	4544      	cmp	r4, r8
 800d574:	d30e      	bcc.n	800d594 <__mdiff+0xf8>
 800d576:	f108 0103 	add.w	r1, r8, #3
 800d57a:	1b49      	subs	r1, r1, r5
 800d57c:	f021 0103 	bic.w	r1, r1, #3
 800d580:	3d03      	subs	r5, #3
 800d582:	45a8      	cmp	r8, r5
 800d584:	bf38      	it	cc
 800d586:	2100      	movcc	r1, #0
 800d588:	440b      	add	r3, r1
 800d58a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d58e:	b191      	cbz	r1, 800d5b6 <__mdiff+0x11a>
 800d590:	6117      	str	r7, [r2, #16]
 800d592:	e79d      	b.n	800d4d0 <__mdiff+0x34>
 800d594:	f854 1b04 	ldr.w	r1, [r4], #4
 800d598:	46e6      	mov	lr, ip
 800d59a:	0c08      	lsrs	r0, r1, #16
 800d59c:	fa1c fc81 	uxtah	ip, ip, r1
 800d5a0:	4471      	add	r1, lr
 800d5a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d5a6:	b289      	uxth	r1, r1
 800d5a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d5ac:	f846 1b04 	str.w	r1, [r6], #4
 800d5b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d5b4:	e7dd      	b.n	800d572 <__mdiff+0xd6>
 800d5b6:	3f01      	subs	r7, #1
 800d5b8:	e7e7      	b.n	800d58a <__mdiff+0xee>
 800d5ba:	bf00      	nop
 800d5bc:	0800e46a 	.word	0x0800e46a
 800d5c0:	0800e4db 	.word	0x0800e4db

0800d5c4 <__ulp>:
 800d5c4:	b082      	sub	sp, #8
 800d5c6:	ed8d 0b00 	vstr	d0, [sp]
 800d5ca:	9a01      	ldr	r2, [sp, #4]
 800d5cc:	4b0f      	ldr	r3, [pc, #60]	@ (800d60c <__ulp+0x48>)
 800d5ce:	4013      	ands	r3, r2
 800d5d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	dc08      	bgt.n	800d5ea <__ulp+0x26>
 800d5d8:	425b      	negs	r3, r3
 800d5da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d5de:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d5e2:	da04      	bge.n	800d5ee <__ulp+0x2a>
 800d5e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d5e8:	4113      	asrs	r3, r2
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	e008      	b.n	800d600 <__ulp+0x3c>
 800d5ee:	f1a2 0314 	sub.w	r3, r2, #20
 800d5f2:	2b1e      	cmp	r3, #30
 800d5f4:	bfda      	itte	le
 800d5f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d5fa:	40da      	lsrle	r2, r3
 800d5fc:	2201      	movgt	r2, #1
 800d5fe:	2300      	movs	r3, #0
 800d600:	4619      	mov	r1, r3
 800d602:	4610      	mov	r0, r2
 800d604:	ec41 0b10 	vmov	d0, r0, r1
 800d608:	b002      	add	sp, #8
 800d60a:	4770      	bx	lr
 800d60c:	7ff00000 	.word	0x7ff00000

0800d610 <__b2d>:
 800d610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d614:	6906      	ldr	r6, [r0, #16]
 800d616:	f100 0814 	add.w	r8, r0, #20
 800d61a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d61e:	1f37      	subs	r7, r6, #4
 800d620:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d624:	4610      	mov	r0, r2
 800d626:	f7ff fd53 	bl	800d0d0 <__hi0bits>
 800d62a:	f1c0 0320 	rsb	r3, r0, #32
 800d62e:	280a      	cmp	r0, #10
 800d630:	600b      	str	r3, [r1, #0]
 800d632:	491b      	ldr	r1, [pc, #108]	@ (800d6a0 <__b2d+0x90>)
 800d634:	dc15      	bgt.n	800d662 <__b2d+0x52>
 800d636:	f1c0 0c0b 	rsb	ip, r0, #11
 800d63a:	fa22 f30c 	lsr.w	r3, r2, ip
 800d63e:	45b8      	cmp	r8, r7
 800d640:	ea43 0501 	orr.w	r5, r3, r1
 800d644:	bf34      	ite	cc
 800d646:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d64a:	2300      	movcs	r3, #0
 800d64c:	3015      	adds	r0, #21
 800d64e:	fa02 f000 	lsl.w	r0, r2, r0
 800d652:	fa23 f30c 	lsr.w	r3, r3, ip
 800d656:	4303      	orrs	r3, r0
 800d658:	461c      	mov	r4, r3
 800d65a:	ec45 4b10 	vmov	d0, r4, r5
 800d65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d662:	45b8      	cmp	r8, r7
 800d664:	bf3a      	itte	cc
 800d666:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d66a:	f1a6 0708 	subcc.w	r7, r6, #8
 800d66e:	2300      	movcs	r3, #0
 800d670:	380b      	subs	r0, #11
 800d672:	d012      	beq.n	800d69a <__b2d+0x8a>
 800d674:	f1c0 0120 	rsb	r1, r0, #32
 800d678:	fa23 f401 	lsr.w	r4, r3, r1
 800d67c:	4082      	lsls	r2, r0
 800d67e:	4322      	orrs	r2, r4
 800d680:	4547      	cmp	r7, r8
 800d682:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d686:	bf8c      	ite	hi
 800d688:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d68c:	2200      	movls	r2, #0
 800d68e:	4083      	lsls	r3, r0
 800d690:	40ca      	lsrs	r2, r1
 800d692:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d696:	4313      	orrs	r3, r2
 800d698:	e7de      	b.n	800d658 <__b2d+0x48>
 800d69a:	ea42 0501 	orr.w	r5, r2, r1
 800d69e:	e7db      	b.n	800d658 <__b2d+0x48>
 800d6a0:	3ff00000 	.word	0x3ff00000

0800d6a4 <__d2b>:
 800d6a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d6a8:	460f      	mov	r7, r1
 800d6aa:	2101      	movs	r1, #1
 800d6ac:	ec59 8b10 	vmov	r8, r9, d0
 800d6b0:	4616      	mov	r6, r2
 800d6b2:	f7ff fc1b 	bl	800ceec <_Balloc>
 800d6b6:	4604      	mov	r4, r0
 800d6b8:	b930      	cbnz	r0, 800d6c8 <__d2b+0x24>
 800d6ba:	4602      	mov	r2, r0
 800d6bc:	4b23      	ldr	r3, [pc, #140]	@ (800d74c <__d2b+0xa8>)
 800d6be:	4824      	ldr	r0, [pc, #144]	@ (800d750 <__d2b+0xac>)
 800d6c0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d6c4:	f000 faf4 	bl	800dcb0 <__assert_func>
 800d6c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d6cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d6d0:	b10d      	cbz	r5, 800d6d6 <__d2b+0x32>
 800d6d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d6d6:	9301      	str	r3, [sp, #4]
 800d6d8:	f1b8 0300 	subs.w	r3, r8, #0
 800d6dc:	d023      	beq.n	800d726 <__d2b+0x82>
 800d6de:	4668      	mov	r0, sp
 800d6e0:	9300      	str	r3, [sp, #0]
 800d6e2:	f7ff fd14 	bl	800d10e <__lo0bits>
 800d6e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d6ea:	b1d0      	cbz	r0, 800d722 <__d2b+0x7e>
 800d6ec:	f1c0 0320 	rsb	r3, r0, #32
 800d6f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d6f4:	430b      	orrs	r3, r1
 800d6f6:	40c2      	lsrs	r2, r0
 800d6f8:	6163      	str	r3, [r4, #20]
 800d6fa:	9201      	str	r2, [sp, #4]
 800d6fc:	9b01      	ldr	r3, [sp, #4]
 800d6fe:	61a3      	str	r3, [r4, #24]
 800d700:	2b00      	cmp	r3, #0
 800d702:	bf0c      	ite	eq
 800d704:	2201      	moveq	r2, #1
 800d706:	2202      	movne	r2, #2
 800d708:	6122      	str	r2, [r4, #16]
 800d70a:	b1a5      	cbz	r5, 800d736 <__d2b+0x92>
 800d70c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d710:	4405      	add	r5, r0
 800d712:	603d      	str	r5, [r7, #0]
 800d714:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d718:	6030      	str	r0, [r6, #0]
 800d71a:	4620      	mov	r0, r4
 800d71c:	b003      	add	sp, #12
 800d71e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d722:	6161      	str	r1, [r4, #20]
 800d724:	e7ea      	b.n	800d6fc <__d2b+0x58>
 800d726:	a801      	add	r0, sp, #4
 800d728:	f7ff fcf1 	bl	800d10e <__lo0bits>
 800d72c:	9b01      	ldr	r3, [sp, #4]
 800d72e:	6163      	str	r3, [r4, #20]
 800d730:	3020      	adds	r0, #32
 800d732:	2201      	movs	r2, #1
 800d734:	e7e8      	b.n	800d708 <__d2b+0x64>
 800d736:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d73a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d73e:	6038      	str	r0, [r7, #0]
 800d740:	6918      	ldr	r0, [r3, #16]
 800d742:	f7ff fcc5 	bl	800d0d0 <__hi0bits>
 800d746:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d74a:	e7e5      	b.n	800d718 <__d2b+0x74>
 800d74c:	0800e46a 	.word	0x0800e46a
 800d750:	0800e4db 	.word	0x0800e4db

0800d754 <__ratio>:
 800d754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d758:	4688      	mov	r8, r1
 800d75a:	4669      	mov	r1, sp
 800d75c:	4681      	mov	r9, r0
 800d75e:	f7ff ff57 	bl	800d610 <__b2d>
 800d762:	a901      	add	r1, sp, #4
 800d764:	4640      	mov	r0, r8
 800d766:	ec55 4b10 	vmov	r4, r5, d0
 800d76a:	f7ff ff51 	bl	800d610 <__b2d>
 800d76e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d772:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d776:	1ad2      	subs	r2, r2, r3
 800d778:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d77c:	1a5b      	subs	r3, r3, r1
 800d77e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800d782:	ec57 6b10 	vmov	r6, r7, d0
 800d786:	2b00      	cmp	r3, #0
 800d788:	bfd6      	itet	le
 800d78a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d78e:	462a      	movgt	r2, r5
 800d790:	463a      	movle	r2, r7
 800d792:	46ab      	mov	fp, r5
 800d794:	46a2      	mov	sl, r4
 800d796:	bfce      	itee	gt
 800d798:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d79c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800d7a0:	ee00 3a90 	vmovle	s1, r3
 800d7a4:	ec4b ab17 	vmov	d7, sl, fp
 800d7a8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800d7ac:	b003      	add	sp, #12
 800d7ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d7b2 <__copybits>:
 800d7b2:	3901      	subs	r1, #1
 800d7b4:	b570      	push	{r4, r5, r6, lr}
 800d7b6:	1149      	asrs	r1, r1, #5
 800d7b8:	6914      	ldr	r4, [r2, #16]
 800d7ba:	3101      	adds	r1, #1
 800d7bc:	f102 0314 	add.w	r3, r2, #20
 800d7c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d7c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d7c8:	1f05      	subs	r5, r0, #4
 800d7ca:	42a3      	cmp	r3, r4
 800d7cc:	d30c      	bcc.n	800d7e8 <__copybits+0x36>
 800d7ce:	1aa3      	subs	r3, r4, r2
 800d7d0:	3b11      	subs	r3, #17
 800d7d2:	f023 0303 	bic.w	r3, r3, #3
 800d7d6:	3211      	adds	r2, #17
 800d7d8:	42a2      	cmp	r2, r4
 800d7da:	bf88      	it	hi
 800d7dc:	2300      	movhi	r3, #0
 800d7de:	4418      	add	r0, r3
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	4288      	cmp	r0, r1
 800d7e4:	d305      	bcc.n	800d7f2 <__copybits+0x40>
 800d7e6:	bd70      	pop	{r4, r5, r6, pc}
 800d7e8:	f853 6b04 	ldr.w	r6, [r3], #4
 800d7ec:	f845 6f04 	str.w	r6, [r5, #4]!
 800d7f0:	e7eb      	b.n	800d7ca <__copybits+0x18>
 800d7f2:	f840 3b04 	str.w	r3, [r0], #4
 800d7f6:	e7f4      	b.n	800d7e2 <__copybits+0x30>

0800d7f8 <__any_on>:
 800d7f8:	f100 0214 	add.w	r2, r0, #20
 800d7fc:	6900      	ldr	r0, [r0, #16]
 800d7fe:	114b      	asrs	r3, r1, #5
 800d800:	4298      	cmp	r0, r3
 800d802:	b510      	push	{r4, lr}
 800d804:	db11      	blt.n	800d82a <__any_on+0x32>
 800d806:	dd0a      	ble.n	800d81e <__any_on+0x26>
 800d808:	f011 011f 	ands.w	r1, r1, #31
 800d80c:	d007      	beq.n	800d81e <__any_on+0x26>
 800d80e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d812:	fa24 f001 	lsr.w	r0, r4, r1
 800d816:	fa00 f101 	lsl.w	r1, r0, r1
 800d81a:	428c      	cmp	r4, r1
 800d81c:	d10b      	bne.n	800d836 <__any_on+0x3e>
 800d81e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d822:	4293      	cmp	r3, r2
 800d824:	d803      	bhi.n	800d82e <__any_on+0x36>
 800d826:	2000      	movs	r0, #0
 800d828:	bd10      	pop	{r4, pc}
 800d82a:	4603      	mov	r3, r0
 800d82c:	e7f7      	b.n	800d81e <__any_on+0x26>
 800d82e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d832:	2900      	cmp	r1, #0
 800d834:	d0f5      	beq.n	800d822 <__any_on+0x2a>
 800d836:	2001      	movs	r0, #1
 800d838:	e7f6      	b.n	800d828 <__any_on+0x30>

0800d83a <__ascii_wctomb>:
 800d83a:	4603      	mov	r3, r0
 800d83c:	4608      	mov	r0, r1
 800d83e:	b141      	cbz	r1, 800d852 <__ascii_wctomb+0x18>
 800d840:	2aff      	cmp	r2, #255	@ 0xff
 800d842:	d904      	bls.n	800d84e <__ascii_wctomb+0x14>
 800d844:	228a      	movs	r2, #138	@ 0x8a
 800d846:	601a      	str	r2, [r3, #0]
 800d848:	f04f 30ff 	mov.w	r0, #4294967295
 800d84c:	4770      	bx	lr
 800d84e:	700a      	strb	r2, [r1, #0]
 800d850:	2001      	movs	r0, #1
 800d852:	4770      	bx	lr

0800d854 <__ssputs_r>:
 800d854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d858:	688e      	ldr	r6, [r1, #8]
 800d85a:	461f      	mov	r7, r3
 800d85c:	42be      	cmp	r6, r7
 800d85e:	680b      	ldr	r3, [r1, #0]
 800d860:	4682      	mov	sl, r0
 800d862:	460c      	mov	r4, r1
 800d864:	4690      	mov	r8, r2
 800d866:	d82d      	bhi.n	800d8c4 <__ssputs_r+0x70>
 800d868:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d86c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d870:	d026      	beq.n	800d8c0 <__ssputs_r+0x6c>
 800d872:	6965      	ldr	r5, [r4, #20]
 800d874:	6909      	ldr	r1, [r1, #16]
 800d876:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d87a:	eba3 0901 	sub.w	r9, r3, r1
 800d87e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d882:	1c7b      	adds	r3, r7, #1
 800d884:	444b      	add	r3, r9
 800d886:	106d      	asrs	r5, r5, #1
 800d888:	429d      	cmp	r5, r3
 800d88a:	bf38      	it	cc
 800d88c:	461d      	movcc	r5, r3
 800d88e:	0553      	lsls	r3, r2, #21
 800d890:	d527      	bpl.n	800d8e2 <__ssputs_r+0x8e>
 800d892:	4629      	mov	r1, r5
 800d894:	f7ff fa8c 	bl	800cdb0 <_malloc_r>
 800d898:	4606      	mov	r6, r0
 800d89a:	b360      	cbz	r0, 800d8f6 <__ssputs_r+0xa2>
 800d89c:	6921      	ldr	r1, [r4, #16]
 800d89e:	464a      	mov	r2, r9
 800d8a0:	f7fe f8d9 	bl	800ba56 <memcpy>
 800d8a4:	89a3      	ldrh	r3, [r4, #12]
 800d8a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d8aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8ae:	81a3      	strh	r3, [r4, #12]
 800d8b0:	6126      	str	r6, [r4, #16]
 800d8b2:	6165      	str	r5, [r4, #20]
 800d8b4:	444e      	add	r6, r9
 800d8b6:	eba5 0509 	sub.w	r5, r5, r9
 800d8ba:	6026      	str	r6, [r4, #0]
 800d8bc:	60a5      	str	r5, [r4, #8]
 800d8be:	463e      	mov	r6, r7
 800d8c0:	42be      	cmp	r6, r7
 800d8c2:	d900      	bls.n	800d8c6 <__ssputs_r+0x72>
 800d8c4:	463e      	mov	r6, r7
 800d8c6:	6820      	ldr	r0, [r4, #0]
 800d8c8:	4632      	mov	r2, r6
 800d8ca:	4641      	mov	r1, r8
 800d8cc:	f000 f9c6 	bl	800dc5c <memmove>
 800d8d0:	68a3      	ldr	r3, [r4, #8]
 800d8d2:	1b9b      	subs	r3, r3, r6
 800d8d4:	60a3      	str	r3, [r4, #8]
 800d8d6:	6823      	ldr	r3, [r4, #0]
 800d8d8:	4433      	add	r3, r6
 800d8da:	6023      	str	r3, [r4, #0]
 800d8dc:	2000      	movs	r0, #0
 800d8de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8e2:	462a      	mov	r2, r5
 800d8e4:	f000 fa16 	bl	800dd14 <_realloc_r>
 800d8e8:	4606      	mov	r6, r0
 800d8ea:	2800      	cmp	r0, #0
 800d8ec:	d1e0      	bne.n	800d8b0 <__ssputs_r+0x5c>
 800d8ee:	6921      	ldr	r1, [r4, #16]
 800d8f0:	4650      	mov	r0, sl
 800d8f2:	f7fe feaf 	bl	800c654 <_free_r>
 800d8f6:	230c      	movs	r3, #12
 800d8f8:	f8ca 3000 	str.w	r3, [sl]
 800d8fc:	89a3      	ldrh	r3, [r4, #12]
 800d8fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d902:	81a3      	strh	r3, [r4, #12]
 800d904:	f04f 30ff 	mov.w	r0, #4294967295
 800d908:	e7e9      	b.n	800d8de <__ssputs_r+0x8a>
	...

0800d90c <_svfiprintf_r>:
 800d90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d910:	4698      	mov	r8, r3
 800d912:	898b      	ldrh	r3, [r1, #12]
 800d914:	061b      	lsls	r3, r3, #24
 800d916:	b09d      	sub	sp, #116	@ 0x74
 800d918:	4607      	mov	r7, r0
 800d91a:	460d      	mov	r5, r1
 800d91c:	4614      	mov	r4, r2
 800d91e:	d510      	bpl.n	800d942 <_svfiprintf_r+0x36>
 800d920:	690b      	ldr	r3, [r1, #16]
 800d922:	b973      	cbnz	r3, 800d942 <_svfiprintf_r+0x36>
 800d924:	2140      	movs	r1, #64	@ 0x40
 800d926:	f7ff fa43 	bl	800cdb0 <_malloc_r>
 800d92a:	6028      	str	r0, [r5, #0]
 800d92c:	6128      	str	r0, [r5, #16]
 800d92e:	b930      	cbnz	r0, 800d93e <_svfiprintf_r+0x32>
 800d930:	230c      	movs	r3, #12
 800d932:	603b      	str	r3, [r7, #0]
 800d934:	f04f 30ff 	mov.w	r0, #4294967295
 800d938:	b01d      	add	sp, #116	@ 0x74
 800d93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d93e:	2340      	movs	r3, #64	@ 0x40
 800d940:	616b      	str	r3, [r5, #20]
 800d942:	2300      	movs	r3, #0
 800d944:	9309      	str	r3, [sp, #36]	@ 0x24
 800d946:	2320      	movs	r3, #32
 800d948:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d94c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d950:	2330      	movs	r3, #48	@ 0x30
 800d952:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800daf0 <_svfiprintf_r+0x1e4>
 800d956:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d95a:	f04f 0901 	mov.w	r9, #1
 800d95e:	4623      	mov	r3, r4
 800d960:	469a      	mov	sl, r3
 800d962:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d966:	b10a      	cbz	r2, 800d96c <_svfiprintf_r+0x60>
 800d968:	2a25      	cmp	r2, #37	@ 0x25
 800d96a:	d1f9      	bne.n	800d960 <_svfiprintf_r+0x54>
 800d96c:	ebba 0b04 	subs.w	fp, sl, r4
 800d970:	d00b      	beq.n	800d98a <_svfiprintf_r+0x7e>
 800d972:	465b      	mov	r3, fp
 800d974:	4622      	mov	r2, r4
 800d976:	4629      	mov	r1, r5
 800d978:	4638      	mov	r0, r7
 800d97a:	f7ff ff6b 	bl	800d854 <__ssputs_r>
 800d97e:	3001      	adds	r0, #1
 800d980:	f000 80a7 	beq.w	800dad2 <_svfiprintf_r+0x1c6>
 800d984:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d986:	445a      	add	r2, fp
 800d988:	9209      	str	r2, [sp, #36]	@ 0x24
 800d98a:	f89a 3000 	ldrb.w	r3, [sl]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	f000 809f 	beq.w	800dad2 <_svfiprintf_r+0x1c6>
 800d994:	2300      	movs	r3, #0
 800d996:	f04f 32ff 	mov.w	r2, #4294967295
 800d99a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d99e:	f10a 0a01 	add.w	sl, sl, #1
 800d9a2:	9304      	str	r3, [sp, #16]
 800d9a4:	9307      	str	r3, [sp, #28]
 800d9a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9ac:	4654      	mov	r4, sl
 800d9ae:	2205      	movs	r2, #5
 800d9b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9b4:	484e      	ldr	r0, [pc, #312]	@ (800daf0 <_svfiprintf_r+0x1e4>)
 800d9b6:	f7f2 fc43 	bl	8000240 <memchr>
 800d9ba:	9a04      	ldr	r2, [sp, #16]
 800d9bc:	b9d8      	cbnz	r0, 800d9f6 <_svfiprintf_r+0xea>
 800d9be:	06d0      	lsls	r0, r2, #27
 800d9c0:	bf44      	itt	mi
 800d9c2:	2320      	movmi	r3, #32
 800d9c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9c8:	0711      	lsls	r1, r2, #28
 800d9ca:	bf44      	itt	mi
 800d9cc:	232b      	movmi	r3, #43	@ 0x2b
 800d9ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d9d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9d8:	d015      	beq.n	800da06 <_svfiprintf_r+0xfa>
 800d9da:	9a07      	ldr	r2, [sp, #28]
 800d9dc:	4654      	mov	r4, sl
 800d9de:	2000      	movs	r0, #0
 800d9e0:	f04f 0c0a 	mov.w	ip, #10
 800d9e4:	4621      	mov	r1, r4
 800d9e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9ea:	3b30      	subs	r3, #48	@ 0x30
 800d9ec:	2b09      	cmp	r3, #9
 800d9ee:	d94b      	bls.n	800da88 <_svfiprintf_r+0x17c>
 800d9f0:	b1b0      	cbz	r0, 800da20 <_svfiprintf_r+0x114>
 800d9f2:	9207      	str	r2, [sp, #28]
 800d9f4:	e014      	b.n	800da20 <_svfiprintf_r+0x114>
 800d9f6:	eba0 0308 	sub.w	r3, r0, r8
 800d9fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d9fe:	4313      	orrs	r3, r2
 800da00:	9304      	str	r3, [sp, #16]
 800da02:	46a2      	mov	sl, r4
 800da04:	e7d2      	b.n	800d9ac <_svfiprintf_r+0xa0>
 800da06:	9b03      	ldr	r3, [sp, #12]
 800da08:	1d19      	adds	r1, r3, #4
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	9103      	str	r1, [sp, #12]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	bfbb      	ittet	lt
 800da12:	425b      	neglt	r3, r3
 800da14:	f042 0202 	orrlt.w	r2, r2, #2
 800da18:	9307      	strge	r3, [sp, #28]
 800da1a:	9307      	strlt	r3, [sp, #28]
 800da1c:	bfb8      	it	lt
 800da1e:	9204      	strlt	r2, [sp, #16]
 800da20:	7823      	ldrb	r3, [r4, #0]
 800da22:	2b2e      	cmp	r3, #46	@ 0x2e
 800da24:	d10a      	bne.n	800da3c <_svfiprintf_r+0x130>
 800da26:	7863      	ldrb	r3, [r4, #1]
 800da28:	2b2a      	cmp	r3, #42	@ 0x2a
 800da2a:	d132      	bne.n	800da92 <_svfiprintf_r+0x186>
 800da2c:	9b03      	ldr	r3, [sp, #12]
 800da2e:	1d1a      	adds	r2, r3, #4
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	9203      	str	r2, [sp, #12]
 800da34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da38:	3402      	adds	r4, #2
 800da3a:	9305      	str	r3, [sp, #20]
 800da3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800db00 <_svfiprintf_r+0x1f4>
 800da40:	7821      	ldrb	r1, [r4, #0]
 800da42:	2203      	movs	r2, #3
 800da44:	4650      	mov	r0, sl
 800da46:	f7f2 fbfb 	bl	8000240 <memchr>
 800da4a:	b138      	cbz	r0, 800da5c <_svfiprintf_r+0x150>
 800da4c:	9b04      	ldr	r3, [sp, #16]
 800da4e:	eba0 000a 	sub.w	r0, r0, sl
 800da52:	2240      	movs	r2, #64	@ 0x40
 800da54:	4082      	lsls	r2, r0
 800da56:	4313      	orrs	r3, r2
 800da58:	3401      	adds	r4, #1
 800da5a:	9304      	str	r3, [sp, #16]
 800da5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da60:	4824      	ldr	r0, [pc, #144]	@ (800daf4 <_svfiprintf_r+0x1e8>)
 800da62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da66:	2206      	movs	r2, #6
 800da68:	f7f2 fbea 	bl	8000240 <memchr>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	d036      	beq.n	800dade <_svfiprintf_r+0x1d2>
 800da70:	4b21      	ldr	r3, [pc, #132]	@ (800daf8 <_svfiprintf_r+0x1ec>)
 800da72:	bb1b      	cbnz	r3, 800dabc <_svfiprintf_r+0x1b0>
 800da74:	9b03      	ldr	r3, [sp, #12]
 800da76:	3307      	adds	r3, #7
 800da78:	f023 0307 	bic.w	r3, r3, #7
 800da7c:	3308      	adds	r3, #8
 800da7e:	9303      	str	r3, [sp, #12]
 800da80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da82:	4433      	add	r3, r6
 800da84:	9309      	str	r3, [sp, #36]	@ 0x24
 800da86:	e76a      	b.n	800d95e <_svfiprintf_r+0x52>
 800da88:	fb0c 3202 	mla	r2, ip, r2, r3
 800da8c:	460c      	mov	r4, r1
 800da8e:	2001      	movs	r0, #1
 800da90:	e7a8      	b.n	800d9e4 <_svfiprintf_r+0xd8>
 800da92:	2300      	movs	r3, #0
 800da94:	3401      	adds	r4, #1
 800da96:	9305      	str	r3, [sp, #20]
 800da98:	4619      	mov	r1, r3
 800da9a:	f04f 0c0a 	mov.w	ip, #10
 800da9e:	4620      	mov	r0, r4
 800daa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daa4:	3a30      	subs	r2, #48	@ 0x30
 800daa6:	2a09      	cmp	r2, #9
 800daa8:	d903      	bls.n	800dab2 <_svfiprintf_r+0x1a6>
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d0c6      	beq.n	800da3c <_svfiprintf_r+0x130>
 800daae:	9105      	str	r1, [sp, #20]
 800dab0:	e7c4      	b.n	800da3c <_svfiprintf_r+0x130>
 800dab2:	fb0c 2101 	mla	r1, ip, r1, r2
 800dab6:	4604      	mov	r4, r0
 800dab8:	2301      	movs	r3, #1
 800daba:	e7f0      	b.n	800da9e <_svfiprintf_r+0x192>
 800dabc:	ab03      	add	r3, sp, #12
 800dabe:	9300      	str	r3, [sp, #0]
 800dac0:	462a      	mov	r2, r5
 800dac2:	4b0e      	ldr	r3, [pc, #56]	@ (800dafc <_svfiprintf_r+0x1f0>)
 800dac4:	a904      	add	r1, sp, #16
 800dac6:	4638      	mov	r0, r7
 800dac8:	f7fd fa66 	bl	800af98 <_printf_float>
 800dacc:	1c42      	adds	r2, r0, #1
 800dace:	4606      	mov	r6, r0
 800dad0:	d1d6      	bne.n	800da80 <_svfiprintf_r+0x174>
 800dad2:	89ab      	ldrh	r3, [r5, #12]
 800dad4:	065b      	lsls	r3, r3, #25
 800dad6:	f53f af2d 	bmi.w	800d934 <_svfiprintf_r+0x28>
 800dada:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dadc:	e72c      	b.n	800d938 <_svfiprintf_r+0x2c>
 800dade:	ab03      	add	r3, sp, #12
 800dae0:	9300      	str	r3, [sp, #0]
 800dae2:	462a      	mov	r2, r5
 800dae4:	4b05      	ldr	r3, [pc, #20]	@ (800dafc <_svfiprintf_r+0x1f0>)
 800dae6:	a904      	add	r1, sp, #16
 800dae8:	4638      	mov	r0, r7
 800daea:	f7fd fcdd 	bl	800b4a8 <_printf_i>
 800daee:	e7ed      	b.n	800dacc <_svfiprintf_r+0x1c0>
 800daf0:	0800e534 	.word	0x0800e534
 800daf4:	0800e53e 	.word	0x0800e53e
 800daf8:	0800af99 	.word	0x0800af99
 800dafc:	0800d855 	.word	0x0800d855
 800db00:	0800e53a 	.word	0x0800e53a

0800db04 <__sflush_r>:
 800db04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db0c:	0716      	lsls	r6, r2, #28
 800db0e:	4605      	mov	r5, r0
 800db10:	460c      	mov	r4, r1
 800db12:	d454      	bmi.n	800dbbe <__sflush_r+0xba>
 800db14:	684b      	ldr	r3, [r1, #4]
 800db16:	2b00      	cmp	r3, #0
 800db18:	dc02      	bgt.n	800db20 <__sflush_r+0x1c>
 800db1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	dd48      	ble.n	800dbb2 <__sflush_r+0xae>
 800db20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db22:	2e00      	cmp	r6, #0
 800db24:	d045      	beq.n	800dbb2 <__sflush_r+0xae>
 800db26:	2300      	movs	r3, #0
 800db28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db2c:	682f      	ldr	r7, [r5, #0]
 800db2e:	6a21      	ldr	r1, [r4, #32]
 800db30:	602b      	str	r3, [r5, #0]
 800db32:	d030      	beq.n	800db96 <__sflush_r+0x92>
 800db34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	0759      	lsls	r1, r3, #29
 800db3a:	d505      	bpl.n	800db48 <__sflush_r+0x44>
 800db3c:	6863      	ldr	r3, [r4, #4]
 800db3e:	1ad2      	subs	r2, r2, r3
 800db40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db42:	b10b      	cbz	r3, 800db48 <__sflush_r+0x44>
 800db44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db46:	1ad2      	subs	r2, r2, r3
 800db48:	2300      	movs	r3, #0
 800db4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db4c:	6a21      	ldr	r1, [r4, #32]
 800db4e:	4628      	mov	r0, r5
 800db50:	47b0      	blx	r6
 800db52:	1c43      	adds	r3, r0, #1
 800db54:	89a3      	ldrh	r3, [r4, #12]
 800db56:	d106      	bne.n	800db66 <__sflush_r+0x62>
 800db58:	6829      	ldr	r1, [r5, #0]
 800db5a:	291d      	cmp	r1, #29
 800db5c:	d82b      	bhi.n	800dbb6 <__sflush_r+0xb2>
 800db5e:	4a2a      	ldr	r2, [pc, #168]	@ (800dc08 <__sflush_r+0x104>)
 800db60:	40ca      	lsrs	r2, r1
 800db62:	07d6      	lsls	r6, r2, #31
 800db64:	d527      	bpl.n	800dbb6 <__sflush_r+0xb2>
 800db66:	2200      	movs	r2, #0
 800db68:	6062      	str	r2, [r4, #4]
 800db6a:	04d9      	lsls	r1, r3, #19
 800db6c:	6922      	ldr	r2, [r4, #16]
 800db6e:	6022      	str	r2, [r4, #0]
 800db70:	d504      	bpl.n	800db7c <__sflush_r+0x78>
 800db72:	1c42      	adds	r2, r0, #1
 800db74:	d101      	bne.n	800db7a <__sflush_r+0x76>
 800db76:	682b      	ldr	r3, [r5, #0]
 800db78:	b903      	cbnz	r3, 800db7c <__sflush_r+0x78>
 800db7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800db7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db7e:	602f      	str	r7, [r5, #0]
 800db80:	b1b9      	cbz	r1, 800dbb2 <__sflush_r+0xae>
 800db82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db86:	4299      	cmp	r1, r3
 800db88:	d002      	beq.n	800db90 <__sflush_r+0x8c>
 800db8a:	4628      	mov	r0, r5
 800db8c:	f7fe fd62 	bl	800c654 <_free_r>
 800db90:	2300      	movs	r3, #0
 800db92:	6363      	str	r3, [r4, #52]	@ 0x34
 800db94:	e00d      	b.n	800dbb2 <__sflush_r+0xae>
 800db96:	2301      	movs	r3, #1
 800db98:	4628      	mov	r0, r5
 800db9a:	47b0      	blx	r6
 800db9c:	4602      	mov	r2, r0
 800db9e:	1c50      	adds	r0, r2, #1
 800dba0:	d1c9      	bne.n	800db36 <__sflush_r+0x32>
 800dba2:	682b      	ldr	r3, [r5, #0]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d0c6      	beq.n	800db36 <__sflush_r+0x32>
 800dba8:	2b1d      	cmp	r3, #29
 800dbaa:	d001      	beq.n	800dbb0 <__sflush_r+0xac>
 800dbac:	2b16      	cmp	r3, #22
 800dbae:	d11e      	bne.n	800dbee <__sflush_r+0xea>
 800dbb0:	602f      	str	r7, [r5, #0]
 800dbb2:	2000      	movs	r0, #0
 800dbb4:	e022      	b.n	800dbfc <__sflush_r+0xf8>
 800dbb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbba:	b21b      	sxth	r3, r3
 800dbbc:	e01b      	b.n	800dbf6 <__sflush_r+0xf2>
 800dbbe:	690f      	ldr	r7, [r1, #16]
 800dbc0:	2f00      	cmp	r7, #0
 800dbc2:	d0f6      	beq.n	800dbb2 <__sflush_r+0xae>
 800dbc4:	0793      	lsls	r3, r2, #30
 800dbc6:	680e      	ldr	r6, [r1, #0]
 800dbc8:	bf08      	it	eq
 800dbca:	694b      	ldreq	r3, [r1, #20]
 800dbcc:	600f      	str	r7, [r1, #0]
 800dbce:	bf18      	it	ne
 800dbd0:	2300      	movne	r3, #0
 800dbd2:	eba6 0807 	sub.w	r8, r6, r7
 800dbd6:	608b      	str	r3, [r1, #8]
 800dbd8:	f1b8 0f00 	cmp.w	r8, #0
 800dbdc:	dde9      	ble.n	800dbb2 <__sflush_r+0xae>
 800dbde:	6a21      	ldr	r1, [r4, #32]
 800dbe0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dbe2:	4643      	mov	r3, r8
 800dbe4:	463a      	mov	r2, r7
 800dbe6:	4628      	mov	r0, r5
 800dbe8:	47b0      	blx	r6
 800dbea:	2800      	cmp	r0, #0
 800dbec:	dc08      	bgt.n	800dc00 <__sflush_r+0xfc>
 800dbee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbf6:	81a3      	strh	r3, [r4, #12]
 800dbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc00:	4407      	add	r7, r0
 800dc02:	eba8 0800 	sub.w	r8, r8, r0
 800dc06:	e7e7      	b.n	800dbd8 <__sflush_r+0xd4>
 800dc08:	20400001 	.word	0x20400001

0800dc0c <_fflush_r>:
 800dc0c:	b538      	push	{r3, r4, r5, lr}
 800dc0e:	690b      	ldr	r3, [r1, #16]
 800dc10:	4605      	mov	r5, r0
 800dc12:	460c      	mov	r4, r1
 800dc14:	b913      	cbnz	r3, 800dc1c <_fflush_r+0x10>
 800dc16:	2500      	movs	r5, #0
 800dc18:	4628      	mov	r0, r5
 800dc1a:	bd38      	pop	{r3, r4, r5, pc}
 800dc1c:	b118      	cbz	r0, 800dc26 <_fflush_r+0x1a>
 800dc1e:	6a03      	ldr	r3, [r0, #32]
 800dc20:	b90b      	cbnz	r3, 800dc26 <_fflush_r+0x1a>
 800dc22:	f7fd fdeb 	bl	800b7fc <__sinit>
 800dc26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d0f3      	beq.n	800dc16 <_fflush_r+0xa>
 800dc2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc30:	07d0      	lsls	r0, r2, #31
 800dc32:	d404      	bmi.n	800dc3e <_fflush_r+0x32>
 800dc34:	0599      	lsls	r1, r3, #22
 800dc36:	d402      	bmi.n	800dc3e <_fflush_r+0x32>
 800dc38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc3a:	f7fd ff0a 	bl	800ba52 <__retarget_lock_acquire_recursive>
 800dc3e:	4628      	mov	r0, r5
 800dc40:	4621      	mov	r1, r4
 800dc42:	f7ff ff5f 	bl	800db04 <__sflush_r>
 800dc46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc48:	07da      	lsls	r2, r3, #31
 800dc4a:	4605      	mov	r5, r0
 800dc4c:	d4e4      	bmi.n	800dc18 <_fflush_r+0xc>
 800dc4e:	89a3      	ldrh	r3, [r4, #12]
 800dc50:	059b      	lsls	r3, r3, #22
 800dc52:	d4e1      	bmi.n	800dc18 <_fflush_r+0xc>
 800dc54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc56:	f7fd fefd 	bl	800ba54 <__retarget_lock_release_recursive>
 800dc5a:	e7dd      	b.n	800dc18 <_fflush_r+0xc>

0800dc5c <memmove>:
 800dc5c:	4288      	cmp	r0, r1
 800dc5e:	b510      	push	{r4, lr}
 800dc60:	eb01 0402 	add.w	r4, r1, r2
 800dc64:	d902      	bls.n	800dc6c <memmove+0x10>
 800dc66:	4284      	cmp	r4, r0
 800dc68:	4623      	mov	r3, r4
 800dc6a:	d807      	bhi.n	800dc7c <memmove+0x20>
 800dc6c:	1e43      	subs	r3, r0, #1
 800dc6e:	42a1      	cmp	r1, r4
 800dc70:	d008      	beq.n	800dc84 <memmove+0x28>
 800dc72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc7a:	e7f8      	b.n	800dc6e <memmove+0x12>
 800dc7c:	4402      	add	r2, r0
 800dc7e:	4601      	mov	r1, r0
 800dc80:	428a      	cmp	r2, r1
 800dc82:	d100      	bne.n	800dc86 <memmove+0x2a>
 800dc84:	bd10      	pop	{r4, pc}
 800dc86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc8e:	e7f7      	b.n	800dc80 <memmove+0x24>

0800dc90 <_sbrk_r>:
 800dc90:	b538      	push	{r3, r4, r5, lr}
 800dc92:	4d06      	ldr	r5, [pc, #24]	@ (800dcac <_sbrk_r+0x1c>)
 800dc94:	2300      	movs	r3, #0
 800dc96:	4604      	mov	r4, r0
 800dc98:	4608      	mov	r0, r1
 800dc9a:	602b      	str	r3, [r5, #0]
 800dc9c:	f7f5 f910 	bl	8002ec0 <_sbrk>
 800dca0:	1c43      	adds	r3, r0, #1
 800dca2:	d102      	bne.n	800dcaa <_sbrk_r+0x1a>
 800dca4:	682b      	ldr	r3, [r5, #0]
 800dca6:	b103      	cbz	r3, 800dcaa <_sbrk_r+0x1a>
 800dca8:	6023      	str	r3, [r4, #0]
 800dcaa:	bd38      	pop	{r3, r4, r5, pc}
 800dcac:	20000cb0 	.word	0x20000cb0

0800dcb0 <__assert_func>:
 800dcb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dcb2:	4614      	mov	r4, r2
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	4b09      	ldr	r3, [pc, #36]	@ (800dcdc <__assert_func+0x2c>)
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	4605      	mov	r5, r0
 800dcbc:	68d8      	ldr	r0, [r3, #12]
 800dcbe:	b14c      	cbz	r4, 800dcd4 <__assert_func+0x24>
 800dcc0:	4b07      	ldr	r3, [pc, #28]	@ (800dce0 <__assert_func+0x30>)
 800dcc2:	9100      	str	r1, [sp, #0]
 800dcc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dcc8:	4906      	ldr	r1, [pc, #24]	@ (800dce4 <__assert_func+0x34>)
 800dcca:	462b      	mov	r3, r5
 800dccc:	f000 f850 	bl	800dd70 <fiprintf>
 800dcd0:	f000 f860 	bl	800dd94 <abort>
 800dcd4:	4b04      	ldr	r3, [pc, #16]	@ (800dce8 <__assert_func+0x38>)
 800dcd6:	461c      	mov	r4, r3
 800dcd8:	e7f3      	b.n	800dcc2 <__assert_func+0x12>
 800dcda:	bf00      	nop
 800dcdc:	200001e0 	.word	0x200001e0
 800dce0:	0800e545 	.word	0x0800e545
 800dce4:	0800e552 	.word	0x0800e552
 800dce8:	0800e580 	.word	0x0800e580

0800dcec <_calloc_r>:
 800dcec:	b570      	push	{r4, r5, r6, lr}
 800dcee:	fba1 5402 	umull	r5, r4, r1, r2
 800dcf2:	b934      	cbnz	r4, 800dd02 <_calloc_r+0x16>
 800dcf4:	4629      	mov	r1, r5
 800dcf6:	f7ff f85b 	bl	800cdb0 <_malloc_r>
 800dcfa:	4606      	mov	r6, r0
 800dcfc:	b928      	cbnz	r0, 800dd0a <_calloc_r+0x1e>
 800dcfe:	4630      	mov	r0, r6
 800dd00:	bd70      	pop	{r4, r5, r6, pc}
 800dd02:	220c      	movs	r2, #12
 800dd04:	6002      	str	r2, [r0, #0]
 800dd06:	2600      	movs	r6, #0
 800dd08:	e7f9      	b.n	800dcfe <_calloc_r+0x12>
 800dd0a:	462a      	mov	r2, r5
 800dd0c:	4621      	mov	r1, r4
 800dd0e:	f7fd fe10 	bl	800b932 <memset>
 800dd12:	e7f4      	b.n	800dcfe <_calloc_r+0x12>

0800dd14 <_realloc_r>:
 800dd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd18:	4607      	mov	r7, r0
 800dd1a:	4614      	mov	r4, r2
 800dd1c:	460d      	mov	r5, r1
 800dd1e:	b921      	cbnz	r1, 800dd2a <_realloc_r+0x16>
 800dd20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd24:	4611      	mov	r1, r2
 800dd26:	f7ff b843 	b.w	800cdb0 <_malloc_r>
 800dd2a:	b92a      	cbnz	r2, 800dd38 <_realloc_r+0x24>
 800dd2c:	f7fe fc92 	bl	800c654 <_free_r>
 800dd30:	4625      	mov	r5, r4
 800dd32:	4628      	mov	r0, r5
 800dd34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd38:	f000 f833 	bl	800dda2 <_malloc_usable_size_r>
 800dd3c:	4284      	cmp	r4, r0
 800dd3e:	4606      	mov	r6, r0
 800dd40:	d802      	bhi.n	800dd48 <_realloc_r+0x34>
 800dd42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd46:	d8f4      	bhi.n	800dd32 <_realloc_r+0x1e>
 800dd48:	4621      	mov	r1, r4
 800dd4a:	4638      	mov	r0, r7
 800dd4c:	f7ff f830 	bl	800cdb0 <_malloc_r>
 800dd50:	4680      	mov	r8, r0
 800dd52:	b908      	cbnz	r0, 800dd58 <_realloc_r+0x44>
 800dd54:	4645      	mov	r5, r8
 800dd56:	e7ec      	b.n	800dd32 <_realloc_r+0x1e>
 800dd58:	42b4      	cmp	r4, r6
 800dd5a:	4622      	mov	r2, r4
 800dd5c:	4629      	mov	r1, r5
 800dd5e:	bf28      	it	cs
 800dd60:	4632      	movcs	r2, r6
 800dd62:	f7fd fe78 	bl	800ba56 <memcpy>
 800dd66:	4629      	mov	r1, r5
 800dd68:	4638      	mov	r0, r7
 800dd6a:	f7fe fc73 	bl	800c654 <_free_r>
 800dd6e:	e7f1      	b.n	800dd54 <_realloc_r+0x40>

0800dd70 <fiprintf>:
 800dd70:	b40e      	push	{r1, r2, r3}
 800dd72:	b503      	push	{r0, r1, lr}
 800dd74:	4601      	mov	r1, r0
 800dd76:	ab03      	add	r3, sp, #12
 800dd78:	4805      	ldr	r0, [pc, #20]	@ (800dd90 <fiprintf+0x20>)
 800dd7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd7e:	6800      	ldr	r0, [r0, #0]
 800dd80:	9301      	str	r3, [sp, #4]
 800dd82:	f000 f83f 	bl	800de04 <_vfiprintf_r>
 800dd86:	b002      	add	sp, #8
 800dd88:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd8c:	b003      	add	sp, #12
 800dd8e:	4770      	bx	lr
 800dd90:	200001e0 	.word	0x200001e0

0800dd94 <abort>:
 800dd94:	b508      	push	{r3, lr}
 800dd96:	2006      	movs	r0, #6
 800dd98:	f000 fa08 	bl	800e1ac <raise>
 800dd9c:	2001      	movs	r0, #1
 800dd9e:	f7f5 f817 	bl	8002dd0 <_exit>

0800dda2 <_malloc_usable_size_r>:
 800dda2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dda6:	1f18      	subs	r0, r3, #4
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	bfbc      	itt	lt
 800ddac:	580b      	ldrlt	r3, [r1, r0]
 800ddae:	18c0      	addlt	r0, r0, r3
 800ddb0:	4770      	bx	lr

0800ddb2 <__sfputc_r>:
 800ddb2:	6893      	ldr	r3, [r2, #8]
 800ddb4:	3b01      	subs	r3, #1
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	b410      	push	{r4}
 800ddba:	6093      	str	r3, [r2, #8]
 800ddbc:	da08      	bge.n	800ddd0 <__sfputc_r+0x1e>
 800ddbe:	6994      	ldr	r4, [r2, #24]
 800ddc0:	42a3      	cmp	r3, r4
 800ddc2:	db01      	blt.n	800ddc8 <__sfputc_r+0x16>
 800ddc4:	290a      	cmp	r1, #10
 800ddc6:	d103      	bne.n	800ddd0 <__sfputc_r+0x1e>
 800ddc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddcc:	f000 b932 	b.w	800e034 <__swbuf_r>
 800ddd0:	6813      	ldr	r3, [r2, #0]
 800ddd2:	1c58      	adds	r0, r3, #1
 800ddd4:	6010      	str	r0, [r2, #0]
 800ddd6:	7019      	strb	r1, [r3, #0]
 800ddd8:	4608      	mov	r0, r1
 800ddda:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddde:	4770      	bx	lr

0800dde0 <__sfputs_r>:
 800dde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dde2:	4606      	mov	r6, r0
 800dde4:	460f      	mov	r7, r1
 800dde6:	4614      	mov	r4, r2
 800dde8:	18d5      	adds	r5, r2, r3
 800ddea:	42ac      	cmp	r4, r5
 800ddec:	d101      	bne.n	800ddf2 <__sfputs_r+0x12>
 800ddee:	2000      	movs	r0, #0
 800ddf0:	e007      	b.n	800de02 <__sfputs_r+0x22>
 800ddf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddf6:	463a      	mov	r2, r7
 800ddf8:	4630      	mov	r0, r6
 800ddfa:	f7ff ffda 	bl	800ddb2 <__sfputc_r>
 800ddfe:	1c43      	adds	r3, r0, #1
 800de00:	d1f3      	bne.n	800ddea <__sfputs_r+0xa>
 800de02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800de04 <_vfiprintf_r>:
 800de04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de08:	460d      	mov	r5, r1
 800de0a:	b09d      	sub	sp, #116	@ 0x74
 800de0c:	4614      	mov	r4, r2
 800de0e:	4698      	mov	r8, r3
 800de10:	4606      	mov	r6, r0
 800de12:	b118      	cbz	r0, 800de1c <_vfiprintf_r+0x18>
 800de14:	6a03      	ldr	r3, [r0, #32]
 800de16:	b90b      	cbnz	r3, 800de1c <_vfiprintf_r+0x18>
 800de18:	f7fd fcf0 	bl	800b7fc <__sinit>
 800de1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de1e:	07d9      	lsls	r1, r3, #31
 800de20:	d405      	bmi.n	800de2e <_vfiprintf_r+0x2a>
 800de22:	89ab      	ldrh	r3, [r5, #12]
 800de24:	059a      	lsls	r2, r3, #22
 800de26:	d402      	bmi.n	800de2e <_vfiprintf_r+0x2a>
 800de28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de2a:	f7fd fe12 	bl	800ba52 <__retarget_lock_acquire_recursive>
 800de2e:	89ab      	ldrh	r3, [r5, #12]
 800de30:	071b      	lsls	r3, r3, #28
 800de32:	d501      	bpl.n	800de38 <_vfiprintf_r+0x34>
 800de34:	692b      	ldr	r3, [r5, #16]
 800de36:	b99b      	cbnz	r3, 800de60 <_vfiprintf_r+0x5c>
 800de38:	4629      	mov	r1, r5
 800de3a:	4630      	mov	r0, r6
 800de3c:	f000 f938 	bl	800e0b0 <__swsetup_r>
 800de40:	b170      	cbz	r0, 800de60 <_vfiprintf_r+0x5c>
 800de42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de44:	07dc      	lsls	r4, r3, #31
 800de46:	d504      	bpl.n	800de52 <_vfiprintf_r+0x4e>
 800de48:	f04f 30ff 	mov.w	r0, #4294967295
 800de4c:	b01d      	add	sp, #116	@ 0x74
 800de4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de52:	89ab      	ldrh	r3, [r5, #12]
 800de54:	0598      	lsls	r0, r3, #22
 800de56:	d4f7      	bmi.n	800de48 <_vfiprintf_r+0x44>
 800de58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de5a:	f7fd fdfb 	bl	800ba54 <__retarget_lock_release_recursive>
 800de5e:	e7f3      	b.n	800de48 <_vfiprintf_r+0x44>
 800de60:	2300      	movs	r3, #0
 800de62:	9309      	str	r3, [sp, #36]	@ 0x24
 800de64:	2320      	movs	r3, #32
 800de66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800de6e:	2330      	movs	r3, #48	@ 0x30
 800de70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e020 <_vfiprintf_r+0x21c>
 800de74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de78:	f04f 0901 	mov.w	r9, #1
 800de7c:	4623      	mov	r3, r4
 800de7e:	469a      	mov	sl, r3
 800de80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de84:	b10a      	cbz	r2, 800de8a <_vfiprintf_r+0x86>
 800de86:	2a25      	cmp	r2, #37	@ 0x25
 800de88:	d1f9      	bne.n	800de7e <_vfiprintf_r+0x7a>
 800de8a:	ebba 0b04 	subs.w	fp, sl, r4
 800de8e:	d00b      	beq.n	800dea8 <_vfiprintf_r+0xa4>
 800de90:	465b      	mov	r3, fp
 800de92:	4622      	mov	r2, r4
 800de94:	4629      	mov	r1, r5
 800de96:	4630      	mov	r0, r6
 800de98:	f7ff ffa2 	bl	800dde0 <__sfputs_r>
 800de9c:	3001      	adds	r0, #1
 800de9e:	f000 80a7 	beq.w	800dff0 <_vfiprintf_r+0x1ec>
 800dea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dea4:	445a      	add	r2, fp
 800dea6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dea8:	f89a 3000 	ldrb.w	r3, [sl]
 800deac:	2b00      	cmp	r3, #0
 800deae:	f000 809f 	beq.w	800dff0 <_vfiprintf_r+0x1ec>
 800deb2:	2300      	movs	r3, #0
 800deb4:	f04f 32ff 	mov.w	r2, #4294967295
 800deb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800debc:	f10a 0a01 	add.w	sl, sl, #1
 800dec0:	9304      	str	r3, [sp, #16]
 800dec2:	9307      	str	r3, [sp, #28]
 800dec4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dec8:	931a      	str	r3, [sp, #104]	@ 0x68
 800deca:	4654      	mov	r4, sl
 800decc:	2205      	movs	r2, #5
 800dece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ded2:	4853      	ldr	r0, [pc, #332]	@ (800e020 <_vfiprintf_r+0x21c>)
 800ded4:	f7f2 f9b4 	bl	8000240 <memchr>
 800ded8:	9a04      	ldr	r2, [sp, #16]
 800deda:	b9d8      	cbnz	r0, 800df14 <_vfiprintf_r+0x110>
 800dedc:	06d1      	lsls	r1, r2, #27
 800dede:	bf44      	itt	mi
 800dee0:	2320      	movmi	r3, #32
 800dee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dee6:	0713      	lsls	r3, r2, #28
 800dee8:	bf44      	itt	mi
 800deea:	232b      	movmi	r3, #43	@ 0x2b
 800deec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800def0:	f89a 3000 	ldrb.w	r3, [sl]
 800def4:	2b2a      	cmp	r3, #42	@ 0x2a
 800def6:	d015      	beq.n	800df24 <_vfiprintf_r+0x120>
 800def8:	9a07      	ldr	r2, [sp, #28]
 800defa:	4654      	mov	r4, sl
 800defc:	2000      	movs	r0, #0
 800defe:	f04f 0c0a 	mov.w	ip, #10
 800df02:	4621      	mov	r1, r4
 800df04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df08:	3b30      	subs	r3, #48	@ 0x30
 800df0a:	2b09      	cmp	r3, #9
 800df0c:	d94b      	bls.n	800dfa6 <_vfiprintf_r+0x1a2>
 800df0e:	b1b0      	cbz	r0, 800df3e <_vfiprintf_r+0x13a>
 800df10:	9207      	str	r2, [sp, #28]
 800df12:	e014      	b.n	800df3e <_vfiprintf_r+0x13a>
 800df14:	eba0 0308 	sub.w	r3, r0, r8
 800df18:	fa09 f303 	lsl.w	r3, r9, r3
 800df1c:	4313      	orrs	r3, r2
 800df1e:	9304      	str	r3, [sp, #16]
 800df20:	46a2      	mov	sl, r4
 800df22:	e7d2      	b.n	800deca <_vfiprintf_r+0xc6>
 800df24:	9b03      	ldr	r3, [sp, #12]
 800df26:	1d19      	adds	r1, r3, #4
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	9103      	str	r1, [sp, #12]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	bfbb      	ittet	lt
 800df30:	425b      	neglt	r3, r3
 800df32:	f042 0202 	orrlt.w	r2, r2, #2
 800df36:	9307      	strge	r3, [sp, #28]
 800df38:	9307      	strlt	r3, [sp, #28]
 800df3a:	bfb8      	it	lt
 800df3c:	9204      	strlt	r2, [sp, #16]
 800df3e:	7823      	ldrb	r3, [r4, #0]
 800df40:	2b2e      	cmp	r3, #46	@ 0x2e
 800df42:	d10a      	bne.n	800df5a <_vfiprintf_r+0x156>
 800df44:	7863      	ldrb	r3, [r4, #1]
 800df46:	2b2a      	cmp	r3, #42	@ 0x2a
 800df48:	d132      	bne.n	800dfb0 <_vfiprintf_r+0x1ac>
 800df4a:	9b03      	ldr	r3, [sp, #12]
 800df4c:	1d1a      	adds	r2, r3, #4
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	9203      	str	r2, [sp, #12]
 800df52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df56:	3402      	adds	r4, #2
 800df58:	9305      	str	r3, [sp, #20]
 800df5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e030 <_vfiprintf_r+0x22c>
 800df5e:	7821      	ldrb	r1, [r4, #0]
 800df60:	2203      	movs	r2, #3
 800df62:	4650      	mov	r0, sl
 800df64:	f7f2 f96c 	bl	8000240 <memchr>
 800df68:	b138      	cbz	r0, 800df7a <_vfiprintf_r+0x176>
 800df6a:	9b04      	ldr	r3, [sp, #16]
 800df6c:	eba0 000a 	sub.w	r0, r0, sl
 800df70:	2240      	movs	r2, #64	@ 0x40
 800df72:	4082      	lsls	r2, r0
 800df74:	4313      	orrs	r3, r2
 800df76:	3401      	adds	r4, #1
 800df78:	9304      	str	r3, [sp, #16]
 800df7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df7e:	4829      	ldr	r0, [pc, #164]	@ (800e024 <_vfiprintf_r+0x220>)
 800df80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df84:	2206      	movs	r2, #6
 800df86:	f7f2 f95b 	bl	8000240 <memchr>
 800df8a:	2800      	cmp	r0, #0
 800df8c:	d03f      	beq.n	800e00e <_vfiprintf_r+0x20a>
 800df8e:	4b26      	ldr	r3, [pc, #152]	@ (800e028 <_vfiprintf_r+0x224>)
 800df90:	bb1b      	cbnz	r3, 800dfda <_vfiprintf_r+0x1d6>
 800df92:	9b03      	ldr	r3, [sp, #12]
 800df94:	3307      	adds	r3, #7
 800df96:	f023 0307 	bic.w	r3, r3, #7
 800df9a:	3308      	adds	r3, #8
 800df9c:	9303      	str	r3, [sp, #12]
 800df9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfa0:	443b      	add	r3, r7
 800dfa2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfa4:	e76a      	b.n	800de7c <_vfiprintf_r+0x78>
 800dfa6:	fb0c 3202 	mla	r2, ip, r2, r3
 800dfaa:	460c      	mov	r4, r1
 800dfac:	2001      	movs	r0, #1
 800dfae:	e7a8      	b.n	800df02 <_vfiprintf_r+0xfe>
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	3401      	adds	r4, #1
 800dfb4:	9305      	str	r3, [sp, #20]
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	f04f 0c0a 	mov.w	ip, #10
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfc2:	3a30      	subs	r2, #48	@ 0x30
 800dfc4:	2a09      	cmp	r2, #9
 800dfc6:	d903      	bls.n	800dfd0 <_vfiprintf_r+0x1cc>
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d0c6      	beq.n	800df5a <_vfiprintf_r+0x156>
 800dfcc:	9105      	str	r1, [sp, #20]
 800dfce:	e7c4      	b.n	800df5a <_vfiprintf_r+0x156>
 800dfd0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfd4:	4604      	mov	r4, r0
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	e7f0      	b.n	800dfbc <_vfiprintf_r+0x1b8>
 800dfda:	ab03      	add	r3, sp, #12
 800dfdc:	9300      	str	r3, [sp, #0]
 800dfde:	462a      	mov	r2, r5
 800dfe0:	4b12      	ldr	r3, [pc, #72]	@ (800e02c <_vfiprintf_r+0x228>)
 800dfe2:	a904      	add	r1, sp, #16
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	f7fc ffd7 	bl	800af98 <_printf_float>
 800dfea:	4607      	mov	r7, r0
 800dfec:	1c78      	adds	r0, r7, #1
 800dfee:	d1d6      	bne.n	800df9e <_vfiprintf_r+0x19a>
 800dff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dff2:	07d9      	lsls	r1, r3, #31
 800dff4:	d405      	bmi.n	800e002 <_vfiprintf_r+0x1fe>
 800dff6:	89ab      	ldrh	r3, [r5, #12]
 800dff8:	059a      	lsls	r2, r3, #22
 800dffa:	d402      	bmi.n	800e002 <_vfiprintf_r+0x1fe>
 800dffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dffe:	f7fd fd29 	bl	800ba54 <__retarget_lock_release_recursive>
 800e002:	89ab      	ldrh	r3, [r5, #12]
 800e004:	065b      	lsls	r3, r3, #25
 800e006:	f53f af1f 	bmi.w	800de48 <_vfiprintf_r+0x44>
 800e00a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e00c:	e71e      	b.n	800de4c <_vfiprintf_r+0x48>
 800e00e:	ab03      	add	r3, sp, #12
 800e010:	9300      	str	r3, [sp, #0]
 800e012:	462a      	mov	r2, r5
 800e014:	4b05      	ldr	r3, [pc, #20]	@ (800e02c <_vfiprintf_r+0x228>)
 800e016:	a904      	add	r1, sp, #16
 800e018:	4630      	mov	r0, r6
 800e01a:	f7fd fa45 	bl	800b4a8 <_printf_i>
 800e01e:	e7e4      	b.n	800dfea <_vfiprintf_r+0x1e6>
 800e020:	0800e534 	.word	0x0800e534
 800e024:	0800e53e 	.word	0x0800e53e
 800e028:	0800af99 	.word	0x0800af99
 800e02c:	0800dde1 	.word	0x0800dde1
 800e030:	0800e53a 	.word	0x0800e53a

0800e034 <__swbuf_r>:
 800e034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e036:	460e      	mov	r6, r1
 800e038:	4614      	mov	r4, r2
 800e03a:	4605      	mov	r5, r0
 800e03c:	b118      	cbz	r0, 800e046 <__swbuf_r+0x12>
 800e03e:	6a03      	ldr	r3, [r0, #32]
 800e040:	b90b      	cbnz	r3, 800e046 <__swbuf_r+0x12>
 800e042:	f7fd fbdb 	bl	800b7fc <__sinit>
 800e046:	69a3      	ldr	r3, [r4, #24]
 800e048:	60a3      	str	r3, [r4, #8]
 800e04a:	89a3      	ldrh	r3, [r4, #12]
 800e04c:	071a      	lsls	r2, r3, #28
 800e04e:	d501      	bpl.n	800e054 <__swbuf_r+0x20>
 800e050:	6923      	ldr	r3, [r4, #16]
 800e052:	b943      	cbnz	r3, 800e066 <__swbuf_r+0x32>
 800e054:	4621      	mov	r1, r4
 800e056:	4628      	mov	r0, r5
 800e058:	f000 f82a 	bl	800e0b0 <__swsetup_r>
 800e05c:	b118      	cbz	r0, 800e066 <__swbuf_r+0x32>
 800e05e:	f04f 37ff 	mov.w	r7, #4294967295
 800e062:	4638      	mov	r0, r7
 800e064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e066:	6823      	ldr	r3, [r4, #0]
 800e068:	6922      	ldr	r2, [r4, #16]
 800e06a:	1a98      	subs	r0, r3, r2
 800e06c:	6963      	ldr	r3, [r4, #20]
 800e06e:	b2f6      	uxtb	r6, r6
 800e070:	4283      	cmp	r3, r0
 800e072:	4637      	mov	r7, r6
 800e074:	dc05      	bgt.n	800e082 <__swbuf_r+0x4e>
 800e076:	4621      	mov	r1, r4
 800e078:	4628      	mov	r0, r5
 800e07a:	f7ff fdc7 	bl	800dc0c <_fflush_r>
 800e07e:	2800      	cmp	r0, #0
 800e080:	d1ed      	bne.n	800e05e <__swbuf_r+0x2a>
 800e082:	68a3      	ldr	r3, [r4, #8]
 800e084:	3b01      	subs	r3, #1
 800e086:	60a3      	str	r3, [r4, #8]
 800e088:	6823      	ldr	r3, [r4, #0]
 800e08a:	1c5a      	adds	r2, r3, #1
 800e08c:	6022      	str	r2, [r4, #0]
 800e08e:	701e      	strb	r6, [r3, #0]
 800e090:	6962      	ldr	r2, [r4, #20]
 800e092:	1c43      	adds	r3, r0, #1
 800e094:	429a      	cmp	r2, r3
 800e096:	d004      	beq.n	800e0a2 <__swbuf_r+0x6e>
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	07db      	lsls	r3, r3, #31
 800e09c:	d5e1      	bpl.n	800e062 <__swbuf_r+0x2e>
 800e09e:	2e0a      	cmp	r6, #10
 800e0a0:	d1df      	bne.n	800e062 <__swbuf_r+0x2e>
 800e0a2:	4621      	mov	r1, r4
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	f7ff fdb1 	bl	800dc0c <_fflush_r>
 800e0aa:	2800      	cmp	r0, #0
 800e0ac:	d0d9      	beq.n	800e062 <__swbuf_r+0x2e>
 800e0ae:	e7d6      	b.n	800e05e <__swbuf_r+0x2a>

0800e0b0 <__swsetup_r>:
 800e0b0:	b538      	push	{r3, r4, r5, lr}
 800e0b2:	4b29      	ldr	r3, [pc, #164]	@ (800e158 <__swsetup_r+0xa8>)
 800e0b4:	4605      	mov	r5, r0
 800e0b6:	6818      	ldr	r0, [r3, #0]
 800e0b8:	460c      	mov	r4, r1
 800e0ba:	b118      	cbz	r0, 800e0c4 <__swsetup_r+0x14>
 800e0bc:	6a03      	ldr	r3, [r0, #32]
 800e0be:	b90b      	cbnz	r3, 800e0c4 <__swsetup_r+0x14>
 800e0c0:	f7fd fb9c 	bl	800b7fc <__sinit>
 800e0c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0c8:	0719      	lsls	r1, r3, #28
 800e0ca:	d422      	bmi.n	800e112 <__swsetup_r+0x62>
 800e0cc:	06da      	lsls	r2, r3, #27
 800e0ce:	d407      	bmi.n	800e0e0 <__swsetup_r+0x30>
 800e0d0:	2209      	movs	r2, #9
 800e0d2:	602a      	str	r2, [r5, #0]
 800e0d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0d8:	81a3      	strh	r3, [r4, #12]
 800e0da:	f04f 30ff 	mov.w	r0, #4294967295
 800e0de:	e033      	b.n	800e148 <__swsetup_r+0x98>
 800e0e0:	0758      	lsls	r0, r3, #29
 800e0e2:	d512      	bpl.n	800e10a <__swsetup_r+0x5a>
 800e0e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0e6:	b141      	cbz	r1, 800e0fa <__swsetup_r+0x4a>
 800e0e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0ec:	4299      	cmp	r1, r3
 800e0ee:	d002      	beq.n	800e0f6 <__swsetup_r+0x46>
 800e0f0:	4628      	mov	r0, r5
 800e0f2:	f7fe faaf 	bl	800c654 <_free_r>
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e0fa:	89a3      	ldrh	r3, [r4, #12]
 800e0fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e100:	81a3      	strh	r3, [r4, #12]
 800e102:	2300      	movs	r3, #0
 800e104:	6063      	str	r3, [r4, #4]
 800e106:	6923      	ldr	r3, [r4, #16]
 800e108:	6023      	str	r3, [r4, #0]
 800e10a:	89a3      	ldrh	r3, [r4, #12]
 800e10c:	f043 0308 	orr.w	r3, r3, #8
 800e110:	81a3      	strh	r3, [r4, #12]
 800e112:	6923      	ldr	r3, [r4, #16]
 800e114:	b94b      	cbnz	r3, 800e12a <__swsetup_r+0x7a>
 800e116:	89a3      	ldrh	r3, [r4, #12]
 800e118:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e11c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e120:	d003      	beq.n	800e12a <__swsetup_r+0x7a>
 800e122:	4621      	mov	r1, r4
 800e124:	4628      	mov	r0, r5
 800e126:	f000 f883 	bl	800e230 <__smakebuf_r>
 800e12a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e12e:	f013 0201 	ands.w	r2, r3, #1
 800e132:	d00a      	beq.n	800e14a <__swsetup_r+0x9a>
 800e134:	2200      	movs	r2, #0
 800e136:	60a2      	str	r2, [r4, #8]
 800e138:	6962      	ldr	r2, [r4, #20]
 800e13a:	4252      	negs	r2, r2
 800e13c:	61a2      	str	r2, [r4, #24]
 800e13e:	6922      	ldr	r2, [r4, #16]
 800e140:	b942      	cbnz	r2, 800e154 <__swsetup_r+0xa4>
 800e142:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e146:	d1c5      	bne.n	800e0d4 <__swsetup_r+0x24>
 800e148:	bd38      	pop	{r3, r4, r5, pc}
 800e14a:	0799      	lsls	r1, r3, #30
 800e14c:	bf58      	it	pl
 800e14e:	6962      	ldrpl	r2, [r4, #20]
 800e150:	60a2      	str	r2, [r4, #8]
 800e152:	e7f4      	b.n	800e13e <__swsetup_r+0x8e>
 800e154:	2000      	movs	r0, #0
 800e156:	e7f7      	b.n	800e148 <__swsetup_r+0x98>
 800e158:	200001e0 	.word	0x200001e0

0800e15c <_raise_r>:
 800e15c:	291f      	cmp	r1, #31
 800e15e:	b538      	push	{r3, r4, r5, lr}
 800e160:	4605      	mov	r5, r0
 800e162:	460c      	mov	r4, r1
 800e164:	d904      	bls.n	800e170 <_raise_r+0x14>
 800e166:	2316      	movs	r3, #22
 800e168:	6003      	str	r3, [r0, #0]
 800e16a:	f04f 30ff 	mov.w	r0, #4294967295
 800e16e:	bd38      	pop	{r3, r4, r5, pc}
 800e170:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e172:	b112      	cbz	r2, 800e17a <_raise_r+0x1e>
 800e174:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e178:	b94b      	cbnz	r3, 800e18e <_raise_r+0x32>
 800e17a:	4628      	mov	r0, r5
 800e17c:	f000 f830 	bl	800e1e0 <_getpid_r>
 800e180:	4622      	mov	r2, r4
 800e182:	4601      	mov	r1, r0
 800e184:	4628      	mov	r0, r5
 800e186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e18a:	f000 b817 	b.w	800e1bc <_kill_r>
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d00a      	beq.n	800e1a8 <_raise_r+0x4c>
 800e192:	1c59      	adds	r1, r3, #1
 800e194:	d103      	bne.n	800e19e <_raise_r+0x42>
 800e196:	2316      	movs	r3, #22
 800e198:	6003      	str	r3, [r0, #0]
 800e19a:	2001      	movs	r0, #1
 800e19c:	e7e7      	b.n	800e16e <_raise_r+0x12>
 800e19e:	2100      	movs	r1, #0
 800e1a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e1a4:	4620      	mov	r0, r4
 800e1a6:	4798      	blx	r3
 800e1a8:	2000      	movs	r0, #0
 800e1aa:	e7e0      	b.n	800e16e <_raise_r+0x12>

0800e1ac <raise>:
 800e1ac:	4b02      	ldr	r3, [pc, #8]	@ (800e1b8 <raise+0xc>)
 800e1ae:	4601      	mov	r1, r0
 800e1b0:	6818      	ldr	r0, [r3, #0]
 800e1b2:	f7ff bfd3 	b.w	800e15c <_raise_r>
 800e1b6:	bf00      	nop
 800e1b8:	200001e0 	.word	0x200001e0

0800e1bc <_kill_r>:
 800e1bc:	b538      	push	{r3, r4, r5, lr}
 800e1be:	4d07      	ldr	r5, [pc, #28]	@ (800e1dc <_kill_r+0x20>)
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	4604      	mov	r4, r0
 800e1c4:	4608      	mov	r0, r1
 800e1c6:	4611      	mov	r1, r2
 800e1c8:	602b      	str	r3, [r5, #0]
 800e1ca:	f7f4 fdf1 	bl	8002db0 <_kill>
 800e1ce:	1c43      	adds	r3, r0, #1
 800e1d0:	d102      	bne.n	800e1d8 <_kill_r+0x1c>
 800e1d2:	682b      	ldr	r3, [r5, #0]
 800e1d4:	b103      	cbz	r3, 800e1d8 <_kill_r+0x1c>
 800e1d6:	6023      	str	r3, [r4, #0]
 800e1d8:	bd38      	pop	{r3, r4, r5, pc}
 800e1da:	bf00      	nop
 800e1dc:	20000cb0 	.word	0x20000cb0

0800e1e0 <_getpid_r>:
 800e1e0:	f7f4 bdde 	b.w	8002da0 <_getpid>

0800e1e4 <__swhatbuf_r>:
 800e1e4:	b570      	push	{r4, r5, r6, lr}
 800e1e6:	460c      	mov	r4, r1
 800e1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ec:	2900      	cmp	r1, #0
 800e1ee:	b096      	sub	sp, #88	@ 0x58
 800e1f0:	4615      	mov	r5, r2
 800e1f2:	461e      	mov	r6, r3
 800e1f4:	da0d      	bge.n	800e212 <__swhatbuf_r+0x2e>
 800e1f6:	89a3      	ldrh	r3, [r4, #12]
 800e1f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e1fc:	f04f 0100 	mov.w	r1, #0
 800e200:	bf14      	ite	ne
 800e202:	2340      	movne	r3, #64	@ 0x40
 800e204:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e208:	2000      	movs	r0, #0
 800e20a:	6031      	str	r1, [r6, #0]
 800e20c:	602b      	str	r3, [r5, #0]
 800e20e:	b016      	add	sp, #88	@ 0x58
 800e210:	bd70      	pop	{r4, r5, r6, pc}
 800e212:	466a      	mov	r2, sp
 800e214:	f000 f848 	bl	800e2a8 <_fstat_r>
 800e218:	2800      	cmp	r0, #0
 800e21a:	dbec      	blt.n	800e1f6 <__swhatbuf_r+0x12>
 800e21c:	9901      	ldr	r1, [sp, #4]
 800e21e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e222:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e226:	4259      	negs	r1, r3
 800e228:	4159      	adcs	r1, r3
 800e22a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e22e:	e7eb      	b.n	800e208 <__swhatbuf_r+0x24>

0800e230 <__smakebuf_r>:
 800e230:	898b      	ldrh	r3, [r1, #12]
 800e232:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e234:	079d      	lsls	r5, r3, #30
 800e236:	4606      	mov	r6, r0
 800e238:	460c      	mov	r4, r1
 800e23a:	d507      	bpl.n	800e24c <__smakebuf_r+0x1c>
 800e23c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e240:	6023      	str	r3, [r4, #0]
 800e242:	6123      	str	r3, [r4, #16]
 800e244:	2301      	movs	r3, #1
 800e246:	6163      	str	r3, [r4, #20]
 800e248:	b003      	add	sp, #12
 800e24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e24c:	ab01      	add	r3, sp, #4
 800e24e:	466a      	mov	r2, sp
 800e250:	f7ff ffc8 	bl	800e1e4 <__swhatbuf_r>
 800e254:	9f00      	ldr	r7, [sp, #0]
 800e256:	4605      	mov	r5, r0
 800e258:	4639      	mov	r1, r7
 800e25a:	4630      	mov	r0, r6
 800e25c:	f7fe fda8 	bl	800cdb0 <_malloc_r>
 800e260:	b948      	cbnz	r0, 800e276 <__smakebuf_r+0x46>
 800e262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e266:	059a      	lsls	r2, r3, #22
 800e268:	d4ee      	bmi.n	800e248 <__smakebuf_r+0x18>
 800e26a:	f023 0303 	bic.w	r3, r3, #3
 800e26e:	f043 0302 	orr.w	r3, r3, #2
 800e272:	81a3      	strh	r3, [r4, #12]
 800e274:	e7e2      	b.n	800e23c <__smakebuf_r+0xc>
 800e276:	89a3      	ldrh	r3, [r4, #12]
 800e278:	6020      	str	r0, [r4, #0]
 800e27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e27e:	81a3      	strh	r3, [r4, #12]
 800e280:	9b01      	ldr	r3, [sp, #4]
 800e282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e286:	b15b      	cbz	r3, 800e2a0 <__smakebuf_r+0x70>
 800e288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e28c:	4630      	mov	r0, r6
 800e28e:	f000 f81d 	bl	800e2cc <_isatty_r>
 800e292:	b128      	cbz	r0, 800e2a0 <__smakebuf_r+0x70>
 800e294:	89a3      	ldrh	r3, [r4, #12]
 800e296:	f023 0303 	bic.w	r3, r3, #3
 800e29a:	f043 0301 	orr.w	r3, r3, #1
 800e29e:	81a3      	strh	r3, [r4, #12]
 800e2a0:	89a3      	ldrh	r3, [r4, #12]
 800e2a2:	431d      	orrs	r5, r3
 800e2a4:	81a5      	strh	r5, [r4, #12]
 800e2a6:	e7cf      	b.n	800e248 <__smakebuf_r+0x18>

0800e2a8 <_fstat_r>:
 800e2a8:	b538      	push	{r3, r4, r5, lr}
 800e2aa:	4d07      	ldr	r5, [pc, #28]	@ (800e2c8 <_fstat_r+0x20>)
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	4604      	mov	r4, r0
 800e2b0:	4608      	mov	r0, r1
 800e2b2:	4611      	mov	r1, r2
 800e2b4:	602b      	str	r3, [r5, #0]
 800e2b6:	f7f4 fddb 	bl	8002e70 <_fstat>
 800e2ba:	1c43      	adds	r3, r0, #1
 800e2bc:	d102      	bne.n	800e2c4 <_fstat_r+0x1c>
 800e2be:	682b      	ldr	r3, [r5, #0]
 800e2c0:	b103      	cbz	r3, 800e2c4 <_fstat_r+0x1c>
 800e2c2:	6023      	str	r3, [r4, #0]
 800e2c4:	bd38      	pop	{r3, r4, r5, pc}
 800e2c6:	bf00      	nop
 800e2c8:	20000cb0 	.word	0x20000cb0

0800e2cc <_isatty_r>:
 800e2cc:	b538      	push	{r3, r4, r5, lr}
 800e2ce:	4d06      	ldr	r5, [pc, #24]	@ (800e2e8 <_isatty_r+0x1c>)
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	4604      	mov	r4, r0
 800e2d4:	4608      	mov	r0, r1
 800e2d6:	602b      	str	r3, [r5, #0]
 800e2d8:	f7f4 fdda 	bl	8002e90 <_isatty>
 800e2dc:	1c43      	adds	r3, r0, #1
 800e2de:	d102      	bne.n	800e2e6 <_isatty_r+0x1a>
 800e2e0:	682b      	ldr	r3, [r5, #0]
 800e2e2:	b103      	cbz	r3, 800e2e6 <_isatty_r+0x1a>
 800e2e4:	6023      	str	r3, [r4, #0]
 800e2e6:	bd38      	pop	{r3, r4, r5, pc}
 800e2e8:	20000cb0 	.word	0x20000cb0

0800e2ec <_init>:
 800e2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2ee:	bf00      	nop
 800e2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2f2:	bc08      	pop	{r3}
 800e2f4:	469e      	mov	lr, r3
 800e2f6:	4770      	bx	lr

0800e2f8 <_fini>:
 800e2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2fa:	bf00      	nop
 800e2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2fe:	bc08      	pop	{r3}
 800e300:	469e      	mov	lr, r3
 800e302:	4770      	bx	lr
