<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Publication · SCALE Lab</title>
  <meta name="color-scheme" content="light dark" />
  <link rel="stylesheet" href="assets/style.css" />

<style>
  .publication-section {
    margin-bottom: 48px;
  }

  .section-header {
    font-size: 1.4rem;
    font-weight: 700;
    margin-bottom: 16px;
    color: var(--fg);
    border-bottom: 2px solid var(--primary);
    padding-bottom: 8px;
  }

  /* Simple list with divider line */
  .pub-list {
    list-style-type: none;
    padding-left: 0;
    margin: 0;
    color: var(--fg);
    font-size: 0.95rem;
    line-height: 1.65;
  }

  .pub-list li {
    padding: 12px 0;
    border-bottom: 1px solid var(--border);
  }

  .pub-list li:last-child {
    border-bottom: none;
  }

  .pub-list li em {
    font-style: italic;
    color: var(--fg);
  }
</style>

</head>

<body data-page="publication">
<header>
  <div class="container nav">
    <div class="brand">
      <img src="assets/images/logo.svg" alt="SCALE Lab Logo" class="logo">
      <a href="index.html" aria-label="Go to home">SCALE Lab</a>
    </div>

    <nav>
      <button class="hamburger" aria-label="Open navigation menu" id="menuBtn">☰</button>
      <ul id="menu">
        <li><a data-page="research" href="research.html">Research</a></li>
        <li><a data-page="advisor" href="advisor.html">Advisor</a></li>
        <li><a data-page="publication" href="publication.html">Publication</a></li>
        <li><a data-page="people" href="people.html">People</a></li>
        <li><a data-page="contact" href="contact.html">Contact</a></li>
      </ul>
    </nav>
  </div>
</header>

<section class="section">
  <div class="container">
    <h2>Publications</h2>

    <!-- Journal Papers -->
    <div class="publication-section">
      <h3 class="section-header">Journal Papers</h3>
      <ul class="pub-list">
        <li>W. Lu, H.-M. Chen and P.-T. Huang, "An Energy-Area-Efficient 3D Interleaved-Ring Accelerator With INT/FP Pipelined PE Array and 3D-SRAM Cube for On-Device CNN Training and DM Inference," <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, vol. 72, no. 12, pp. 7780-7793, Dec. 2025.</li>
        
        <li>T. -A. Lin, T. H. Singh and P. -T. Huang, "Simulation Framework and Design Exploration of in-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits," <em>IEEE Integrated Circuits and Systems</em>, vol. 2, no. 4, pp. 243-254, Sept.-Oct. 2025.</li>
        
        <li>W. Lu, J. Zhang, Y.-H. Wei, H.-M. Hsiao, S.-H. Li, C.-K. Hsu, C.-C. Hsiao, F.-H. Lo, S.-S. Sheu, C.-H. Wang, C.-L. Li, Y.-S. Chang, M.-J. Dai, W.-C. Lo, S.-C. Chang, H.-M. Chen, K.-N. Chen, and P.-T. Huang, "Miniaturized and Cost-Effective Programmable 2.5D/3.5D Platforms Enabled by Scalable Embedded Active Bridge Chipset," <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, vol. 15, no. 3, pp. 379-391, Sept. 2025.</li>
        
        <li>Y.-M. Pan, H.-Y. Chiu, N.-C. Lin, H.-T. Chung, C.-Y. Wang, C.-L. Chen, B.-J. Shih, C.-C. Yang, P.-T. Huang, C.-H. Shen, P.-J. Sung, W.-F. Wu, K.-N. Chen and C. Hu, "Continuous single-crystal germanium films using elevated-laser-liquid-phase-epitaxy technique for monolithic 3D integration," <em>Japanese Journal of Applied Physics</em>, Vol. 64, No. 4, pp. 04SP56, 2025.</li>
        
        <li>B.-J. Shih, Z.-Y. Chen, S.-P. Chang, T.-Y. Chen, P.-J. Sung, N.-C. Lin, C.-C. Yang, P.-T. Huang, H.-C. Cheng, M.-Y. Li, Iuliana P. Radu, K.-N. Chen, "Surface characteristics optimization during wafer-level backside silicon removal for SOI wafers in 3D integration," <em>Applied Surface Science</em>, Vol. 688, pp. 162366, 2025.</li>
        
        <li>B.-J. Shih, Y.-M. Pan, H.-T. Chung, C.-L. Lee, I-C. Hsieh, N.-C. Lin, C.-C. Yang, P.-T. Huang, H.-M. Chen, C.-Y. Wang, H.-Y. Chiu, H.-C. Cheng, C.-H. Shen, W.-F. Wu, T.-H. Hou, K.-N. Chen, and C. Hu, "Elevated-Epi Technique for 3D IC with Stacked FinFETs, Inter-Level Metal, and 25x33mm² Single-Crystalline Silicon on SiO₂," <em>IEEE Transactions on Electron Devices</em>, Vol. 71, No. 12, pp. 7978-7983, Dec. 2024.</li>
        
        <li>T. H. Singh, P.-T. Huang, K.-S. Kao, C.-S. Cheng, K.-A. Wen and L.-C. Wang, "Energy-Efficient Sparse FFT and Compressed Transpose Memory for mmWave FMCW Radar Sensor System," <em>IEEE Transactions on Instrumentation and Measurement</em>, Vol. 73, Art No. 8503611 pp. 1-11, 2024.</li>
        
        <li>B.-J. Shih, Y.-M. Pan, H.-T. Chung, N.-C. Lin, C.-C. Yang, P.-T. Huang, H.-C. Cheng, C.-H. Shen, J.-M. Shieh, W.-F. Wu, K.-N. Chen and C. Hu, "Advancements in single-crystal silicon with elevated-laser-liquid-phase-epitaxy (ELLPE) for monolithic 3D ICs," <em>Japanese Journal of Applied Physics</em>, Vol. 63, No. 4, pp. 04SP30, Apr. 2024.</li>
        
        <li>Y. -Y. Huang, P.-T. Huang, P. -Y. Lee and P. Su, "A New Approach for Reconfigurable Multifunction Logic-in-Memory Using Complementary Ferroelectric-FET (CFeFET)," <em>IEEE Transactions on Electron Devices</em>, vol. 70, no. 8, pp. 4497-4500, Aug. 2023.</li>
        
        <li>H.-C. Chung,Y.-H. Pan, N.-C. Lin, Z.-J. Hong, B-J. Shih, C.-C. Yang, C.-H. Shen, P.-T. Huang, H.-C. Cheng, K.-N. Chen and C. Hu, "Single-Crystal Germanium by Elevated-Laser-Liquid-Phase-Epitaxy (ELLPE) Technique for Monolithic 3D ICs," <em>IEEE Electron Device Letters</em>, vol. 44, no. 7, pp. 1036-1039, July 2023.</li>
        
        <li>P. Pal, K.-J. Lee, S. Thunder, S. De, P.-T. Huang, and Y.-H. Wang, "Bending Resistant Multi-bit Memristor for Flexible Precision Inference Engine Application," <em>IEEE Transactions on Electron Devices</em>, Vol. 69, No. 8, Aug., 2022.</li>
        
        <li>A. S. Bora, T. H. Singh and P.-T. Huang, "Digi-FH-OFDM: An All-Digital Wideband Frequency-hopped OFDM System," <em>Physical Communication (PHYCOM)</em>, 2022.</li>
        
        <li>W. Lu, P.-T. Huang, H.-M. Chen and W. Hwang, "An Energy-Efficient 3D Cross-Ring Accelerator with 3D-SRAM Cubes for Hybrid Deep Neural Networks," <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)</em>, Vol. 11, No. 4, pp.776-788, Dec. 2021.</li>
        
        <li>Y.-W. Liu, H.-W. Hu, P-.Y. Hsieh, H.-T. Chung, S.-J. Chang, Jui-Han Liu, P.-T. Huang, C.-C. Yang, C.-H. Shen, J.-M. Shieh, K.-N. Chen and C. Hu, "Single-crystal islands (SCI) for monolithic 3D and back-end-of-line FinFET circuits," <em>IEEE Transactions on Electron Devices</em>, vol. 68, no. 10, pp. 5257-5262, Oct. 2021.</li>
        
        <li>L.-S. Shen, T.-W. Chang, K.-T. Feng and P.-T. Huang, "Design and Implementation for Deep Learning based Adjustable Beamforming Training for Millimeter Wave Communication Systems," <em>IEEE Transactions on Vehicular Technology</em>, vol. 70, no. 3, pp. 2413-2427, March 2021.</li>
        
        <li>T. H. Singh, S. B. Jigalur, and P.-T. Huang, "Rotational Motion-Aware Beam Refinement for High-Throughput mmWave Communications," <em>Wireless Networks</em>, vol. 27, pp. 2159–2172, 2021.</li>
        
        <li>P.-T. Huang, I.-C. Wu, C.-Y. Lo and W. Hwang, "Energy-Efficient Accelerator Design with Tile-based row-independent compressed Memory for Sparse Compressed Convolutional Neural Networks," <em>IEEE Open Journal of Circuits and Systems</em>, vol. 2, pp. 131-143, 2021.</li>
        
        <li>K.-T. Feng, L.-H. Shen, C.-Y. Li, P.-T. Huang, S.-Hs. Wu, L.-C. Wang, Y.-B. Lin, and M.-C. F. Chang, "3D On-Demand Flying Mobile Communication for Millimeter Wave Heterogeneous Networks," <em>IEEE Network</em>, vol. 34, no. 5, pp. 198-204, Sept./Oct. 2020.</li>
        
        <li>S.-F. Cheng, P.-T. Huang, L.-C. Wang and M.-C. F. Chang, "Built-In Self-Test/Repair Methodology for Multiband RF-Interconnected TSV 3D Integration", <em>IEEE Design & Test</em>, Vol. 36, No. 6, pp. 63-71, Dec. 2019.</li>
        
        <li>Y.-C. Huang, P.-T. Huang, S.-L. Wu, Y.-C. Hu, Y.-H. You, J.-M. Chen, Y.-Y. Huang, H.-C. Chang, Y.-H. Lin, J.-R. Duann, T.-W. Chiu, W. Hwang, K.-N. Chen, C.-T. Chuang and J.-C. Chiou, "Ultra-High-Density 256-Channel Neural Sensing Microsystem Using TSV-Embedded Neural Probes," <em>IEEE Transactions on Biomedical Circuits and Systems</em>. Vol. 11, No. 5, pp. 1013-1025, Oct. 2017. (Invited paper)</li>
        
        <li>S.-L. Wu, K.-Y. Li, P.-T. Huang, W. Hwang, M.-H. Tu, S.-C. Lung, W.-S. Peng, H.-S. Huang, K.-D. Lee, Y.-S. Kao and C.-T. Chuang, "A 0.5V 28nm 256kb Mini-Array Based 6T SRAM with Threshold Power-Gating, Low-Swing Global Read Bit-Line and Vtrip-Tracking Write-Assist," <em>IEEE Transactions on Circuits and Systems-I (TCAS-I)</em>, Vol. 64, No. 7, pp. 1791-1802, March, 2017.</li>
        
        <li>Y.-C. Hu, Y.-C. Huang, P.-T. Huang, S.-L. Wu, H.-C. Chang, Y.-T. Yang, Y.-H. You, J.-M. Chen, Y.-Y. Huang, Y.-H. Lin, J.-R. Duann, T.-W. Chiu, W. Hwang, C.-T. Chuang, J.-C. Chiou, and K.-N. Chen, "An Advanced 2.5D Heterogeneous Integration Packaging for High Density Neural Sensing Microsystem," <em>IEEE Transactions on Electron Devices</em>, Vol. 64, No. 4, pp. 1666-1673, April, 2017.</li>
        
        <li>Y. Du, W.-H. Cho, P.-T. Huang, Y. Li, C.-H. Wong, J. Du, Y. Kim, B. Hu, L. Du, C. Liu, S.-J. Lee and M.-C. F. Chang, "A 16 Gb/s 14.7 mW Tri-Band Cognitive Serial Link Transmitter with Forwarded Clock to Enable PAM-16 / 256-QAM and Channel Response Detection," <em>IEEE Journal of Solid-State Circuits</em>, Vol. 52, No. 4, pp. 1111-1122, April 2017. (Invited paper)</li>
        
        <li>Y. Li, W.-H. Cho, Y. Du, J. Du, P.-T. Huang, S.-J. Lee, and M.-C. F. Chang, "Carrier Synchronization for Multiband RF Interconnect (MRFI) to Facilitate Chip-to-Chip Wireline Communication," <em>IET Electronics Letters</em>, Vol. 52, N0. 7, pp.535-537, April 2016.</li>
        
        <li>C.-W. Chang, L.-C. Chou, P.-T. Huang, S.-L. Wu, S.-W. Lee, C.-T. Chuang, K.-N. Chen, , W. Hwang, K.-H. Chen, C.-T. Chiu, H.-M. Tong and J.-C. Chiou, "A Double-Sided, Single-Chip Integration Scheme using Through-Silicon-Via for for Neural Sensing Applications," <em>Biomedical Microdevice</em>, 17(1):1-15, Jan. 2015.</li>
        
        <li>P.-T. Huang, S.-L. Wu, Y.-C. Huang, L.-C. Chou, T.-C. Huang, T.-S. Wang, Y.-R. Lin, C.-A. Cheng, W.-W. Shen, C.-T. Chuang, K.-N. Chen, J.-C. Chiou, W. Hwang and H.-M. Tong, "2.5D Heterogeneously Integrated Microsystem for High-Density Neural Sensing Applications," <em>IEEE Transactions on Biomedical Circuits and Systems</em>, Vol. 8, No. 6, pp.810-823, Dec. 2014. (Invited Paper)</li>
        
        <li>L.-C. Chou, C.-W. Chang, P.-T. Huang, J.-C. Chiou, C.-T. Chuang, W. Hwang, K.-N. Chen, C.-H. Wu, K.-H. Chen, C.-T. Chiu and H.-M. Tong, "A New Fabrication Process for TSV-based Bio-signal Packaging," <em>Storage Management Solutions</em>, pp. 157-168, Issue 3, May 2014.</li>
        
        <li>L.-C. Chou, S.-W. Lee, P.-T. Huang, C.-W. Chang, C.-H. Chiang, S.-L. Wu, C.-T. Chuang, J.-C. Chiou, W. Hwang, C.-H. Wu, K.-H. Chen, C.-T. Chiu, H.-M. Tong and K.-N. Chen, "A TSV-Based Bio-Signal Package with u-Probe Array," <em>IEEE Electron Device Letter</em>, Vol. 35, No. 2, pp. 256-258, Feb. 2014.</li>
        
        <li>P.-T. Huang and W. Hwang, "Self-Calibrated Energy-Efficient and Reliable Channels for On-Chip Interconnection Network," <em>Journal of Electrical and Computer Engineering</em>, 19 Pages, Feb. 2012.</li>
        
        <li>P.-T. Huang and W. Hwang, "Two-Level FIFO Buffer Design for Routers in On-Chip Interconnection Network," <em>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</em>, Vol. E94-A, No. 11, pp.2412-2424, Nov. 2011.</li>
        
        <li>P.-T. Huang and W. Hwang, "A 0.047fJ/Bit/Search 65nm 256x144 Energy-Efficient TCAM Macro for Network Routers," <em>IEEE Journal of Solid-State Circuits</em>, Vol. 46, No. 2, pp.507-519, Feb. 2011.</li>
        
        <li>P.-T. Huang, X.-R. Lee, H.-C. Chang, C.-Y. Lee and W. Hwang, "A Low Power DCVSPG Pulsed Latch for Viterbi Decoder," <em>Journal of Low Power Electronics</em>, Vol. 6, No. 4, pp. 551-562, Dec. 2010.</li>
        
        <li>P.-T. Huang, S.-W. Chang, W.-Y. Liu and W. Hwang, "Energy-Efficient Design for Ternary Content Addressable Memory," <em>International Journal of Electrical Engineering</em>, Vol. 15, No.2, pp.97-108, 2008. (Invited Paper)</li>
      </ul>
    </div>

    <!-- Top Conference Papers -->
    <div class="publication-section">
      <h3 class="section-header">Top Conference Papers (IEDM, ISSCC, VLSI Technology and Circuits)</h3>
      <ul class="pub-list">
        <li>Bo-Jheng Shih, Shie-Ping Chang, Ting-Yu Chen, Zih-Yang Chen, Po-Jung Sung, Nein-Chih Lin, Chih-Chao Yang, Po-Tsang Huang, Huang-Chung Cheng, Ming-Yang Li, Iuliana P. Radu, and Kuan-Neng Chen, "Precise Alignment in Ultra-Thin (< 1 µm) Interlayer Wafer-Level Active Device Transfer with SOI Temporary Bonding," <em>IEEE International Electron Devices Meeting (IEDM)</em>, 2024.</li>
        
        <li>W. Lu, J, Zhang, Y.-H, Wei, H.-M. Hsiao, S.-H. Li, C.-K, Hsu, C.-C. Hsiao, F.-H. Lo, S.-S, Sheu, C.-H. Wang, W.-C. Lo, S.-C. Chang, H.-M. Chen, K.-N. Chen and P.-T. Huang, "Scalable Embedded Multi-Die Active Bridge (S-EMAB) Chips with Integrated LDOs for Low-Cost Programmable 2.5D/3.5D Packaging Technology," <em>IEEE Symposium on VLSI Technology and Circuits</em>, 2024.</li>
        
        <li>B.-J. Shih, Y.-M. Pan, H.-T. Chung, C.-L. Lee, I-C. Hsieh, N.-C. Lin, C.-C. Yang, P.-T. Huang, H.-M. Chen, C.-Y. Wang, H.-Y. Chiu, H.-C. Cheng, C.-H. Shen, W.-F. Wu, T.-H. Hou, K.-N. Chen and C. Hu, "3DIC with Stacked FinFET, Inter-level Metal, and Field-Size (25x33mm2) Single-Crystalline Si on SiO2 by Elevated-Epi," <em>IEEE Symposium on VLSI Technology and Circuits</em>, 2024.</li>
        
        <li>K.-Y. Hsiang, Y.-C. Chen , F.-S. Chang, C.-Y. Lin, C.-Y. Liao, Z.-F. Lou, J.-Y. Lee, W.-C. Ray, Z.-X. Li, C.-C. Wang, H.-C. Tseng, P.-H. Chen, J.-H. Tsai, M. H. Liao, T.-H. Hou, C. W. Liu, P.-T. Huang, P. Su, and M. H. Lee, "Novel Opposite Polarity Cycling Recovery (OPCR) of HfZrO2 Antiferroelectric-RAM with an Access Scheme Toward Unlimited Endurance", <em>IEEE International Electron Devices Meeting (IEDM)</em>, 2022</li>
        
        <li>J. Zhang, W. Lu, P.-T. Huang, S.-H. Li, T.-Y. Hung, S.-H. Wu, M.-J. Dai, I-S. Chung, W.-C. Chen, C.-H. Wang, S.-S. Sheu, H.-M Chen, K.-N. Chen, W.-C. Lo and C.-I Wu, "An Embedded Multi-Die Active Bridge (EMAB) Chip for Rapid-Prototype Programmable 2.5D/3D Packaging Technology," <em>IEEE Symposium on VLSI circuits</em>, 2022.</li>
        
        <li>H.-C. Chung, B-J. Shih, C.-C. Yang, N.-C. Lin, P.-T. Huang, Yun-Ping Lan, Kuan-Fu Lai, Wan-Ting Hsu,Yu-Ming Pan, Zhong-Jie Hong, Han-Wen Hu, Huang-Chung Cheng, C.-H. Shen, J.-M. Shieh, D.-C. Chang, W.-K. Yeh, C. Hu, and K.-N. Chen, "Ge Single-Crystal-Island (Ge-SCI) Technique for BEOL FinFET Switch Arrays in Monolithic 3D Fully Integrated Voltage Regulators," <em>IEEE International Electron Devices Meeting (IEDM)</em>, 2021.</li>
        
        <li>P.-T. Huang, Y.-W. Liu, K.-F. Lai, Y.-P. Lan, T.-H. Tsai, B.-J. Shih, P.-Y. Hsieh, C.-C. Yang, C.-H. Shen, J.-M. Shieh, D.-Chiang Chang, K.-N. Chen, W.-K. Yeh, and C. Hu, "Crystal-Orientation-Tolerant Voltage Regulator using Monolithic 3D BEOL FinFETs in Single-Crystal Islands for On-Chip Power Delivery Network," <em>IEEE International Electron Devices Meeting (IEDM)</em>, pp. 40.6.1-40.6.4, 2020.</li>
        
        <li>P.-Y. Hsieh, P-.H. Chen, T.-Y. Hsieh, P.-T. Huang, C.-H. Shen, J.-M. Shieh, D.-C. Chang, W.-K. Yeh, M.-C. Wu, Y.-H. Lee, and C.-C. Yang, "Ultrahigh responsivity and tunable photogain BEOL compatible MoS2 phototransistor array for monolithic 3D image sensor with block-level sensing circuits," <em>IEEE Symposium on VLSI Technology</em>, pp. 1-2, June 2020.</li>
        
        <li>P.-Y. Hsieh, Y.-J. Chang, P.-J. Chen, C.-L. Chen, C.-C. Yang, P.-T. Huang, Y.-J. Chen, C.-M. Shen, Y.-W. Liu, C.-C. Huang, M.-C. Tai, W.-C. Lo, C.-H. Shen, J.-M. Shieh, D.-C. Chang, K.-N. Chen, W.-K. Yeh, and C. Hu, "Monolithic 3D BEOL FinFET switch arrays using location-controlled-grain technique in voltage regulator with better FOM than 2D regulators," <em>IEEE International Electron Devices Meeting (IEDM)</em>, pp. 3.1.1-3.1.4, 2019.</li>
        
        <li>C.-C. Yang, T.-Y. Hsieh, P.-T. Huang, K.-N. Chen, W.-C. Wu, S.-W. Chen, C.-H. Chang, C.-H. Shen, J.-M. Shieh, C. Hu, M.-C. Wu, W.-K. Yeh, "Location-controlled-grain technique for monolithic 3D BEOL FinFET Circuits," <em>IEEE International Electron Devices Meeting (IEDM)</em>, pp. 249-252, 2018.</li>
        
        <li>Y. Du, W.-H. Cho, Y. Li, C.-H. Wong, J. Du, P.-T. Huang, Z.-Z. Chen, S.-J. Lee, and M.-C. F. Chang, "A 16Gb/s 14.7mW Tri-Band Cognitive Transmitter with Forwarded-Clock to Enable PAM-16/256-QAM and Channel Response Detection in 28nm CMOS," <em>IEEE Symposium on VLSI circuits</em>, pp. 172-173, 2016.</li>
        
        <li>Y.-C. Huang, Y.-C. Hu, P.-T. Huang, S.-L. Wu, Y.-H. You, J.-M. Chen, Y.-Y. Huang, H.-C. Chang, Y.-H. Lin, J.-R. Duann, T.-W. Chiu, W. Hwang, C.-T. Chuang, J.-C. Chiou and K.-N. Chen, "Integration of Neural Sensing Microsystem with TSV-embedded Dissolvable µ-Needles Array, Biocompatiable Flexible Interposer and Neural Recording Circuits," <em>IEEE Symposium on VLSI Technology</em>, pp. 218-219, 2016.</li>
        
        <li>W.-H. Cho, Y. Li, Y. Du, C.-H. Wong, J. Du, P.-T. Huang, S.-J. Lee, H.-N. Chen, C.-P. Jou, F.-L. Hsueh and M.-C. F. Chang, "A 38mW 40Gb/s 4-Lane Tri-Band 4-PAM /16-QAM Transceiver in 28nm CMOS for High-Speed Memory Interface," <em>IEEE International Solid-State Circuits Conference (ISSCC)</em>, pp.184-185, 2016.</li>
        
        <li>P.-T. Huang, L.-C. Chou, T.-C. Huang, S.-L. Wu, T.-S. Wang, Y.-R. Lin, C.-A. Cheng, W.-W. Shen, K.-N. Chen, J.-C. Chiou, C.-T. Chuang, W. Hwang, K.-H. Chen, C.-T. Chiu, M.-H. Cheng, Y.-L. Lin and H.-M. Tong, "2.5D Heterogeneously Integrated Bio-Sensing Microsystem for Multi-Channel Neural Sensing Applications," <em>IEEE International Solid-State Circuits Conference (ISSCC)</em>, pp. 320-321, 2014.</li>
        
        <li>C.-W. Chang, P.-T. Huang, L.-C. Chou, S.-L. Wu, S.-W. Lee, C.-T. Chuang, K.-N. Chen, J.-C. Chiou, W. Hwang, Y.-C. Lee, C.-H. Wu, K.-H. Chen, C.-T. Chiu, and H.-M. Tong, "Through-Silicon-Via Based Double-Side Integrated Microsystem for Neural Sensing Applications," <em>IEEE International Solid-State Circuits Conference (ISSCC)</em>, pp. 102-103, 2013.</li>
      </ul>
    </div>

    <!-- Conference Papers -->
    <div class="publication-section">
      <h3 class="section-header">Conference Papers</h3>
      <ul class="pub-list">
        <li>C.-L. Lee, C.-H. Hsu, C.-C. Yang, C.-H. Shen, K.-N. Chen, P.-T. Huang, C. Hu, "Monolithic Hybrid-3D Standard Cell Library with Sandwiched Inter-Metal Layer for 3D Digital Computation-in-Memory Circuits," <em>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)</em>, 2025.</li>
        
        <li>Y.-H. Huang, C.-H. Hsu, Y.-Y. Huang, P. Su and P.-T. Huang, "Design Navigation and Exploration of Complementary Ferroelectric FET (CFeFET) for Next-Generation CFET-based Nonvolatile SRAM and Logic-in-Memory Applications," <em>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)</em>, 2025.</li>
        
        <li>H.-H. Chang, P.-T. Huang, P. Su, "Evaluation of In-Memory Logic Computation for Ferroelectric Capacitive Memory," <em>Silicon Nanoelectronics Workshop (SNW)</em>, pp. 78-79, 2025.</li>
        
        <li>T.-Y. Chen, S.-P. Chang, B.-J. Shih, Z.-Y. Chen, Y.-L. Liu, P.-J. Sung, N.-C. Lin, C.-C. Yang, P.-T. Huang, M.-Y. Li, I. P Radu, K.-N. Chen, "Thin 3D: an Innovative Approach to Ultra-Thin Wafer-Level Active Device Transfer Technology with Optimized Material and Thermal Solution for 3D IC" <em>IEEE Electronic Components and Technology Conference (ECTC)</em>, pp. 885-889, 2025.</li>
        
        <li>L.-T. Huang, W. Lu, H.-M. Chen, and P.-T. Huang, "Irregular Operation-Unit-based Compression for Non-Volatile Computation-in-Memory Accelerator," <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, 2025.</li>
        
        <li>Y.-M. Pan, H.-Y. Chiu, N.-C. Lin, H.-T. Chung, B.-J. Shih, C.-C. Yang, P.-T. Huang, C.-H. Shen, P.-J. Sung, W.-F. Wu, K.-N. Chen, and C. Hu, "Large-Area Single-Crystal Ge Using Elevated Epitaxy Technique for Monolithic 3D Integration," <em>IEEE International Conference on Solid State Devices and Materials (SSDM)</em>, 2024.</li>
        
        <li>T.-A. Lin and P.-T. Huang, "Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits," <em>IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS)</em>, 2024.</li>
        
        <li>W. Lu, H.-H. Pei, J.-R. Yu, H.-M. Chen, and P.-T. Huang, "A 28nm Energy-Area-Efficient Row-based pipelined Training Accelerator with Mixed FXP4/FP16 for On-Device Transfer Learning," <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, 2024.</li>
        
        <li>C.-C. Lin., W. Lu., P.-T. Huang, and H.-M. Chen, "A 28nm 343.5fps/W Vision Transformer Accelerator with Integer-Only Quantized Attention Block," <em>IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)</em>, 2024</li>
        
        <li>B.-J. Shih, Y.-M. Pan, H.-T. Chung, N.-C. Lin, C.-C. Yang, P.-T. Huang, H.-C. Cheng, C.-H. Shen, J.-M. Shieh, W.-F. Wu, K.-N. Chen, and C. Hu, "Middle-End of Line Si FinFETs Using Laser-Liquid-Phase-Epitaxy Technique for Monolithic 3DIC," <em>IEEE International Conference on Solid State Devices and Materials (SSDM)</em>, Sep 5-8, 2023.</li>
        
        <li>H.-M. Chen, C.-W. Ho, S.-H. Wu, W. Lu, P.-T. Huang, H.-J. Chang, C.-N. Liu, "Reshaping System Design in 3D Integration: Perspectives and Challenges," <em>IEEE International Symposium on Physical Design</em>, pp. 71-77, 2023.</li>
        
        <li>P.-Y. Chen, C.-Y. Liu, H.-M. Chen and P.-T. Huang, "On-Interposer Decoupling Capacitors Placement for Interposer-based 3DIC," <em>IEEE International Symposium on Quality Electronic Design (ISQED)</em>, pp. 1-6, 2023.</li>
        
        <li>W. Lu, P.-Y. Ge., P.-T. Huang, H.-M. Chen and W. Hwang, "Memory-Centric Fusion-based CNN Accelerator with 3D-NoC and 3D-DRAM," <em>IEEE International SoC Design Conference (ISoCC)</em>, 2022.</li>
        
        <li>J.-I Kao1, W. Lu., P.-T. Huang and H.-M. Chen, "Precision-Aware Workload Distribution and Dataflow for a Hybrid Digital-CIM Deep CNN Accelerator," <em>IEEE International SoC Design Conference (ISoCC)</em>, 2022.</li>
        
        <li>S.-C. Wen and P.-T. Huang, "Design Exploration of An Energy-Efficient Acceleration System for CNNs on Low-Cost Resource-Constraint SoC-FPGAs," <em>IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)</em>, pp.320-323, 2022</li>
        
        <li>P.-T. Huang, T.-W. Liu, W. Lu, Y.-H. Lin, and W Hwang, "An Energy-Efficient Ring-Based CIM Accelerator using High-Linearity eNVM for Deep Neural Networks" <em>IEEE International SoC Design Conference(SoCC)</em>, 2021.</li>
        
        <li>S. Thunder, P. Pal, Y.-H. Wang and P.-T. Huang, "Ultra Low Power 3D-Embedded Convolutional Neural Network Cube Based on α-IGZO Nanosheet and Bi-Layer Resistive Memory," <em>IEEE International Conference on IC Design and Technology (ICICDT)</em>, 2021.</li>
        
        <li>A. S. Bora, T. H. Singh and P.-T. Huang, "An All-Digital Wideband OFDM-Based Frequency-Hopping System Using RF Sampling Data Converters," <em>National Conference on Communications</em>, pp.1-5, 2021.</li>
        
        <li>S.-Y. Ku, Y.-C. Tsai, T.-C. Chou, W.-H. Hu, Y.-R. Fang, Y.-J. Lin, P.-T. Huang, J.-C. Chiou, and K.-N. Chen, "Advanced 2.5D Heterogeneous Integrated Platform Using Flexible Biocompatible Substrate for Biomedical Sensing System," <em>IEEE Electronic Components and Technology Conference (ECTC)</em>, pp. 1020-1025, 2021.</li>
        
        <li>P. Pal, S. Thunder, M.-J. Tsai, P.-T. Huang, and Y.-H. Wang, "Benchmarking the Performance of Heterogeneous Stacked RRAM with CFET-SRAM and MRAM for Deep Neural Network Application Amidst Variation and Noise," <em>IEEE International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)</em>, pp. 1-2, 2021.</li>
        
        <li>P.-T. Huang, T.-H. Tsai, P.-J. Yang, W. Hwang and H.-M. Chen, "Hierarchical Active Voltage Regulation for Heterogeneous TSV 3D-ICs," <em>IEEE International System-on-Chip Conference (SOCC)</em>, pp. 248-253, 2020.</li>
        
        <li>C.-Y. Lo, P.-T. Huang, and W. Hwang, "Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs," <em>IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)</em>, pp. 320-323, 2020.</li>
      </ul>
      <p style="text-align: center; color: var(--muted); margin-top: 24px;">... and many more conference papers</p>
    </div>
  </div>
</section>

<footer>
  <div class="container" style="padding: 20px 0; border-top: 1px solid var(--border); color: var(--muted);">
    © <span id="yearNow"></span> Sustainable Circuits and Architectures for Layered Eco-chips Lab.
  </div>
</footer>

<script src="assets/script.js"></script>
<script>
  document.getElementById('yearNow').textContent = new Date().getFullYear();
</script>
</body>
</html>