// Seed: 2652757298
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  assign id_2 = id_2;
  supply0 id_3;
  assign id_3 = id_1;
  assign module_3.id_3 = 0;
  assign id_1 = 1 + 1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5
);
  assign id_2 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_3 (
    output wire  id_0,
    output logic id_1,
    input  tri1  id_2,
    output wand  id_3,
    input  logic id_4,
    output tri   id_5
);
  final id_3 = id_2;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    if (1) id_1 <= id_4;
    else @(1) $display(1, 1, id_2);
  end
endmodule
