// Seed: 3661797533
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2
);
  wire id_4;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd87
) (
    output tri1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output wor id_4,
    output wire id_5,
    output supply1 id_6
    , id_11,
    input tri id_7,
    input uwire _id_8,
    output supply0 id_9
);
  reg id_12;
  ;
  integer id_13;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7
  );
  assign id_4 = -1;
  wire id_14;
  initial begin : LABEL_0
    if (1) id_12 = 1;
  end
  wire [!  id_8 : -1] id_15;
endmodule
