0.7
2020.2
Oct 19 2021
02:56:52
/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.sim/sim_1/impl/timing/xsim/tb_pcfg_time_impl.v,1652956090,verilog,,,,IOBUF_HD1;IOBUF_HD2;IOBUF_HD3;IOBUF_HD4;IOBUF_HD5;IOBUF_HD6;IOBUF_HD7;IOBUF_UNIQ_BASE_;Option_mode;PCFG_TOP;RAM;RAM_HD10;RAM_HD3;RAM_WRAPPER;RAM_WRAPPER__xdcDup__1;RAM_WRAPPER__xdcDup__2;RAM_blk_mem_gen_generic_cstr;RAM_blk_mem_gen_generic_cstr_HD14;RAM_blk_mem_gen_generic_cstr_HD7;RAM_blk_mem_gen_prim_width;RAM_blk_mem_gen_prim_width_HD15;RAM_blk_mem_gen_prim_width_HD8;RAM_blk_mem_gen_prim_wrapper;RAM_blk_mem_gen_prim_wrapper_HD16;RAM_blk_mem_gen_prim_wrapper_HD9;RAM_blk_mem_gen_top;RAM_blk_mem_gen_top_HD13;RAM_blk_mem_gen_top_HD6;RAM_blk_mem_gen_v8_4_5;RAM_blk_mem_gen_v8_4_5_HD11;RAM_blk_mem_gen_v8_4_5_HD4;RAM_blk_mem_gen_v8_4_5_synth;RAM_blk_mem_gen_v8_4_5_synth_HD12;RAM_blk_mem_gen_v8_4_5_synth_HD5;TOP_8254;TW_8254_CNT;cordic_0;cordic_0_addsub;cordic_0_addsub__parameterized1;cordic_0_addsub__parameterized11;cordic_0_addsub__parameterized15;cordic_0_addsub__parameterized19;cordic_0_addsub__parameterized23;cordic_0_addsub__parameterized27;cordic_0_addsub__parameterized3;cordic_0_addsub__parameterized5;cordic_0_addsub__parameterized7;cordic_0_addsub__parameterized9;cordic_0_c_addsub_v12_0_14_fabric_legacy;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized1;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized11;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized15;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized19;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized23;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized27;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized3;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized5;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized7;cordic_0_c_addsub_v12_0_14_fabric_legacy__parameterized9;cordic_0_c_addsub_v12_0_14_legacy;cordic_0_c_addsub_v12_0_14_legacy__parameterized1;cordic_0_c_addsub_v12_0_14_legacy__parameterized11;cordic_0_c_addsub_v12_0_14_legacy__parameterized15;cordic_0_c_addsub_v12_0_14_legacy__parameterized19;cordic_0_c_addsub_v12_0_14_legacy__parameterized23;cordic_0_c_addsub_v12_0_14_legacy__parameterized27;cordic_0_c_addsub_v12_0_14_legacy__parameterized3;cordic_0_c_addsub_v12_0_14_legacy__parameterized5;cordic_0_c_addsub_v12_0_14_legacy__parameterized7;cordic_0_c_addsub_v12_0_14_legacy__parameterized9;cordic_0_c_addsub_v12_0_14_lut6_legacy;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized1;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized11;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized15;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized19;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized23;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized27;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized3;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized5;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized7;cordic_0_c_addsub_v12_0_14_lut6_legacy__parameterized9;cordic_0_c_addsub_v12_0_14_viv;cordic_0_c_addsub_v12_0_14_viv__parameterized1;cordic_0_c_addsub_v12_0_14_viv__parameterized11;cordic_0_c_addsub_v12_0_14_viv__parameterized15;cordic_0_c_addsub_v12_0_14_viv__parameterized19;cordic_0_c_addsub_v12_0_14_viv__parameterized23;cordic_0_c_addsub_v12_0_14_viv__parameterized27;cordic_0_c_addsub_v12_0_14_viv__parameterized3;cordic_0_c_addsub_v12_0_14_viv__parameterized5;cordic_0_c_addsub_v12_0_14_viv__parameterized7;cordic_0_c_addsub_v12_0_14_viv__parameterized9;cordic_0_cordic_sqrt;cordic_0_cordic_sqrt_mod;cordic_0_cordic_sqrt_mod__parameterized1;cordic_0_cordic_sqrt_mod__parameterized11;cordic_0_cordic_sqrt_mod__parameterized15;cordic_0_cordic_sqrt_mod__parameterized17;cordic_0_cordic_sqrt_mod__parameterized19;cordic_0_cordic_sqrt_mod__parameterized23;cordic_0_cordic_sqrt_mod__parameterized25;cordic_0_cordic_sqrt_mod__parameterized27;cordic_0_cordic_sqrt_mod__parameterized3;cordic_0_cordic_sqrt_mod__parameterized31;cordic_0_cordic_sqrt_mod__parameterized5;cordic_0_cordic_sqrt_mod__parameterized7;cordic_0_cordic_sqrt_mod__parameterized9;cordic_0_cordic_v6_0_17;cordic_0_cordic_v6_0_17_synth;cordic_0_cordic_v6_0_17_viv;cordic_0_delay__parameterized11;cordic_0_delay__parameterized13;cordic_0_delay__parameterized15;cordic_0_delay__parameterized15_6;cordic_0_delay__parameterized21;cordic_0_delay__parameterized21_7;cordic_0_delay__parameterized27;cordic_0_delay__parameterized31;cordic_0_delay__parameterized33;cordic_0_delay__parameterized35;cordic_0_delay__parameterized35_4;cordic_0_delay__parameterized47;cordic_0_delay__parameterized5;cordic_0_delay__parameterized51;cordic_0_delay__parameterized53;cordic_0_delay__parameterized55;cordic_0_delay__parameterized55_2;cordic_0_delay__parameterized5_8;cordic_0_delay__parameterized67;cordic_0_delay__parameterized7;cordic_0_delay__parameterized71;cordic_0_delay__parameterized73;cordic_0_delay__parameterized83;cordic_0_delay__parameterized83_0;cordic_0_delay__parameterized9;cordic_0_delay_bit__parameterized1;cordic_0_xbip_pipe_v3_0_6_viv;delay;delay_7;delay_8;edge_detector;glbl;latch;latch__parameterized0;latch__parameterized1;latch__parameterized1_0;latch__parameterized1_1;latch__parameterized1_3;latch__parameterized1_5;latch__parameterized2;max_counter;max_counter_6;max_counter_9;mult_gen_0;mult_gen_0_HD18;mult_gen_0_dsp;mult_gen_0_dsp_HD21;mult_gen_0_mult_gen_v12_0_17;mult_gen_0_mult_gen_v12_0_17_HD19;mult_gen_0_mult_gen_v12_0_17_viv;mult_gen_0_mult_gen_v12_0_17_viv_HD20;ram_control;ram_control_2;ram_control_4;signal_controller;xfft_0;xfft_0_adder;xfft_0_adder_10;xfft_0_axi_wrapper;xfft_0_axi_wrapper_input_fifo;xfft_0_axi_wrapper_input_fifo__parameterized0;xfft_0_axi_wrapper_output_fifo;xfft_0_butterfly;xfft_0_c_addsub_v12_0_14_fabric_legacy;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized1;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized3;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized5;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized5_49;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized7;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized7_18;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized9;xfft_0_c_addsub_v12_0_14_fabric_legacy__parameterized9_13;xfft_0_c_addsub_v12_0_14_legacy;xfft_0_c_addsub_v12_0_14_legacy__parameterized1;xfft_0_c_addsub_v12_0_14_legacy__parameterized3;xfft_0_c_addsub_v12_0_14_legacy__parameterized5;xfft_0_c_addsub_v12_0_14_legacy__parameterized5_48;xfft_0_c_addsub_v12_0_14_legacy__parameterized7;xfft_0_c_addsub_v12_0_14_legacy__parameterized7_17;xfft_0_c_addsub_v12_0_14_legacy__parameterized9;xfft_0_c_addsub_v12_0_14_legacy__parameterized9_12;xfft_0_c_addsub_v12_0_14_lut6_legacy;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized1;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized3;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized5;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized5_50;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized7;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized7_19;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized9;xfft_0_c_addsub_v12_0_14_lut6_legacy__parameterized9_14;xfft_0_c_addsub_v12_0_14_viv;xfft_0_c_addsub_v12_0_14_viv__parameterized0;xfft_0_c_addsub_v12_0_14_viv__parameterized1;xfft_0_c_addsub_v12_0_14_viv__parameterized2;xfft_0_c_addsub_v12_0_14_viv__parameterized2__1;xfft_0_c_addsub_v12_0_14_viv__parameterized3;xfft_0_c_addsub_v12_0_14_viv__parameterized3__1;xfft_0_c_addsub_v12_0_14_viv__parameterized4;xfft_0_c_addsub_v12_0_14_viv__parameterized4__1;xfft_0_c_reg_fd_v12_0_6_viv;xfft_0_c_reg_fd_v12_0_6_viv__parameterized1;xfft_0_c_reg_fd_v12_0_6_viv__parameterized1_15;xfft_0_c_reg_fd_v12_0_6_viv__parameterized1_16;xfft_0_c_reg_fd_v12_0_6_viv__parameterized1_20;xfft_0_c_shift_ram_v12_0_14_legacy;xfft_0_c_shift_ram_v12_0_14_legacy__1;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized0;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized1__1;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized1__2;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized2;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized2__1;xfft_0_c_shift_ram_v12_0_14_legacy__parameterized3;xfft_0_c_shift_ram_v12_0_14_viv;xfft_0_c_shift_ram_v12_0_14_viv__1;xfft_0_c_shift_ram_v12_0_14_viv__parameterized0;xfft_0_c_shift_ram_v12_0_14_viv__parameterized1__1;xfft_0_c_shift_ram_v12_0_14_viv__parameterized1__2;xfft_0_c_shift_ram_v12_0_14_viv__parameterized2;xfft_0_c_shift_ram_v12_0_14_viv__parameterized2__1;xfft_0_c_shift_ram_v12_0_14_viv__parameterized3;xfft_0_cmpy;xfft_0_cmpy_3_dsp48;xfft_0_cmpy_3_dsp48_mult;xfft_0_cmpy_3_dsp48_mult__parameterized0;xfft_0_cmpy_3_dsp48_mult__parameterized1;xfft_0_cmpy_v6_0_20_delay_line__parameterized1;xfft_0_cmpy_v6_0_20_synth;xfft_0_cnt_tc_rtl;xfft_0_cnt_tc_rtl__parameterized0;xfft_0_cnt_tc_rtl__parameterized1;xfft_0_cnt_tc_rtl__parameterized2;xfft_0_cnt_tc_rtl__parameterized2_46;xfft_0_dpm;xfft_0_dpm__1;xfft_0_dsp;xfft_0_dsp__parameterized0;xfft_0_dsp__parameterized1;xfft_0_equ_rtl;xfft_0_equ_rtl__parameterized0;xfft_0_equ_rtl__parameterized1;xfft_0_equ_rtl__parameterized2;xfft_0_equ_rtl__parameterized2_47;xfft_0_flow_control_c;xfft_0_input_negation;xfft_0_mult_gen_v12_0_17_delay_line;xfft_0_mult_gen_v12_0_17_delay_line__parameterized0;xfft_0_mult_gen_v12_0_17_delay_line__parameterized0_9;xfft_0_mux_bus16;xfft_0_mux_bus16__parameterized0;xfft_0_mux_bus4;xfft_0_mux_bus4_28;xfft_0_mux_bus4_29;xfft_0_mux_bus4_30;xfft_0_mux_bus4_31;xfft_0_mux_bus4_32;xfft_0_mux_bus4_33;xfft_0_mux_bus4_34;xfft_0_mux_bus4_35;xfft_0_mux_bus4_36;xfft_0_mux_bus4_37;xfft_0_mux_bus4_38;xfft_0_mux_bus4_39;xfft_0_mux_bus4_40;xfft_0_mux_bus4_41;xfft_0_mux_bus4_42;xfft_0_mux_bus4__parameterized0;xfft_0_mux_bus4__parameterized0_5;xfft_0_mux_bus4__parameterized0_6;xfft_0_mux_bus4__parameterized0_7;xfft_0_r2_control;xfft_0_r2_datapath;xfft_0_r2_in_addr;xfft_0_r2_pe;xfft_0_r2_rw_addr;xfft_0_r2_tw_addr;xfft_0_reg_rs_rtl;xfft_0_reg_rs_rtl_44;xfft_0_reg_rs_rtl_45;xfft_0_shift_ram;xfft_0_shift_ram_22;xfft_0_shift_ram__parameterized0;xfft_0_shift_ram__parameterized1;xfft_0_shift_ram__parameterized12;xfft_0_shift_ram__parameterized14_3;xfft_0_shift_ram__parameterized15;xfft_0_shift_ram__parameterized15_8;xfft_0_shift_ram__parameterized1_24;xfft_0_shift_ram__parameterized2;xfft_0_shift_ram__parameterized3;xfft_0_shift_ram__parameterized4;xfft_0_shift_ram__parameterized4_21;xfft_0_shift_ram__parameterized5;xfft_0_shift_ram__parameterized6;xfft_0_shift_ram__parameterized7;xfft_0_shift_ram__parameterized7_23;xfft_0_shift_ram__parameterized9;xfft_0_subtracter;xfft_0_subtracter_11;xfft_0_twgen_half_sincos;xfft_0_twiddle_gen;xfft_0_xfft_v9_1_7;xfft_0_xfft_v9_1_7_c;xfft_0_xfft_v9_1_7_core;xfft_0_xfft_v9_1_7_mux_bus2;xfft_0_xfft_v9_1_7_mux_bus2_25;xfft_0_xfft_v9_1_7_mux_bus2_26;xfft_0_xfft_v9_1_7_mux_bus2_27;xfft_0_xfft_v9_1_7_mux_bus2__parameterized0;xfft_0_xfft_v9_1_7_mux_bus2__parameterized0_0;xfft_0_xfft_v9_1_7_mux_bus2__parameterized0_1;xfft_0_xfft_v9_1_7_mux_bus2__parameterized0_2;xfft_0_xfft_v9_1_7_mux_bus2__parameterized1;xfft_0_xfft_v9_1_7_mux_bus2__parameterized1_4;xfft_0_xfft_v9_1_7_viv;xfft_0_xor_bit_gate;xfft_0_xor_bit_gate_43;xfft_0_xor_bit_gate__parameterized0,,,,,,,,
/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd,1652956004,vhdl,,,,tb_pcfg,,,,,,,,
