// Seed: 2653334116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    inout  tri   id_2,
    input  tri   id_3,
    input  tri   id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    output tri1  id_8,
    input  tri1  id_9,
    input  wire  id_10,
    input  wor   id_11,
    output wor   id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
