m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTests
vinstruction_phase_decoder_testbench
2C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
Z1 !s110 1703341413
!i10b 1
!s100 =1e8Poa@QZ_S?^8XN`>3k0
I=c9jSL>1HTWlDeoJRN3KC3
R0
w1703341408
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
!i122 9
L0 7 159
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2023.3;77
r1
!s85 0
31
Z4 !s108 1703341413.000000
!s107 C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/../../constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tCvgOpt 0
vinstructionPhaseDecoder
2C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
R1
!i10b 1
!s100 Bc9o@gdhAo_E0U=Y0YW]j1
Ia8hRcFeOJQnzGPlS]AS102
R0
w1702919083
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 8
L0 21 136
R2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R5
R6
ninstruction@phase@decoder
