A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\LED6.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE driver\LED6.asm NOMOD51 SET(SMALL) DEBUG PRINT(.\Listings\LED6.lst) OBJ
                      ECT(.\Objects\LED6.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     LED6 SEGMENT CODE
----                   2     rseg LED6
                       3     
                       4     ; åŒ…å«è¡¨å®šä¹‰
                       5     ;$include (led6_tables.inc)
                +1     6     ; led6_tables.inc
                +1     7     ; è¯´æ˜Žï¼šæ¯ä¸ªè¡¨ç”±6ä¸ªå­—èŠ‚ç»„æˆï¼ŒæŒ‰é¡ºåºè¡¨ç¤ºç¼“å†²åŒº [035h, 034h, 033h, 032h,
                              031h, 030h]
                +1     8     ; å³è¡¨çš„ç¬¬1å­—èŠ‚å¯¹åº”ä¸»ç¨‹åºä¸­çš„ MOV 035h, #xxï¼Œæœ€åŽä¸€å­—èŠ‚å¯¹åº” MOV 030h, 
                             #xx
                +1     9     ; é©±åŠ¨ `LED6` å¯ä»¥é€‰æ‹©æŒ‰æœ¬é¡ºåºæŠŠå­—èŠ‚å†™å…¥æ˜¾ç¤ºç¼“å†²ï¼ˆå†™å…¥ 030h..035h æ—¶
                             é¡»åå‘æ‹·è´ï¼‰ã€‚
                +1    10     
                +1    11     ; å…¨å±€ï¼šä¸Šç”µ/æ¸…ç©ºæ˜¾ç¤ºï¼ˆå…¨éƒ¨ä¸ºå ä½ 0x10ï¼‰
0000 10101010   +1    12     TABLE_DISPLAY_INIT_BLANK:    DB 010h, 010h, 010h, 010h, 010h, 010h
0004 1010                    
                +1    13     
                +1    14     ; RUN æ¨¡å¼åˆå§‹åŒ–ï¼ˆåŒä¸Šï¼‰
0006 10101010   +1    15     TABLE_DISPLAY_RUN_BLANK:     DB 010h, 010h, 010h, 010h, 010h, 010h
000A 1010                    
                +1    16     
                +1    17     ; ä¸»èœå•ï¼š"1.n 2.r 3.C" ï¼ˆ035..030ï¼‰
000C 151E1612   +1    18     TABLE_MENU_MAIN_OPT:         DB 015h, 01Eh, 016h, 012h, 017h, 00Ch
0010 170C                    
                +1    19     
                +1    20     ; é”™è¯¯ï¼šErr011ï¼ˆè¾“å…¥ä¸å®Œæ•´ï¼‰
0012 0E121200   +1    21     TABLE_OPT_ERR011:            DB 00Eh, 012h, 012h, 00h, 01h, 01h
0016 0101                    
                +1    22     
                +1    23     ; OPT1 æç¤º: "no._d_d__"ï¼ˆ035..030ï¼‰
0018 1E201010   +1    24     TABLE_OPT1_PROMPT:          DB 01Eh, 020h, 010h, 010h, 021h, 021h
001C 2121                    
                +1    25     
                +1    26     ; OPT2 æç¤º: "rL_d_d__"
001E 12131010   +1    27     TABLE_OPT2_PROMPT:          DB 012h, 013h, 010h, 010h, 010h, 021h
0022 1021                    
                +1    28     
                +1    29     ; OPT3 æç¤º: "C._d____" (å« C.)
0024 22102121   +1    30     TABLE_OPT3_PROMPT:          DB 022h, 010h, 021h, 021h, 021h, 021h
0028 2121                    
                +1    31     
                +1    32     ; PASS æç¤º: "P._____'"
002A 11101010   +1    33     TABLE_PASS_PROMPT:          DB 011h, 010h, 010h, 010h, 010h, 010h
002E 1010                    
                +1    34     
                +1    35     ; å¯†ç é”™è¯¯æ˜¾ç¤º: "FALSEX"ï¼ˆæœ€åŽä¸€ä½ç”±ç¨‹åºå†™å…¥å‰©ä½™æ¬¡æ•°ï¼Œè¡¨ä¸­ä¿ç•™ 0x0
                             0 ä½œä¸ºå ä½ï¼‰
0030 0F0A1305   +1    36     TABLE_PASS_ERROR_FALSEX:     DB 00Fh, 00Ah, 013h, 005h, 00Eh, 00h
0034 0E00                    
                +1    37     
                +1    38     ; é”å®š/Err011ï¼ˆä¸Ž OPT_ERR011 ç›¸åŒå­—èŠ‚åºï¼Œä½†ä¿ç•™ç‹¬ç«‹åå­—ä»¥ä¾¿è°ƒç”¨ï¼‰
0036 0E121200   +1    39     TABLE_PASS_ERROR_LOCKED:     DB 00Eh, 012h, 012h, 00h, 01h, 01h
003A 0101                    
                +1    40     
                +1    41     
                +1    42     ; å…¨éƒ¨ç†„ç­æ˜¾ç¤ºï¼ˆæ‰€æœ‰æ®µå…³é—­ï¼Œå€¼ç”± SEG_TABLE çš„ OFF=0FFh å†³å®šï¼‰
003C FFFFFFFF   +1    43     TABLE_DISPLAY_ALL_OFF:       DB 0FFh,0FFh,0FFh,0FFh,0FFh,0FFh
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     2

0040 FFFF                    
                +1    44     
                +1    45     
                +1    46     ; è¯´æ˜Žï¼šåŠ¨æ€å†™å…¥åœºæ™¯ï¼ˆä½¿ç”¨æ¸¸æ ‡ 03Bh / 039h çš„ MOV @R0ï¼‰ä¸åœ¨æ­¤æ–‡ä»¶ä¸­å»
                             ºè¡¨ï¼Œ
                +1    47     ; å¯ä½¿ç”¨ LED6 çš„å•æ ¼å†™å…¥æŽ¥å£ï¼ˆä¾‹å¦‚ LED6_WriteAtCursorï¼‰æ¥å¤„ç†ã€‚
                      48     
                      49     ;$include (../user/CONFIG.INC)
                +1    50     ; ç´¢å¼•ä»Ž 0 å¼€å§‹ï¼Œä¾› main.ASM ä¸­é€šè¿‡åç§»è®¿é—® (MOVC @A+DPTR)
                +1    51     ; 00 - '0'  - 0C0h
                +1    52     ; 01 - '1'  - 0F9h
                +1    53     ; 02 - '2'  - 0A4h
                +1    54     ; 03 - '3'  - 0B0h
                +1    55     ; 04 - '4'  - 099h
                +1    56     ; 05 - '5'  - 092h
                +1    57     ; 06 - '6'  - 082h
                +1    58     ; 07 - '7'  - 0F8h
                +1    59     ; 08 - '8'  - 080h
                +1    60     ; 09 - '9'  - 090h
                +1    61     ; 10 - 'A'  - 088h
                +1    62     ; 11 - 'b'  - 083h
                +1    63     ; 12 - 'C'  - 0C6h
                +1    64     ; 13 - 'd'  - 0A1h
                +1    65     ; 14 - 'E'  - 086h
                +1    66     ; 15 - 'F'  - 08Eh
                +1    67     ; 16 - '_'  - 0F7h
                +1    68     ; 17 - 'P.' - 00Ch
                +1    69     ; 18 - 'r'  - 0AFh
                +1    70     ; 19 - 'L'  - 047h
                +1    71     ; 20 - '0.' - 040h
                +1    72     ; 21 - '1.' - 079h
                +1    73     ; 22 - '2.' - 024h
                +1    74     ; 23 - '3.' - 030h
                +1    75     ; 24 - '4.' - 019h
                +1    76     ; 25 - '5.' - 012h
                +1    77     ; 26 - '6.' - 002h
                +1    78     ; 27 - '7.' - 078h
                +1    79     ; 28 - '8.' - 000h
                +1    80     ; 29 - '9.' - 010h
                +1    81     ; 30 - 'n'  - 0ABh
                +1    82     ; 31 - 'o'  - 0A3h
                +1    83     ; 32 - 'o.' - 023h
                +1    84     ; 33 - OFF  - 0FFh    ; ç†„ç­ (å…¨éƒ¨æ®µå…³é—­)
                +1    85     ; 34 - 'C.' - 046h    ; è‡ªå®šä¹‰ C å¸¦å°æ•°ç‚¹
                +1    86     ; 35 - 'U'  - 0C1h
                +1    87     ; 36 - '-'  - 0BFh
                +1    88     ; 37 - ' '  - 0FFh
                +1    89     
0042            +1    90     SEG_TABLE:
0042 C0F9A4B0   +1    91         DB 0C0h,0F9h,0A4h,0B0h,099h,092h,082h,0F8h,080h,090h,088h,083h,0C6h,0A1h,086h,08Eh,0F7h
                             ,00Ch,0AFh,047h
0046 999282F8                
004A 80908883                
004E C6A1868E                
0052 F70CAF47                
0056 40792430   +1    92         DB 040h,079h,024h,030h,019h,012h,002h,078h,000h,010h
005A 19120278                
005E 0010                    
0060 ABA323FF   +1    93         DB 0ABh,0A3h,023h,0FFh,046h,0C1h,0BFh,0FFh
0064 46C1BFFF                
                +1    94     
0068            +1    95     BITMASK_TABLE:
0068 80402010   +1    96         DB 080h,040h,020h,010h,008h,004h
006C 0804                    
                +1    97     
006E            +1    98     PASSWORD_TABLE:
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     3

006E 01020304   +1    99         DB 01h,02h,03h,04h,05h
0072 05                      
                +1   100     
                +1   101     ; RUN_ST, OPT_ST, PASS_ST, OPT1_ST, OPT2_ST, OPT3_ST
  0000          +1   102     RUN_ST  EQU     00h
  0001          +1   103     OPT_ST  EQU     01h
  0002          +1   104     PASS_ST EQU     02h
  0011          +1   105     OPT1_ST EQU     11h
  0012          +1   106     OPT2_ST EQU     12h
  0013          +1   107     OPT3_ST EQU     13h
                +1   108     
                +1   109     ; Elevator states
  0020          +1   110     ELEV_ST EQU 20h
  0021          +1   111     ELEV_RUN EQU 21h
  0022          +1   112     ELEV_ARRIVED EQU 22h
  0023          +1   113     ELEV_CLOSE EQU 23h
                +1   114     
                +1   115     ; Elevator variables (RAM)
  0056          +1   116     CUR_FLr      EQU 056h
  0057          +1   117     ELEV_TIMER   EQU 057h
  0058          +1   118     ELEV_TARGET  EQU 058h
  0059          +1   119     ONE_SEC_CNT  EQU 059h
  005A          +1   120     BLINK_TIMER  EQU 05Ah
  005B          +1   121     BLINK_TOGGLE EQU 05Bh
                +1   122     
                +1   123     ; Queue variables (BITMAP based - 11 floors: -2 to 8)
                +1   124     ; Bit 0 = Floor -2, Bit 1 = Floor -1, Bit 2 = Floor 1, ... Bit 10 = Floor 8
                +1   125     ; Use 2 bytes: Low byte (bits 0-7), High byte (bits 8-10)
  005C          +1   126     INT_REQ_LO     EQU 05Ch  ; Internal request bitmap low (floors -2 to 5)
  005D          +1   127     INT_REQ_HI     EQU 05Dh  ; Internal request bitmap high (floors 6 to 8)
  005E          +1   128     EXT_UP_LO      EQU 05Eh  ; External UP request bitmap low
  005F          +1   129     EXT_UP_HI      EQU 05Fh  ; External UP request bitmap high
  0062          +1   130     EXT_DN_LO      EQU 062h  ; External DOWN request bitmap low
  0063          +1   131     EXT_DN_HI      EQU 063h  ; External DOWN request bitmap high
  0064          +1   132     ELEV_DIR       EQU 064h  ; Current direction: 0=åœæ­¢, 1=ä¸Š, 2=ä¸‹
                +1   133     
                +1   134     ; Input Mode variables
  0065          +1   135     INPUT_MODE     EQU 065h ; 0=Inside, 1=Outside
  0066          +1   136     OUT_SEL_VAL    EQU 066h ; Temp storage for outside floor selection
  0067          +1   137     DEBUG_ON       EQU 067h ; Global debug flag: 0=normal, 1=jump to debug task
                +1   138     
                +1   139     ; New variables for Reset Password feature
  0068          +1   140     CURRENT_PASS   EQU 068h ; 5 bytes [068h..06Ch] holding current password in RAM
  006D          +1   141     PASS_NEXT_ST   EQU 06Dh ; State to jump to after PASS_ST success (allows reuse)
                +1   142     
                +1   143     ; New States
  0003          +1   144     RESET_CHOICE_ST EQU 03h
  0004          +1   145     NEW_PASS_ST     EQU 04h
                +1   146     
                +1   147     ; Floor to Bit Index mapping:
                +1   148     ; Floor -2 -> Index 0
                +1   149     ; Floor -1 -> Index 1
                +1   150     ; Floor  1 -> Index 2
                +1   151     ; Floor  2 -> Index 3
                +1   152     ; ...
                +1   153     ; Floor  8 -> Index 10
                +1   154     ; Formula: Index = Floor + 2 (if Floor >= 1, Index = Floor + 1)
                     155     
                     156     ;$include (C8051F020.inc)
                +1   157     ;-----------------------------------------------------------------------------
                +1   158     ;       
                +1   159     ;       
                +1   160     ;
                +1   161     ;
                +1   162     ;       FILE NAME       : C8051F020.INC 
                +1   163     ;       TARGET MCUs     : C8051F020, 'F021, 'F022, 'F023 
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     4

                +1   164     ;       DESCRIPTION     : Register/bit definitions for the C8051F02x product family.  
                +1   165     ;
                +1   166     ;       REVISION 1.0    
                +1   167     ;
                +1   168     ;-----------------------------------------------------------------------------
                +1   169     ;REGISTER DEFINITIONS
                +1   170     ;
  0080          +1   171     P0       DATA  080H   ; PORT 0
  0081          +1   172     SP       DATA  081H   ; STACK POINTER
  0082          +1   173     DPL      DATA  082H   ; DATA POINTER - LOW BYTE
  0083          +1   174     DPH      DATA  083H   ; DATA POINTER - HIGH BYTE
  0084          +1   175     P4       DATA  084H   ; PORT 4
  0085          +1   176     P5       DATA  085H   ; PORT 5
  0086          +1   177     P6       DATA  086H   ; PORT 6
  0087          +1   178     PCON     DATA  087H   ; POWER CONTROL
  0088          +1   179     TCON     DATA  088H   ; TIMER CONTROL
  0089          +1   180     TMOD     DATA  089H   ; TIMER MODE
  008A          +1   181     TL0      DATA  08AH   ; TIMER 0 - LOW BYTE
  008B          +1   182     TL1      DATA  08BH   ; TIMER 1 - LOW BYTE
  008C          +1   183     TH0      DATA  08CH   ; TIMER 0 - HIGH BYTE
  008D          +1   184     TH1      DATA  08DH   ; TIMER 1 - HIGH BYTE
  008E          +1   185     CKCON    DATA  08EH   ; CLOCK CONTROL
  008F          +1   186     PSCTL    DATA  08FH   ; PROGRAM STORE R/W CONTROL
  0090          +1   187     P1       DATA  090H   ; PORT 1
  0091          +1   188     TMR3CN   DATA  091H   ; TIMER 3 CONTROL
  0092          +1   189     TMR3RLL  DATA  092H   ; TIMER 3 RELOAD REGISTER - LOW BYTE
  0093          +1   190     TMR3RLH  DATA  093H   ; TIMER 3 RELOAD REGISTER - HIGH BYTE
  0094          +1   191     TMR3L    DATA  094H   ; TIMER 3 - LOW BYTE
  0095          +1   192     TMR3H    DATA  095H   ; TIMER 3 - HIGH BYTE
  0096          +1   193     P7       DATA  096H   ; PORT 7
  0098          +1   194     SCON0    DATA  098H   ; SERIAL PORT 0 CONTROL
  0099          +1   195     SBUF0    DATA  099H   ; SERIAL PORT 0 BUFFER
  009A          +1   196     SPI0CFG  DATA  09AH   ; SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION
  009B          +1   197     SPI0DAT  DATA  09BH   ; SERIAL PERIPHERAL INTERFACE 0 DATA
  009C          +1   198     ADC1     DATA  09CH   ; ADC 1 DATA
  009D          +1   199     SPI0CKR  DATA  09DH   ; SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL
  009E          +1   200     CPT0CN   DATA  09EH   ; COMPARATOR 0 CONTROL
  009F          +1   201     CPT1CN   DATA  09FH   ; COMPARATOR 1 CONTROL 
  00A0          +1   202     P2       DATA  0A0H   ; PORT 2
  00A1          +1   203     EMI0TC   DATA  0A1H   ; EMIF TIMING CONTROL
  00A3          +1   204     EMI0CF   DATA  0A3H   ; EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION
  00A4          +1   205     P0MDOUT  DATA  0A4H   ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1   206     P1MDOUT  DATA  0A5H   ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1   207     P2MDOUT  DATA  0A6H   ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +1   208     P3MDOUT  DATA  0A7H   ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1   209     IE       DATA  0A8H   ; INTERRUPT ENABLE
  00A9          +1   210     SADDR0   DATA  0A9H   ; SERIAL PORT 0 SLAVE ADDRESS
  00AA          +1   211     ADC1CN  DATA  0AAH   ; ADC 1 CONTROL
  00AB          +1   212     ADC1CF   DATA  0ABH   ; ADC 1 ANALOG MUX CONFIGURATION
  00AC          +1   213     AMX1SL   DATA  0ACH   ; ADC 1 ANALOG MUX CHANNEL SELECT
  00AD          +1   214     P3IF     DATA  0ADH   ; PORT 3 EXTERNAL INTERRUPT FLAGS
  00AE          +1   215     SADEN1   DATA  0AEH   ; SERIAL PORT 1 SLAVE ADDRESS MASK
  00AF          +1   216     EMI0CN   DATA  0AFH   ; EXTERNAL MEMORY INTERFACE CONTROL
  00B0          +1   217     P3       DATA  0B0H   ; PORT 3
  00B1          +1   218     OSCXCN   DATA  0B1H   ; EXTERNAL OSCILLATOR CONTROL
  00B2          +1   219     OSCICN   DATA  0B2H   ; INTERNAL OSCILLATOR CONTROL
  00B5          +1   220     P74OUT   DATA  0B5H   ; PORTS 4 - 7 OUTPUT MODE
  00B6          +1   221     FLSCL    DATA  0B6H   ; FLASH MEMORY TIMING PRESCALER
  00B7          +1   222     FLACL    DATA  0B7H   ; FLASH ACESS LIMIT 
  00B8          +1   223     IP       DATA  0B8H   ; INTERRUPT PRIORITY
  00B9          +1   224     SADEN0   DATA  0B9H   ; SERIAL PORT 0 SLAVE ADDRESS MASK
  00BA          +1   225     AMX0CF   DATA  0BAH   ; ADC 0 MUX CONFIGURATION
  00BB          +1   226     AMX0SL   DATA  0BBH   ; ADC 0 MUX CHANNEL SELECTION
  00BC          +1   227     ADC0CF   DATA  0BCH   ; ADC 0 CONFIGURATION
  00BD          +1   228     P1MDIN   DATA  0BDH   ; PORT 1 INPUT MODE
  00BE          +1   229     ADC0L    DATA  0BEH   ; ADC 0 DATA - LOW BYTE
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     5

  00BF          +1   230     ADC0H    DATA  0BFH   ; ADC 0 DATA - HIGH BYTE 
  00C0          +1   231     SMB0CN   DATA  0C0H   ; SMBUS 0 CONTROL
  00C1          +1   232     SMB0STA  DATA  0C1H   ; SMBUS 0 STATUS
  00C2          +1   233     SMB0DAT  DATA  0C2H   ; SMBUS 0 DATA 
  00C3          +1   234     SMB0ADR  DATA  0C3H   ; SMBUS 0 SLAVE ADDRESS
  00C4          +1   235     ADC0GTL  DATA  0C4H   ; ADC 0 GREATER-THAN REGISTER - LOW BYTE
  00C5          +1   236     ADC0GTH  DATA  0C5H   ; ADC 0 GREATER-THAN REGISTER - HIGH BYTE
  00C6          +1   237     ADC0LTL  DATA  0C6H   ; ADC 0 LESS-THAN REGISTER - LOW BYTE
  00C7          +1   238     ADC0LTH  DATA  0C7H   ; ADC 0 LESS-THAN REGISTER - HIGH BYTE
  00C8          +1   239     T2CON    DATA  0C8H   ; TIMER 2 CONTROL
  00C9          +1   240     T4CON    DATA  0C9H   ; TIMER 4 CONTROL
  00CA          +1   241     RCAP2L   DATA  0CAH   ; TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1   242     RCAP2H   DATA  0CBH   ; TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1   243     TL2      DATA  0CCH   ; TIMER 2 - LOW BYTE
  00CD          +1   244     TH2      DATA  0CDH   ; TIMER 2 - HIGH BYTE
  00CF          +1   245     SMB0CR   DATA  0CFH   ; SMBUS 0 CLOCK RATE
  00D0          +1   246     PSW      DATA  0D0H   ; PROGRAM STATUS WORD
  00D1          +1   247     REF0CN   DATA  0D1H   ; VOLTAGE REFERENCE 0 CONTROL
  00D2          +1   248     DAC0L    DATA  0D2H   ; DAC 0 REGISTER - LOW BYTE
  00D3          +1   249     DAC0H    DATA  0D3H   ; DAC 0 REGISTER - HIGH BYTE
  00D4          +1   250     DAC0CN   DATA  0D4H   ; DAC 0 CONTROL
  00D5          +1   251     DAC1L    DATA  0D5H   ; DAC 1 REGISTER - LOW BYTE
  00D6          +1   252     DAC1H    DATA  0D6H   ; DAC 1 REGISTER - HIGH BYTE
  00D7          +1   253     DAC1CN   DATA  0D7H   ; DAC 1 CONTROL
  00D8          +1   254     PCA0CN   DATA  0D8H   ; PCA 0 COUNTER CONTROL
  00D9          +1   255     PCA0MD   DATA  0D9H   ; PCA 0 COUNTER MODE
  00DA          +1   256     PCA0CPM0 DATA  0DAH   ; CONTROL REGISTER FOR PCA 0 MODULE 0
  00DB          +1   257     PCA0CPM1 DATA  0DBH   ; CONTROL REGISTER FOR PCA 0 MODULE 1
  00DC          +1   258     PCA0CPM2 DATA  0DCH   ; CONTROL REGISTER FOR PCA 0 MODULE 2
  00DD          +1   259     PCA0CPM3 DATA  0DDH   ; CONTROL REGISTER FOR PCA 0 MODULE 3
  00DE          +1   260     PCA0CPM4 DATA  0DEH   ; CONTROL REGISTER FOR PCA 0 MODULE 4
  00E0          +1   261     ACC      DATA  0E0H   ; ACCUMULATOR
  00E1          +1   262     XBR0     DATA  0E1H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0
  00E2          +1   263     XBR1     DATA  0E2H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1
  00E3          +1   264     XBR2     DATA  0E3H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 2
  00E4          +1   265     RCAP4L   DATA  0E4H   ; TIMER 4 CAPTURE REGISTER - LOW BYTE
  00E5          +1   266     RCAP4H   DATA  0E5H   ; TIMER 4 CAPTURE REGISTER - HIGH BYTE
  00E6          +1   267     EIE1     DATA  0E6H   ; EXTERNAL INTERRUPT ENABLE 1
  00E7          +1   268     EIE2     DATA  0E7H   ; EXTERNAL INTERRUPT ENABLE 2
  00E8          +1   269     ADC0CN   DATA  0E8H   ; ADC 0 CONTROL
  00E9          +1   270     PCA0L    DATA  0E9H   ; PCA 0 TIMER - LOW BYTE
  00EA          +1   271     PCA0CPL0 DATA  0EAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE
  00EB          +1   272     PCA0CPL1 DATA  0EBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE
  00EC          +1   273     PCA0CPL2 DATA  0ECH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE
  00ED          +1   274     PCA0CPL3 DATA  0EDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE
  00EE          +1   275     PCA0CPL4 DATA  0EEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE
  00EF          +1   276     RSTSRC   DATA  0EFH   ; RESET SOURCE 
  00F0          +1   277     B        DATA  0F0H   ; B REGISTER
  00F1          +1   278     SCON1    DATA  0F1H   ; SERIAL PORT 1 CONTROL
  00F2          +1   279     SBUF1    DATA  0F2H   ; SERAIL PORT 1 DATA
  00F3          +1   280     SADDR1   DATA  0F3H   ; SERAIL PORT 1 
  00F4          +1   281     TL4      DATA  0F4H   ; TIMER 4 DATA - LOW BYTE
  00F5          +1   282     TH4      DATA  0F5H   ; TIMER 4 DATA - HIGH BYTE
  00F6          +1   283     EIP1     DATA  0F6H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 1
  00F7          +1   284     EIP2     DATA  0F7H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 2
  00F8          +1   285     SPI0CN   DATA  0F8H   ; SERIAL PERIPHERAL INTERFACE 0 CONTROL 
  00F9          +1   286     PCA0H    DATA  0F9H   ; PCA 0 TIMER - HIGH BYTE
  00FA          +1   287     PCA0CPH0 DATA  0FAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE
  00FB          +1   288     PCA0CPH1 DATA  0FBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE
  00FC          +1   289     PCA0CPH2 DATA  0FCH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE
  00FD          +1   290     PCA0CPH3 DATA  0FDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE
  00FE          +1   291     PCA0CPH4 DATA  0FEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE
  00FF          +1   292     WDTCN    DATA  0FFH   ; WATCHDOG TIMER CONTROL 
                +1   293     ;
                +1   294     ;------------------------------------------------------------------------------
                +1   295     ;BIT DEFINITIONS
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     6

                +1   296     ;
                +1   297     ; TCON 88H
  0088          +1   298     IT0      BIT   TCON.0 ; EXT. INTERRUPT 0 TYPE
  0089          +1   299     IE0      BIT   TCON.1 ; EXT. INTERRUPT 0 EDGE FLAG
  008A          +1   300     IT1      BIT   TCON.2 ; EXT. INTERRUPT 1 TYPE
  008B          +1   301     IE1      BIT   TCON.3 ; EXT. INTERRUPT 1 EDGE FLAG
  008C          +1   302     TR0      BIT   TCON.4 ; TIMER 0 ON/OFF CONTROL
  008D          +1   303     TF0      BIT   TCON.5 ; TIMER 0 OVERFLOW FLAG
  008E          +1   304     TR1      BIT   TCON.6 ; TIMER 1 ON/OFF CONTROL
  008F          +1   305     TF1      BIT   TCON.7 ; TIMER 1 OVERFLOW FLAG
                +1   306     ;
                +1   307     ; SCON0 98H
  0098          +1   308     RI       BIT   SCON0.0 ; RECEIVE INTERRUPT FLAG
  0099          +1   309     TI       BIT   SCON0.1 ; TRANSMIT INTERRUPT FLAG
  009A          +1   310     RB8      BIT   SCON0.2 ; RECEIVE BIT 8
  009B          +1   311     TB8      BIT   SCON0.3 ; TRANSMIT BIT 8
  009C          +1   312     REN      BIT   SCON0.4 ; RECEIVE ENABLE
  009D          +1   313     SM2      BIT   SCON0.5 ; MULTIPROCESSOR COMMUNICATION ENABLE
  009E          +1   314     SM1      BIT   SCON0.6 ; SERIAL MODE CONTROL BIT 1
  009F          +1   315     SM0      BIT   SCON0.7 ; SERIAL MODE CONTROL BIT 0
                +1   316     ; 
                +1   317     ; IE A8H
  00A8          +1   318     EX0      BIT   IE.0   ; EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   319     ET0      BIT   IE.1   ; TIMER 0 INTERRUPT ENABLE
  00AA          +1   320     EX1      BIT   IE.2   ; EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   321     ET1      BIT   IE.3   ; TIMER 1 INTERRUPT ENABLE
  00AC          +1   322     ES       BIT   IE.4   ; SERIAL PORT INTERRUPT ENABLE
  00AD          +1   323     ET2      BIT   IE.5   ; TIMER 2 INTERRUPT ENABLE
  00AF          +1   324     EA       BIT   IE.7   ; GLOBAL INTERRUPT ENABLE
                +1   325     ;
                +1   326     ; IP B8H
  00B8          +1   327     PX0      BIT   IP.0   ; EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   328     PT0      BIT   IP.1   ; TIMER 0 PRIORITY
  00BA          +1   329     PX1      BIT   IP.2   ; EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   330     PT1      BIT   IP.3   ; TIMER 1 PRIORITY
  00BC          +1   331     PS       BIT   IP.4   ; SERIAL PORT PRIORITY
  00BD          +1   332     PT2      BIT   IP.5   ; TIMER 2 PRIORITY
                +1   333     ;
                +1   334     ; SMB0CN C0H
  00C0          +1   335     SMBTOE   BIT   SMB0CN.0 ; SMBUS 0 TIMEOUT ENABLE
  00C1          +1   336     SMBFTE   BIT   SMB0CN.1 ; SMBUS 0 FREE TIMER ENABLE
  00C2          +1   337     AA       BIT   SMB0CN.2 ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C3          +1   338     SI       BIT   SMB0CN.3 ; SMBUS 0 INTERRUPT PENDING FLAG
  00C4          +1   339     STO      BIT   SMB0CN.4 ; SMBUS 0 STOP FLAG
  00C5          +1   340     STA      BIT   SMB0CN.5 ; SMBUS 0 START FLAG
  00C6          +1   341     ENSMB    BIT   SMB0CN.6 ; SMBUS 0 ENABLE 
                +1   342     ;
                +1   343     ; T2CON C8H
  00C8          +1   344     CPRL2    BIT   T2CON.0 ; CAPTURE OR RELOAD SELECT
  00C9          +1   345     CT2      BIT   T2CON.1 ; TIMER OR COUNTER SELECT
  00CA          +1   346     TR2      BIT   T2CON.2 ; TIMER 2 ON/OFF CONTROL
  00CB          +1   347     EXEN2    BIT   T2CON.3 ; TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   348     TCLK     BIT   T2CON.4 ; TRANSMIT CLOCK FLAG
  00CD          +1   349     RCLK     BIT   T2CON.5 ; RECEIVE CLOCK FLAG
  00CE          +1   350     EXF2     BIT   T2CON.6 ; EXTERNAL FLAG
  00CF          +1   351     TF2      BIT   T2CON.7 ; TIMER 2 OVERFLOW FLAG
                +1   352     ;
                +1   353     ; PSW D0H
  00D0          +1   354     P        BIT   PSW.0  ; ACCUMULATOR PARITY FLAG
  00D1          +1   355     F1       BIT   PSW.1  ; USER FLAG 1
  00D2          +1   356     OV       BIT   PSW.2  ; OVERFLOW FLAG
  00D3          +1   357     RS0      BIT   PSW.3  ; REGISTER BANK SELECT 0
  00D4          +1   358     RS1      BIT   PSW.4  ; REGISTER BANK SELECT 1
  00D5          +1   359     F0       BIT   PSW.5  ; USER FLAG 0
  00D6          +1   360     AC       BIT   PSW.6  ; AUXILIARY CARRY FLAG
  00D7          +1   361     CY       BIT   PSW.7  ; CARRY FLAG
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     7

                +1   362     ;
                +1   363     ; PCA0CN D8H
  00D8          +1   364     CCF0     BIT   PCA0CN.0 ; PCA 0 MODULE 0 INTERRUPT FLAG
  00D9          +1   365     CCF1     BIT   PCA0CN.1 ; PCA 0 MODULE 1 INTERRUPT FLAG
  00DA          +1   366     CCF2     BIT   PCA0CN.2 ; PCA 0 MODULE 2 INTERRUPT FLAG
  00DB          +1   367     CCF3     BIT   PCA0CN.3 ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DC          +1   368     CCF4     BIT   PCA0CN.4 ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DE          +1   369     CR       BIT   PCA0CN.6 ; PCA 0 COUNTER RUN CONTROL BIT
  00DF          +1   370     CF       BIT   PCA0CN.7 ; PCA 0 COUNTER OVERFLOW FLAG
                +1   371     ;
                +1   372     ; ADC0CN E8H
  00E8          +1   373     AD0LJST  BIT   ADC0CN.0 ; ADC 0 RIGHT JUSTIFY DATA BIT
  00E9          +1   374     AD0WINT  BIT   ADC0CN.1 ; ADC 0 WINDOW COMPARE INTERRUPT FLAG
  00EA          +1   375     AD0STM0  BIT   ADC0CN.2 ; ADC 0 START OF CONVERSION MODE BIT 0
  00EB          +1   376     AD0STM1  BIT   ADC0CN.3 ; ADC 0 START OF CONVERSION MODE BIT 1
  00EC          +1   377     AD0BUSY  BIT   ADC0CN.4 ; ADC 0 BUSY FLAG
  00ED          +1   378     AD0INT   BIT   ADC0CN.5 ; ADC 0 CONVERISION COMPLETE INTERRUPT FLAG 
  00EE          +1   379     AD0TM    BIT   ADC0CN.6 ; ADC 0 TRACK MODE
  00EF          +1   380     AD0EN    BIT   ADC0CN.7 ; ADC 0 ENABLE
                +1   381     ;
                +1   382     ; SPI0CN F8H
  00F8          +1   383     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE
  00F9          +1   384     MSTEN    BIT   SPI0CN.1 ; SPI 0 MASTER ENABLE
  00FA          +1   385     SLVSEL   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT
  00FB          +1   386     TXBSY    BIT   SPI0CN.3 ; SPI 0 TX BUSY FLAG
  00FC          +1   387     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG
  00FD          +1   388     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG
  00FE          +1   389     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG
  00FF          +1   390     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG
                     391     
                     392     
                     393     PUBLIC LED6_Refresh
                     394     PUBLIC LED6_ApplyTable
                     395     
                     396     ; LED6_Refresh: åœ¨ ISR ä¸­è¢«è°ƒç”¨ï¼Œå¿«é€Ÿè¾“å‡ºå½“å‰ç¼“å†²çš„å•ä½
0073                 397     LED6_Refresh:
0073 7580FF          398         MOV P0, #0FFh
0076 75A0FF          399         MOV P2, #0FFh  ; Turn OFF all digits (PNP: High=OFF)
                     400     
0079 E538            401         MOV A, 038h
007B FA              402         MOV R2, A
007C 2428            403         ADD A, #028h   ; Base Address 0x28
007E F8              404         MOV R0, A
007F E6              405         MOV A, @R0        ; è¯» Buffer
0080 F5F0            406         MOV B, A
                     407     
0082 900000   F      408         MOV DPTR, #SEG_TABLE
0085 E5F0            409         MOV A, B
0087 93              410         MOVC A, @A+DPTR
0088 F5F0            411         MOV B, A
                     412     
008A 900000   F      413         MOV DPTR, #BITMASK_TABLE
008D EA              414         MOV A, R2
008E 93              415         MOVC A, @A+DPTR
008F F4              416         CPL A          ; Invert for PNP (Active Low)
0090 F9              417         MOV R1, A
                     418     
0091 E5F0            419         MOV A, B
0093 F580            420         MOV P0, A
                     421         
0095 89A0            422         MOV P2, R1     ; Apply bitmask directly (P2.7..P2.2)
                     423     
0097 0538            424         INC 038h
0099 E538            425         MOV A, 038h
009B B40603          426         CJNE A, #06, LED6_EXIT ; 6 ä½æ•°ç ç®¡
009E 753800          427         MOV 038h, #00h
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     8

                     428     
00A1                 429     LED6_EXIT:
00A1 22              430         RET
                     431     
                     432     ; LED6_ApplyTable
                     433     ; è¾“å…¥: A = è¡¨ ID
                     434     ; æ˜ å°„ï¼š
                     435     ;   00h TABLE_DISPLAY_INIT_BLANK
                     436     ;   01h TABLE_DISPLAY_RUN_BLANK
                     437     ;   02h TABLE_MENU_MAIN_OPT
                     438     ;   03h TABLE_OPT_ERR011
                     439     ;   04h TABLE_OPT1_PROMPT
                     440     ;   05h TABLE_OPT2_PROMPT
                     441     ;   06h TABLE_OPT3_PROMPT
                     442     ;   07h TABLE_PASS_PROMPT
                     443     ;   08h TABLE_PASS_ERROR_FALSEX
                     444     ;   09h TABLE_PASS_ERROR_LOCKED
00A2                 445     LED6_ApplyTable:
00A2 C0E0            446         PUSH ACC
00A4 C0F0            447         PUSH B
00A6 C082            448         PUSH DPL
00A8 C083            449         PUSH DPH
                     450     
                     451         ; é€‰æ‹©è¡¨åœ°å€
00AA B40005          452         CJNE A, #00h, LBL_L1
00AD 900000   F      453         MOV DPTR, #TABLE_DISPLAY_INIT_BLANK
00B0 804B            454         SJMP LBL_COPY
00B2 B40105          455     LBL_L1: CJNE A, #01h, LBL_L2
00B5 900000   F      456         MOV DPTR, #TABLE_DISPLAY_RUN_BLANK
00B8 8043            457         SJMP LBL_COPY
00BA B40205          458     LBL_L2: CJNE A, #02h, LBL_L3
00BD 900000   F      459         MOV DPTR, #TABLE_MENU_MAIN_OPT
00C0 803B            460         SJMP LBL_COPY
00C2 B40305          461     LBL_L3: CJNE A, #03h, LBL_L4
00C5 900000   F      462         MOV DPTR, #TABLE_OPT_ERR011
00C8 8033            463         SJMP LBL_COPY
00CA B40405          464     LBL_L4: CJNE A, #04h, LBL_L5
00CD 900000   F      465         MOV DPTR, #TABLE_OPT1_PROMPT
00D0 802B            466         SJMP LBL_COPY
00D2 B40505          467     LBL_L5: CJNE A, #05h, LBL_L6
00D5 900000   F      468         MOV DPTR, #TABLE_OPT2_PROMPT
00D8 8023            469         SJMP LBL_COPY
00DA B40605          470     LBL_L6: CJNE A, #06h, LBL_L7
00DD 900000   F      471         MOV DPTR, #TABLE_OPT3_PROMPT
00E0 801B            472         SJMP LBL_COPY
00E2 B40705          473     LBL_L7: CJNE A, #07h, LBL_L8
00E5 900000   F      474         MOV DPTR, #TABLE_PASS_PROMPT
00E8 8013            475         SJMP LBL_COPY
00EA B40805          476     LBL_L8: CJNE A, #08h, LBL_L9
00ED 900000   F      477         MOV DPTR, #TABLE_PASS_ERROR_FALSEX
00F0 800B            478         SJMP LBL_COPY
00F2 B40905          479     LBL_L9: CJNE A, #09h, LBL_DEFAULT
00F5 900000   F      480         MOV DPTR, #TABLE_PASS_ERROR_LOCKED
00F8 8003            481         SJMP LBL_COPY
00FA                 482     LBL_DEFAULT:
                     483         ; æœªçŸ¥ ID -> ä½¿ç”¨ç©ºç™½è¡¨
00FA 900000   F      484         MOV DPTR, #TABLE_DISPLAY_INIT_BLANK
                     485     
00FD                 486     LBL_COPY:
00FD C2AF            487         CLR EA           ; Disable Interrupts to protect R0 and Buffer
00FF 7828            488         MOV R0, #028h    ; æŒ‡å‘ 028h (Leftmost)
0101 7B00            489         MOV R3, #00h
0103                 490     LBL_LOOP:
0103 EB              491         MOV A, R3
0104 93              492         MOVC A, @A+DPTR
0105 F6              493         MOV @R0, A
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE     9

0106 08              494         INC R0           ; 028h -> 02Dh
0107 0B              495         INC R3
0108 EB              496         MOV A, R3
0109 B406F7          497         CJNE A, #06, LBL_LOOP
010C D2AF            498         SETB EA          ; Restore Interrupts
                     499     
010E D083            500         POP DPH
0110 D082            501         POP DPL
0112 D0F0            502         POP B
0114 D0E0            503         POP ACC
0116 22              504         RET
                     505     
                     506     END
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE    10

SYMBOL TABLE LISTING
------ ----- -------


N A M E                   T Y P E  V A L U E   ATTRIBUTES

AA . . . . . . . . . . .  B ADDR   00C0H.2 A   
AC . . . . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . . . . .  D ADDR   00E0H   A   
AD0BUSY. . . . . . . . .  B ADDR   00E8H.4 A   
AD0EN. . . . . . . . . .  B ADDR   00E8H.7 A   
AD0INT . . . . . . . . .  B ADDR   00E8H.5 A   
AD0LJST. . . . . . . . .  B ADDR   00E8H.0 A   
AD0STM0. . . . . . . . .  B ADDR   00E8H.2 A   
AD0STM1. . . . . . . . .  B ADDR   00E8H.3 A   
AD0TM. . . . . . . . . .  B ADDR   00E8H.6 A   
AD0WINT. . . . . . . . .  B ADDR   00E8H.1 A   
ADC0CF . . . . . . . . .  D ADDR   00BCH   A   
ADC0CN . . . . . . . . .  D ADDR   00E8H   A   
ADC0GTH. . . . . . . . .  D ADDR   00C5H   A   
ADC0GTL. . . . . . . . .  D ADDR   00C4H   A   
ADC0H. . . . . . . . . .  D ADDR   00BFH   A   
ADC0L. . . . . . . . . .  D ADDR   00BEH   A   
ADC0LTH. . . . . . . . .  D ADDR   00C7H   A   
ADC0LTL. . . . . . . . .  D ADDR   00C6H   A   
ADC1 . . . . . . . . . .  D ADDR   009CH   A   
ADC1CF . . . . . . . . .  D ADDR   00ABH   A   
ADC1CN . . . . . . . . .  D ADDR   00AAH   A   
AMX0CF . . . . . . . . .  D ADDR   00BAH   A   
AMX0SL . . . . . . . . .  D ADDR   00BBH   A   
AMX1SL . . . . . . . . .  D ADDR   00ACH   A   
B. . . . . . . . . . . .  D ADDR   00F0H   A   
BITMASK_TABLE. . . . . .  C ADDR   0068H   R   SEG=LED6
BLINK_TIMER. . . . . . .  N NUMB   005AH   A   
BLINK_TOGGLE . . . . . .  N NUMB   005BH   A   
CCF0 . . . . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . . . . .  B ADDR   00D8H.4 A   
CF . . . . . . . . . . .  B ADDR   00D8H.7 A   
CKCON. . . . . . . . . .  D ADDR   008EH   A   
CPRL2. . . . . . . . . .  B ADDR   00C8H.0 A   
CPT0CN . . . . . . . . .  D ADDR   009EH   A   
CPT1CN . . . . . . . . .  D ADDR   009FH   A   
CR . . . . . . . . . . .  B ADDR   00D8H.6 A   
CT2. . . . . . . . . . .  B ADDR   00C8H.1 A   
CURRENT_PASS . . . . . .  N NUMB   0068H   A   
CUR_FLR. . . . . . . . .  N NUMB   0056H   A   
CY . . . . . . . . . . .  B ADDR   00D0H.7 A   
DAC0CN . . . . . . . . .  D ADDR   00D4H   A   
DAC0H. . . . . . . . . .  D ADDR   00D3H   A   
DAC0L. . . . . . . . . .  D ADDR   00D2H   A   
DAC1CN . . . . . . . . .  D ADDR   00D7H   A   
DAC1H. . . . . . . . . .  D ADDR   00D6H   A   
DAC1L. . . . . . . . . .  D ADDR   00D5H   A   
DEBUG_ON . . . . . . . .  N NUMB   0067H   A   
DPH. . . . . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . . . . .  B ADDR   00A8H.7 A   
EIE1 . . . . . . . . . .  D ADDR   00E6H   A   
EIE2 . . . . . . . . . .  D ADDR   00E7H   A   
EIP1 . . . . . . . . . .  D ADDR   00F6H   A   
EIP2 . . . . . . . . . .  D ADDR   00F7H   A   
ELEV_ARRIVED . . . . . .  N NUMB   0022H   A   
ELEV_CLOSE . . . . . . .  N NUMB   0023H   A   
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE    11

ELEV_DIR . . . . . . . .  N NUMB   0064H   A   
ELEV_RUN . . . . . . . .  N NUMB   0021H   A   
ELEV_ST. . . . . . . . .  N NUMB   0020H   A   
ELEV_TARGET. . . . . . .  N NUMB   0058H   A   
ELEV_TIMER . . . . . . .  N NUMB   0057H   A   
EMI0CF . . . . . . . . .  D ADDR   00A3H   A   
EMI0CN . . . . . . . . .  D ADDR   00AFH   A   
EMI0TC . . . . . . . . .  D ADDR   00A1H   A   
ENSMB. . . . . . . . . .  B ADDR   00C0H.6 A   
ES . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . . . . .  B ADDR   00C8H.6 A   
EXT_DN_HI. . . . . . . .  N NUMB   0063H   A   
EXT_DN_LO. . . . . . . .  N NUMB   0062H   A   
EXT_UP_HI. . . . . . . .  N NUMB   005FH   A   
EXT_UP_LO. . . . . . . .  N NUMB   005EH   A   
F0 . . . . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . . . . .  B ADDR   00D0H.1 A   
FLACL. . . . . . . . . .  D ADDR   00B7H   A   
FLSCL. . . . . . . . . .  D ADDR   00B6H   A   
IE . . . . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . . . . .  B ADDR   0088H.3 A   
INPUT_MODE . . . . . . .  N NUMB   0065H   A   
INT_REQ_HI . . . . . . .  N NUMB   005DH   A   
INT_REQ_LO . . . . . . .  N NUMB   005CH   A   
IP . . . . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . . . . .  B ADDR   0088H.2 A   
LBL_COPY . . . . . . . .  C ADDR   00FDH   R   SEG=LED6
LBL_DEFAULT. . . . . . .  C ADDR   00FAH   R   SEG=LED6
LBL_L1 . . . . . . . . .  C ADDR   00B2H   R   SEG=LED6
LBL_L2 . . . . . . . . .  C ADDR   00BAH   R   SEG=LED6
LBL_L3 . . . . . . . . .  C ADDR   00C2H   R   SEG=LED6
LBL_L4 . . . . . . . . .  C ADDR   00CAH   R   SEG=LED6
LBL_L5 . . . . . . . . .  C ADDR   00D2H   R   SEG=LED6
LBL_L6 . . . . . . . . .  C ADDR   00DAH   R   SEG=LED6
LBL_L7 . . . . . . . . .  C ADDR   00E2H   R   SEG=LED6
LBL_L8 . . . . . . . . .  C ADDR   00EAH   R   SEG=LED6
LBL_L9 . . . . . . . . .  C ADDR   00F2H   R   SEG=LED6
LBL_LOOP . . . . . . . .  C ADDR   0103H   R   SEG=LED6
LED6 . . . . . . . . . .  C SEG    0117H       REL=UNIT
LED6_APPLYTABLE. . . . .  C ADDR   00A2H   R   SEG=LED6
LED6_EXIT. . . . . . . .  C ADDR   00A1H   R   SEG=LED6
LED6_REFRESH . . . . . .  C ADDR   0073H   R   SEG=LED6
MODF . . . . . . . . . .  B ADDR   00F8H.5 A   
MSTEN. . . . . . . . . .  B ADDR   00F8H.1 A   
NEW_PASS_ST. . . . . . .  N NUMB   0004H   A   
ONE_SEC_CNT. . . . . . .  N NUMB   0059H   A   
OPT1_ST. . . . . . . . .  N NUMB   0011H   A   
OPT2_ST. . . . . . . . .  N NUMB   0012H   A   
OPT3_ST. . . . . . . . .  N NUMB   0013H   A   
OPT_ST . . . . . . . . .  N NUMB   0001H   A   
OSCICN . . . . . . . . .  D ADDR   00B2H   A   
OSCXCN . . . . . . . . .  D ADDR   00B1H   A   
OUT_SEL_VAL. . . . . . .  N NUMB   0066H   A   
OV . . . . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . . . . .  D ADDR   0080H   A   
P0MDOUT. . . . . . . . .  D ADDR   00A4H   A   
P1 . . . . . . . . . . .  D ADDR   0090H   A   
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE    12

P1MDIN . . . . . . . . .  D ADDR   00BDH   A   
P1MDOUT. . . . . . . . .  D ADDR   00A5H   A   
P2 . . . . . . . . . . .  D ADDR   00A0H   A   
P2MDOUT. . . . . . . . .  D ADDR   00A6H   A   
P3 . . . . . . . . . . .  D ADDR   00B0H   A   
P3IF . . . . . . . . . .  D ADDR   00ADH   A   
P3MDOUT. . . . . . . . .  D ADDR   00A7H   A   
P4 . . . . . . . . . . .  D ADDR   0084H   A   
P5 . . . . . . . . . . .  D ADDR   0085H   A   
P6 . . . . . . . . . . .  D ADDR   0086H   A   
P7 . . . . . . . . . . .  D ADDR   0096H   A   
P74OUT . . . . . . . . .  D ADDR   00B5H   A   
PASSWORD_TABLE . . . . .  C ADDR   006EH   R   SEG=LED6
PASS_NEXT_ST . . . . . .  N NUMB   006DH   A   
PASS_ST. . . . . . . . .  N NUMB   0002H   A   
PCA0CN . . . . . . . . .  D ADDR   00D8H   A   
PCA0CPH0 . . . . . . . .  D ADDR   00FAH   A   
PCA0CPH1 . . . . . . . .  D ADDR   00FBH   A   
PCA0CPH2 . . . . . . . .  D ADDR   00FCH   A   
PCA0CPH3 . . . . . . . .  D ADDR   00FDH   A   
PCA0CPH4 . . . . . . . .  D ADDR   00FEH   A   
PCA0CPL0 . . . . . . . .  D ADDR   00EAH   A   
PCA0CPL1 . . . . . . . .  D ADDR   00EBH   A   
PCA0CPL2 . . . . . . . .  D ADDR   00ECH   A   
PCA0CPL3 . . . . . . . .  D ADDR   00EDH   A   
PCA0CPL4 . . . . . . . .  D ADDR   00EEH   A   
PCA0CPM0 . . . . . . . .  D ADDR   00DAH   A   
PCA0CPM1 . . . . . . . .  D ADDR   00DBH   A   
PCA0CPM2 . . . . . . . .  D ADDR   00DCH   A   
PCA0CPM3 . . . . . . . .  D ADDR   00DDH   A   
PCA0CPM4 . . . . . . . .  D ADDR   00DEH   A   
PCA0H. . . . . . . . . .  D ADDR   00F9H   A   
PCA0L. . . . . . . . . .  D ADDR   00E9H   A   
PCA0MD . . . . . . . . .  D ADDR   00D9H   A   
PCON . . . . . . . . . .  D ADDR   0087H   A   
PS . . . . . . . . . . .  B ADDR   00B8H.4 A   
PSCTL. . . . . . . . . .  D ADDR   008FH   A   
PSW. . . . . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . . . . .  D ADDR   00CAH   A   
RCAP4H . . . . . . . . .  D ADDR   00E5H   A   
RCAP4L . . . . . . . . .  D ADDR   00E4H   A   
RCLK . . . . . . . . . .  B ADDR   00C8H.5 A   
REF0CN . . . . . . . . .  D ADDR   00D1H   A   
REN. . . . . . . . . . .  B ADDR   0098H.4 A   
RESET_CHOICE_ST. . . . .  N NUMB   0003H   A   
RI . . . . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . . . . .  B ADDR   00D0H.4 A   
RSTSRC . . . . . . . . .  D ADDR   00EFH   A   
RUN_ST . . . . . . . . .  N NUMB   0000H   A   
RXOVRN . . . . . . . . .  B ADDR   00F8H.4 A   
SADDR0 . . . . . . . . .  D ADDR   00A9H   A   
SADDR1 . . . . . . . . .  D ADDR   00F3H   A   
SADEN0 . . . . . . . . .  D ADDR   00B9H   A   
SADEN1 . . . . . . . . .  D ADDR   00AEH   A   
SBUF0. . . . . . . . . .  D ADDR   0099H   A   
SBUF1. . . . . . . . . .  D ADDR   00F2H   A   
SCON0. . . . . . . . . .  D ADDR   0098H   A   
SCON1. . . . . . . . . .  D ADDR   00F1H   A   
A51 MACRO ASSEMBLER  LED6                                                                 01/09/2026 22:59:22 PAGE    13

SEG_TABLE. . . . . . . .  C ADDR   0042H   R   SEG=LED6
SI . . . . . . . . . . .  B ADDR   00C0H.3 A   
SLVSEL . . . . . . . . .  B ADDR   00F8H.2 A   
SM0. . . . . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . . . . .  B ADDR   0098H.5 A   
SMB0ADR. . . . . . . . .  D ADDR   00C3H   A   
SMB0CN . . . . . . . . .  D ADDR   00C0H   A   
SMB0CR . . . . . . . . .  D ADDR   00CFH   A   
SMB0DAT. . . . . . . . .  D ADDR   00C2H   A   
SMB0STA. . . . . . . . .  D ADDR   00C1H   A   
SMBFTE . . . . . . . . .  B ADDR   00C0H.1 A   
SMBTOE . . . . . . . . .  B ADDR   00C0H.0 A   
SP . . . . . . . . . . .  D ADDR   0081H   A   
SPI0CFG. . . . . . . . .  D ADDR   009AH   A   
SPI0CKR. . . . . . . . .  D ADDR   009DH   A   
SPI0CN . . . . . . . . .  D ADDR   00F8H   A   
SPI0DAT. . . . . . . . .  D ADDR   009BH   A   
SPIEN. . . . . . . . . .  B ADDR   00F8H.0 A   
SPIF . . . . . . . . . .  B ADDR   00F8H.7 A   
STA. . . . . . . . . . .  B ADDR   00C0H.5 A   
STO. . . . . . . . . . .  B ADDR   00C0H.4 A   
T2CON. . . . . . . . . .  D ADDR   00C8H   A   
T4CON. . . . . . . . . .  D ADDR   00C9H   A   
TABLE_DISPLAY_ALL_OFF. .  C ADDR   003CH   R   SEG=LED6
TABLE_DISPLAY_INIT_BLANK  C ADDR   0000H   R   SEG=LED6
TABLE_DISPLAY_RUN_BLANK.  C ADDR   0006H   R   SEG=LED6
TABLE_MENU_MAIN_OPT. . .  C ADDR   000CH   R   SEG=LED6
TABLE_OPT1_PROMPT. . . .  C ADDR   0018H   R   SEG=LED6
TABLE_OPT2_PROMPT. . . .  C ADDR   001EH   R   SEG=LED6
TABLE_OPT3_PROMPT. . . .  C ADDR   0024H   R   SEG=LED6
TABLE_OPT_ERR011 . . . .  C ADDR   0012H   R   SEG=LED6
TABLE_PASS_ERROR_FALSEX.  C ADDR   0030H   R   SEG=LED6
TABLE_PASS_ERROR_LOCKED.  C ADDR   0036H   R   SEG=LED6
TABLE_PASS_PROMPT. . . .  C ADDR   002AH   R   SEG=LED6
TB8. . . . . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . . . . .  D ADDR   00CDH   A   
TH4. . . . . . . . . . .  D ADDR   00F5H   A   
TI . . . . . . . . . . .  B ADDR   0098H.1 A   
TL0. . . . . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . . . . .  D ADDR   00CCH   A   
TL4. . . . . . . . . . .  D ADDR   00F4H   A   
TMOD . . . . . . . . . .  D ADDR   0089H   A   
TMR3CN . . . . . . . . .  D ADDR   0091H   A   
TMR3H. . . . . . . . . .  D ADDR   0095H   A   
TMR3L. . . . . . . . . .  D ADDR   0094H   A   
TMR3RLH. . . . . . . . .  D ADDR   0093H   A   
TMR3RLL. . . . . . . . .  D ADDR   0092H   A   
TR0. . . . . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . . . . .  B ADDR   00C8H.2 A   
TXBSY. . . . . . . . . .  B ADDR   00F8H.3 A   
WCOL . . . . . . . . . .  B ADDR   00F8H.6 A   
WDTCN. . . . . . . . . .  D ADDR   00FFH   A   
XBR0 . . . . . . . . . .  D ADDR   00E1H   A   
XBR1 . . . . . . . . . .  D ADDR   00E2H   A   
XBR2 . . . . . . . . . .  D ADDR   00E3H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
