#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  switch ((WaveGetLaneIndex() % 2)) {
  case 0: {
      if ((WaveGetLaneIndex() < 8)) {
        result = (result + WaveActiveSum(1));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (9 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  case 1: {
      if (((WaveGetLaneIndex() % 2) == 0)) {
        result = (result + WaveActiveSum(2));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (18 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  }
  for (uint i0 = 0; (i0 < 3); i0 = (i0 + 1)) {
    if ((WaveGetLaneIndex() >= 20)) {
      result = (result + WaveActiveSum((WaveGetLaneIndex() + 2)));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((35 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    for (uint i1 = 0; (i1 < 3); i1 = (i1 + 1)) {
      if ((WaveGetLaneIndex() < 13)) {
        result = (result + WaveActiveSum((WaveGetLaneIndex() + 1)));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((52 << 6) | (i0 << 4)) | (i1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      if ((WaveGetLaneIndex() == 2)) {
        if ((WaveGetLaneIndex() == 27)) {
          result = (result + WaveActiveSum(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((62 << 6) | (i0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        for (uint i2 = 0; (i2 < 2); i2 = (i2 + 1)) {
          if (((WaveGetLaneIndex() & 1) == 0)) {
            result = (result + WaveActiveMin(WaveGetLaneIndex()));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((((79 << 6) | (i0 << 4)) | (i1 << 2)) | i2);
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          if (((WaveGetLaneIndex() & 1) == 1)) {
            result = (result + WaveActiveMin(9));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((((88 << 6) | (i0 << 4)) | (i1 << 2)) | i2);
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          if ((i2 == 1)) {
            break;
          }
        }
        if ((WaveGetLaneIndex() == 11)) {
          result = (result + WaveActiveSum(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((98 << 6) | (i0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 1050
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [576, 85, 0, 576, 85, 0, 576, 85, 0, 576, 85, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 5056, 4, 0, 5057, 4, 0, 5060, 4, 0, 5061, 4, 0, 5064, 4, 0, 5065, 4, 0, 5072, 4, 0, 5073, 4, 0, 5076, 4, 0, 5077, 4, 0, 5080, 4, 0, 5081, 4, 0, 5088, 4, 0, 5089, 4, 0, 5092, 4, 0, 5093, 4, 0, 5096, 4, 0, 5097, 4, 0, 576, 85, 0, 576, 85, 0, 576, 85, 0, 576, 85, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2240, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2256, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 2272, 4293918720, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3328, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3332, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3336, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3344, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3348, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3352, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3360, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3364, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 3368, 8191, 0, 5056, 4, 0, 5057, 4, 0, 5060, 4, 0, 5061, 4, 0, 5064, 4, 0, 5065, 4, 0, 5072, 4, 0, 5073, 4, 0, 5076, 4, 0, 5077, 4, 0, 5080, 4, 0, 5081, 4, 0, 5088, 4, 0, 5089, 4, 0, 5092, 4, 0, 5093, 4, 0, 5096, 4, 0, 5097, 4, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
