Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr  2 11:00:01 2022
| Host         : Anuo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   534 |
|    Minimum number of control sets                        |   534 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1269 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   534 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |   155 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |   285 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           22 |
| No           | No                    | Yes                    |            1079 |          411 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |            2457 |         1112 |
| Yes          | No                    | Yes                    |            7409 |         2252 |
| Yes          | Yes                   | No                     |             263 |          106 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                  Clock Signal                                                                                 |                                                                                             Enable Signal                                                                                             |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/sck_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              1 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                1 |              1 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | low_clk/SR[0]                                                                                                                                                             |                1 |              2 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                            |                1 |              2 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                1 |              2 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                          |                1 |              3 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                |                1 |              3 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                     |                1 |              3 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1__0_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/uart1_apb_icb_cmd_ready                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                             |                3 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                           |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/r_ctrl_reg[7]                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/pointer_in[3]_i_1__2_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/spi_swrst_reg[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_36[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/uart2_apb_icb_cmd_ready                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_19  |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_4[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_0                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/uart1_apb_icb_cmd_ready                                                                            |                                                                                                                                                                           |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/uart2_apb_icb_cmd_ready                                                                            |                                                                                                                                                                           |                3 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_5[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_5[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_2[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_2[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_4[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1__4_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_4[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27  |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/r_ctrl_reg[7]                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_1[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1__4_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/spi_swrst_reg[0]                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_flag_dffrs/qout_r_reg[0]_0                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_60                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_endian                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/E[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[0]_1[0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/pointer_in[3]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__2_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/E[0]                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              4 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_1[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                            |                                                                                                                                                                           |                3 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_3[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                               | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3[0]                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_2[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__4_0[0]                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                3 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_timer2_start0                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_timer0_start0                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_timer1_start0                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                     |                                                                                                                                                                           |                5 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_3[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_1[0]                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_6[0]                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_timer3_start0                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              5 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/fSCL[2]_i_1__0_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/fSCL[2]_i_1_n_0                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              6 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_2[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                3 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/exec_cnt_ena                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                2 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[5]_i_1__34_n_0   |                                                                                                                                                                           |                2 |              6 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_1[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                2 |              7 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0[0] | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                3 |              7 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              7 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_1[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              7 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              7 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[31]_2[0] |                                                                                                                                                                                                       |                                                                                                                                                                           |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[31]_0                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/spi_clk_reg[0]                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_1                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                     | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_2                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_5                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_7[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_6[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_1                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_2[0]  |                                                                                                                                                                                                       |                                                                                                                                                                           |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0   |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_7  |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_2   |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_6  |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__0_n_0                         |                8 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                            |                8 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_0[0]  |                                                                                                                                                                                                       |                                                                                                                                                                           |                2 |              8 |
|  ip_mmcm/inst/clk_out1                                                                                                                                                        |                                                                                                                                                                                                       | low_clk/SR[0]                                                                                                                                                             |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[9][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[8][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[13][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[11][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[9][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[2][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[6][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[10][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[3][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[12][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[14][7]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[7][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[1][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[5][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[4][7]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_16                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_24                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_23                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_15                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_14                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_41[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_37[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_38[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_40[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                1 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/E[0]                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              8 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/spi_clk_reg[0]                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              8 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       |                                                                                                                                                                           |                4 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_1[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_4[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_6[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_7[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_3[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_4[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg[0]                                                                                                          | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_6[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                7 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_5[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_5[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_8[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_9[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                      |                3 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_30[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__2_12[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                2 |             11 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_data                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             11 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                7 |             12 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             12 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ren_0                                         |                                                                                                                                                                           |                5 |             13 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3                               |                                                                                                                                                                           |                6 |             14 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol_1                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             14 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_1 |                3 |             15 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_3[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                8 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_0[1]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                4 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/event_o_reg_0[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_106[0]                                                      |                                                                                                                                                                           |               13 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                5 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/event_o_reg_0[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/event_o_reg_0[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_39[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_42[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]_2[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_0_in2_out                                   |                                                                                                                                                                           |                2 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/event_o_reg_0[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/E[0]                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter_tx_valid                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter[15]_i_1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter[15]_i_1__1_n_0                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter_tx_valid                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/E[0]                                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                      |                                                                                                                                                                           |                2 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1][0]                              |                                                                                                                                                                           |                7 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run_reg_0                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                       |                4 |             16 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                             |                                                                                                                                                                           |                8 |             17 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_13[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_29[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_35[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_4[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_3[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_34[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_23[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_24[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_19[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        |                                                                                                                                                                                                       |                                                                                                                                                                           |               11 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_5[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_33[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_25[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_9[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_14[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_15[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                3 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/icb_wr_en_pllcfg                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_41[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             18 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_18[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_16[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_7[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_17[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_40[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_103[0]                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_27[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_6[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_26[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_38[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_21[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_31[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_11[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_39[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_28[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_8[0]                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_43[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             19 |
|  CLK32768KHZ_BUFG                                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                9 |             19 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_37[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                     |                3 |             20 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_20[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             21 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_30[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             21 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_10[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             21 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_42[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             21 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[3]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[5]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[2]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[6]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[1]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[4]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[1]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[7]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[5]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[3]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[6]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[2]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                           |               24 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_11[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                4 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                               |                                                                                                                                                                           |               24 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[7]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             24 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_14[4]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             24 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_0[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                7 |             26 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/zerocmp_reg[0]                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |                8 |             26 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_32[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             28 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[0][0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             28 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]_1[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             28 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_reg[1]_0[0]                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             30 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_4[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             30 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                8 |             30 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_105[0]                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               13 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/E[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_3[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_85[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               13 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_84[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               24 |             31 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[1][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[4][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[2][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[8][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[3][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[0][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_9[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_8[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_7[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_6[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_1[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_4[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_9[0]                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0_10[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_29[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_31[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_33[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[1]_0[0]                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               20 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/E[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/E[0]                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/qout_r_reg[1]_0[0]                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/maddr_acc_ena                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/rcv_data_buf_valid                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_91[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               16 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__4_1[0]                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               19 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__18_0[0]                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/minstret_ena                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_9[0]                                             |                                                                                                                                                                           |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_8[0]                                             |                                                                                                                                                                           |               17 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_6[0]                                             |                                                                                                                                                                           |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_5[0]                                             |                                                                                                                                                                           |               15 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_3[0]                                             |                                                                                                                                                                           |               24 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_1[0]                                             |                                                                                                                                                                           |               17 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_5[0]                                             |                                                                                                                                                                           |               20 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_4[0]                                             |                                                                                                                                                                           |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_0[0]                                             |                                                                                                                                                                           |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_2[0]                                             |                                                                                                                                                                           |               22 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_7[0]                                             |                                                                                                                                                                           |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4][0]                                               |                                                                                                                                                                           |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_4[0]                                             |                                                                                                                                                                           |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_0[0]                                             |                                                                                                                                                                           |               20 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_1[0]                                             |                                                                                                                                                                           |               17 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_1[0]                                             |                                                                                                                                                                           |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_3[0]                                             |                                                                                                                                                                           |               15 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_2[0]                                             |                                                                                                                                                                           |               20 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_19[0]                                            |                                                                                                                                                                           |               15 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_16[0]                                            |                                                                                                                                                                           |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_10[0]                                            |                                                                                                                                                                           |               17 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_18[0]                                            |                                                                                                                                                                           |               16 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_15[0]                                            |                                                                                                                                                                           |               15 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_0[0]                                             |                                                                                                                                                                           |               16 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_17[0]                                            |                                                                                                                                                                           |               22 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[5][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_11[0]                                            |                                                                                                                                                                           |               24 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_12[0]                                            |                                                                                                                                                                           |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3][0]                                               |                                                                                                                                                                           |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2][0]                                               |                                                                                                                                                                           |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_13[0]                                            |                                                                                                                                                                           |               16 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[0]_i_2__32[0]                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_14[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[8][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/E[0]                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                      |               19 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__1_n_0                           |               28 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                |                                                                                                                                                                           |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                |                                                                                                                                                                           |               21 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_3[0]                                                                                                    |                                                                                                                                                                           |               12 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_7[0]                                                                                                    |                                                                                                                                                                           |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_1[0]                                                                                                    | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                        |               11 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_6[0]                                                                                                    |                                                                                                                                                                           |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_12[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_13[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_10[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep_11[0]                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_5[0]                                                                                                    |                                                                                                                                                                           |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_4[0]                                                                                                    |                                                                                                                                                                           |                8 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_4[0]                                                                                                    |                                                                                                                                                                           |               12 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                    |                                                                                                                                                                           |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[0]                                                                                                    |                                                                                                                                                                           |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_47[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_12[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_48[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[4][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_49[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               12 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[6][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_5[0]                                                                                                    |                                                                                                                                                                           |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_22[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[1][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[3][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_32[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_1[0]                                                                                                    |                                                                                                                                                                           |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[2][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[0][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_0[0]                                                                                                    |                                                                                                                                                                           |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[6][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[2][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[5][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[4][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[7][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[3][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[0][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[5][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[8][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[1][31]_i_1_n_0                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_14[0]                                            |                                                                                                                                                                           |               24 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[31]_i_1_n_0                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               13 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/data_int[31]_i_1__0_n_0                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_44[0]                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[0][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                9 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[8][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[1][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[4][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                6 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[3][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[6][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[7][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[2][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/buffer[5][31]_i_1__0_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[6][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_1[0]                                                                                                    |                                                                                                                                                                           |                9 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_4[0]                                                                                                    |                                                                                                                                                                           |               11 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_2[0]                                                                                                    |                                                                                                                                                                           |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_3[0]                                                                                                    |                                                                                                                                                                           |               10 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/buffer[7][31]_i_1__2_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[7][31]_i_1__1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               11 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                5 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               18 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_6[0]                                                                                                    |                                                                                                                                                                           |                8 |             32 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                           |                                                                                                                                                                           |               10 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_7[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               19 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                         |                                                                                                                                                                           |                8 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/E[0]                    |                                                                                                                                                                           |               11 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                |                                                                                                                                                                           |               20 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                  |                                                                                                                                                                           |                9 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               14 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_1[0]                                  |                                                                                                                                                                           |               24 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                     |                                                                                                                                                                           |               11 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/s_do_update                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                8 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_0                               |                7 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set                                                           |                                                                                                                                                                           |               11 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                |                                                                                                                                                                           |                8 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_8[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               18 |             33 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_7[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               13 |             34 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                         | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                5 |             34 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               10 |             34 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/E[0]                                                               |                                                                                                                                                                           |               17 |             37 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_110[0]                                                      |                                                                                                                                                                           |               13 |             37 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[38]_i_1__2_n_0   |               15 |             38 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                7 |             41 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |                7 |             41 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                       | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                          |               11 |             41 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                      | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                 |                7 |             41 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_0                                                                                                                   | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_1                                                                                       |                7 |             44 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               22 |             48 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/running_reg_1                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               18 |             48 |
|  CLK32768KHZ_BUFG                                                                                                                                                             | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                                | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                      |                9 |             48 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/running_reg_1                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               19 |             48 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                          |                                                                                                                                                                           |               24 |             51 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                          |                                                                                                                                                                           |               28 |             55 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                           |                                                                                                                                                                           |               22 |             65 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                    |                                                                                                                                                                           |               20 |             65 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                  |                                                                                                                                                                           |               22 |             65 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                         |                                                                                                                                                                           |               21 |             65 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                       |               48 |             85 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               26 |             95 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               22 |             95 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               24 |             95 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/E[0]                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |               23 |             95 |
|  ip_mmcm/inst/clk_out2                                                                                                                                                        |                                                                                                                                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                       |              327 |            887 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


