

================================================================
== Vitis HLS Report for 'filtep'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.129 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:26]   --->   Operation 2 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%al2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %al2" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 3 'read' 'al2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rlt2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 4 'read' 'rlt2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 5 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rlt1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 6 'read' 'rlt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_read, i1 0" [data/benchmarks/adpcm/adpcm.c:476]   --->   Operation 7 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475]   --->   Operation 8 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %al1_read" [data/benchmarks/adpcm/adpcm.c:477]   --->   Operation 9 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.17ns)   --->   "%pl_1 = mul i47 %sext_ln477, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:477]   --->   Operation 10 'mul' 'pl_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_read, i1 0" [data/benchmarks/adpcm/adpcm.c:478]   --->   Operation 11 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln475_1 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475]   --->   Operation 12 'sext' 'sext_ln475_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %al2_read" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 13 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479, i47 %sext_ln475_1" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 14 'mul' 'mul_ln479' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%pl_2 = add i47 %mul_ln479, i47 %pl_1" [data/benchmarks/adpcm/adpcm.c:479]   --->   Operation 15 'add' 'pl_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_2, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln480 = ret i32 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:480]   --->   Operation 17 'ret' 'ret_ln480' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.129ns
The critical path consists of the following:
	wire read operation ('al2_read', data/benchmarks/adpcm/adpcm.c:476) on port 'al2' (data/benchmarks/adpcm/adpcm.c:476) [6]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln479', data/benchmarks/adpcm/adpcm.c:479) [17]  (3.170 ns)
	'add' operation 47 bit ('pl', data/benchmarks/adpcm/adpcm.c:479) [18]  (0.959 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
