INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/EX_MEM_regf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_regf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ID_EX_regf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_regf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/IF_ID_regf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_regf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/MEM_WB_regf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_regf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alusimple
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/mux41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_processor
INFO: [VRFC 10-2458] undeclared symbol MemRead_ID_EX, assumed default net type wire [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:50]
INFO: [VRFC 10-2458] undeclared symbol MemRead_DM, assumed default net type wire [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:50]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:71]
INFO: [VRFC 10-2458] undeclared symbol ovf, assumed default net type wire [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/shifter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
