============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  06:31:21 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1626 ps) Setup Check with Pin U4/branch_bool_reg[0]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[4]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/branch_bool_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   19000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   19200          200     
                                              
             Setup:-    1291                  
       Uncertainty:-     300                  
     Required Time:=   17609                  
      Launch Clock:-     200                  
         Data Path:-   19034                  
             Slack:=   -1626                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[4]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[4]/Q  -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  U4/g12/Y                          -       A->Y  R     INVX2          3 188.9   380   960    4057    (-,-) 
  U4/fopt478823/Y                   -       A->Y  F     INVX3          2 130.4   164   334    4391    (-,-) 
  U4/g497963/Y                      -       B->Y  R     NAND2X2        2 133.0   302   522    4913    (-,-) 
  U4/g292388/Y                      -       A->Y  F     INVX3          2 164.6   171   358    5271    (-,-) 
  U4/g292387/Y                      -       A->Y  R     INVX4          3 196.0   186   425    5696    (-,-) 
  U4/g501192/Y                      -       B->Y  F     NOR2X3         3 146.2   158   355    6052    (-,-) 
  U4/g484867/Y                      -       A->Y  R     NAND2X2        1 112.0   257   476    6528    (-,-) 
  U4/g487499/Y                      -       A->Y  F     INVX4          7 360.7   244   475    7003    (-,-) 
  U4/g481037/Y                      -       A->Y  F     BUFX4          4 178.4   158   803    7806    (-,-) 
  U4/g497825/Y                      -       B->Y  R     NAND2X2        1  35.3   274   321    8127    (-,-) 
  U4/g497822/Y                      -       C->Y  F     NAND4X1        1  54.7   700   946    9073    (-,-) 
  U4/g500742/Y                      -       A->Y  R     NOR2X2         1  81.7   397   904    9977    (-,-) 
  U4/g500741/Y                      -       A->Y  F     NAND2X3        2 133.7   262   460   10437    (-,-) 
  U4/g499548/Y                      -       B->Y  R     NOR2X3         2 133.0   378   637   11074    (-,-) 
  U4/g499547/Y                      -       A->Y  F     INVX2          1  54.5   137   279   11352    (-,-) 
  U4/g499546/Y                      -       A->Y  R     NAND2X2        3 151.5   327   538   11890    (-,-) 
  U4/g499545/Y                      -       A->Y  F     NAND2X3        3 167.0   298   507   12397    (-,-) 
  U4/g497350/Y                      -       B->Y  R     NOR2X3         1  82.2   262   527   12924    (-,-) 
  U4/g484203/Y                      -       B->Y  F     NAND2X3        2 111.2   213   404   13328    (-,-) 
  U4/g460238/Y                      -       B->Y  R     NOR2X2         1  57.1   280   499   13828    (-,-) 
  U4/g460182/Y                      -       B->Y  F     NOR2X2         1  54.5   202   302   14130    (-,-) 
  U4/g499555/Y                      -       A->Y  R     NAND2X2        1  80.6   205   444   14574    (-,-) 
  U4/g499553/Y                      -       B->Y  F     NOR2X3         2 109.0   165   317   14891    (-,-) 
  U4/g498861/Y                      -       A->Y  R     NAND2X2        1  82.2   204   424   15315    (-,-) 
  U4/g499216/Y                      -       B->Y  F     NAND2X3        4 224.6   373   572   15887    (-,-) 
  U4/g498019/Y                      -       B->Y  R     NOR2X2         1  81.3   364   696   16582    (-,-) 
  U4/g483855/Y                      -       A->Y  F     NOR2X3         1  74.7   162   346   16928    (-,-) 
  U4/g483854/Y                      -       A->Y  R     INVX3          3 170.9   214   455   17383    (-,-) 
  U4/g499513/Y                      -       B->Y  F     NOR2X3         2 111.2   178   322   17705    (-,-) 
  U4/g499509/Y                      -       B->Y  R     NOR2X2         2  91.4   393   613   18318    (-,-) 
  U4/g486591/Y                      -       A->Y  F     INVX1          1  33.4   163   326   18644    (-,-) 
  U4/g486590/Y                      -       B->Y  R     OAI21X1        1  33.0   350   591   19234    (-,-) 
  U4/branch_bool_reg[0]/D           <<<     -     R     DFFX1          1     -     -     0   19234    (-,-) 
#-----------------------------------------------------------------------------------------------------------

