Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id +yPsLVDDTmp9TgIAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Wed, 08 Jul 2026 23:38:24 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id E4BC472A931
	for <lists+amd-gfx@lfdr.de>; Wed, 08 Jul 2026 23:38:23 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=amd.com header.s=selector1 header.b=PJsh1AHs;
	dmarc=pass (policy=quarantine) header.from=amd.com;
	spf=pass (mail.lfdr.de: domain of amd-gfx-bounces@lists.freedesktop.org designates 131.252.210.177 as permitted sender) smtp.mailfrom=amd-gfx-bounces@lists.freedesktop.org;
	arc=pass ("microsoft.com:s=arcselector10001:i=1")
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id F0FE510F2C5;
	Wed,  8 Jul 2026 21:38:21 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from PH8PR06CU001.outbound.protection.outlook.com
 (mail-westus3azon11012058.outbound.protection.outlook.com [40.107.209.58])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 1417F10F2D2
 for <amd-gfx@lists.freedesktop.org>; Wed,  8 Jul 2026 21:38:20 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=R9ScXmVB0CpffdcJneAGOZLDcP87a7UahoAAHIJKAEHt8MxxEadwTS5PE7fejWNzwe8j1qOzUln9c9P/kaOcSnwZenW4Q8TmEZ/TeRS0whMHg3tVr1uXdET4QrDEBhoVTtzq3/wxScXKkSxrVhkz/4kv9PziQmTxIDM017p6aIOuF7g7/JYYq7JVrXU/zNM9t0Ktfek5j0eDz49cR5y/YuHIx87boaUFsoJlmNW9a63j1TvcYOL1VuzGVMba3G0GimaXOda6gsgrtpqmIQy/10yrCSGiSR1xW16QV/ux4Gwmx+/7Xa3lk25SuMfN6TBKGvcxym9bFrLio8VmRcevpQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=TYvAF7YVI7iWn2wBki5+0glKcQG9ZDRUezGukONVSBg=;
 b=Z7b/sUKVFS2u6BhzJlJLhilOx+Cjj+jwjZ+A8VPYebdIk1f/3bkOEdf2GO2V6BHalaiKiQhDC/YDPpSnnciqX/FGxDLRBYsJd4sQhsHxda2B/g/gZqgK6dAy70xBwhDQJimW+U/C9+FhMH4Efmg6Kao7pdffmTPcmgOC43bWKAOiorUxiSGM0k/g2KR6mRPucvjCIzUxuz2r306JOefN+mmvwklqaFXeu+tE9QByugVNxUly0B+tOxzEEV3wsNILqdPieLg2oLLdNJOOsZo+rw4TP/rIGvF6Tx8qO9G4fKeS8Q+Wz1BkQoYKhFzjq8Xld5wmK7o7aHUQxvtPkhWosw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=amd.com; 
 dmarc=pass (p=quarantine sp=quarantine pct=100) action=none
 header.from=amd.com; dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=TYvAF7YVI7iWn2wBki5+0glKcQG9ZDRUezGukONVSBg=;
 b=PJsh1AHsGNNMfpLWIv7W/VG+LDvvYWeFApVzoPReF6KAt+PtcvuMfyger7bTnMKAyrpQfyJzRdy9UjNk2i/5vldfzm88Te/GJq1xpIbmU7D797AMS+7O/jcuejixAOmufNlDpdcZ+wrWUgstEpIo43HvtxAexXpfHODaAapdK1g=
Received: from BN9PR03CA0361.namprd03.prod.outlook.com (2603:10b6:408:f7::6)
 by PH7PR12MB7332.namprd12.prod.outlook.com (2603:10b6:510:20f::9) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.181.9; Wed, 8 Jul 2026
 21:38:12 +0000
Received: from BN1PEPF00006002.namprd05.prod.outlook.com
 (2603:10b6:408:f7:cafe::78) by BN9PR03CA0361.outlook.office365.com
 (2603:10b6:408:f7::6) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.21.202.9 via Frontend Transport; Wed, 8
 Jul 2026 21:38:11 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C
Received: from satlexmb07.amd.com (165.204.84.17) by
 BN1PEPF00006002.mail.protection.outlook.com (10.167.243.234) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.21.181.6 via Frontend Transport; Wed, 8 Jul 2026 21:38:10 +0000
Received: from satlexmb07.amd.com (10.181.42.216) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.41; Wed, 8 Jul
 2026 16:38:10 -0500
Received: from [10.254.93.144] (10.180.168.240) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server id 15.2.2562.41 via Frontend
 Transport; Wed, 8 Jul 2026 16:38:10 -0500
Message-ID: <a02a1065-dfc4-420b-8afa-28b9dfc41029@amd.com>
Date: Wed, 8 Jul 2026 17:38:04 -0400
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 1/2] drm/amd/display: Fix DM IRQ teardown races
To: Geoffrey McRae <geoffrey.mcrae@amd.com>, <alexander.deucher@amd.com>
CC: <christian.koenig@amd.com>, <amd-gfx@lists.freedesktop.org>, "Harry
 Wentland" <harry.wentland@amd.com>
References: <20260629165129.5550-1-geoffrey.mcrae@amd.com>
Content-Language: en-US
From: Leo Li <sunpeng.li@amd.com>
In-Reply-To: <20260629165129.5550-1-geoffrey.mcrae@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BN1PEPF00006002:EE_|PH7PR12MB7332:EE_
X-MS-Office365-Filtering-Correlation-Id: 1acc82cf-0ff5-4587-c1c3-08dedd393536
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|23010399003|376014|82310400026|36860700016|42112799006|1800799024|18002099003|3023799007|11063799006|56012099006|6133799003|22082099003;
X-Microsoft-Antispam-Message-Info: vPa182HMOF8J/4D0LvHOcrLJMSTh4AvvVko7igQqsID9YGnNRZypTGOqg0dpmMVYX7Cok/83GglcPOhLACPwXsfFWMrsygVpZJK85kukZ4TkunfjJ5gAMY25NrJ2glau1A7FkCbMIwxZ0OX3M3rWr5HezAsahlcs6nS45UtY0R3zFVRcJHBiUeoRZSm9XjEUKR+8C70kD10dsV3VNDqnNcsFaXSAHiyJrDh+NZRB4YM3pjQ5fZrMB6qq5SUqnMVpnf7JwToVzOXd1Qb6kBnDLdzDssbk8CcWGIaDGt77Z0uN5CoV52OfQcnCW78aMoY8LR+S0n15v3aY7iuL76ouAy1fhLrxSsF3aF185TEVZ7HCv4LZ/XfHiixIIcBAsLL1iX4Q44WrX+anJlgOBdtmQMQNRFNdg+fiksKW5sn64lixWwvgRtQeW67qFFUHsG0h9TSiGn2YNrjxhQZUC+jkEtXJznihq+Y/d/K1P6Ti918W5RjLqj8y0/FjJw97L/KSxqMSLl7Rg0pVryUcfLrfFfbeb9bXiV0LDuYDXf/Xwp87BIAySvSnfC4qWxPMTimKc2OBSrssXsfsHxSR/h1XUjl9lPAL+Z3HaG8RyaNsdPKcGFZjRYZUuEWhPuMqiZy4/rJlOAFCA/QQGZRLqdDsrkP+jFlOzAE5QMdJZYd3zhM8W7IenwX+ca8ce/MChToKdZeBX9JxFcQb2elPlYvrIQ==
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:satlexmb07.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(23010399003)(376014)(82310400026)(36860700016)(42112799006)(1800799024)(18002099003)(3023799007)(11063799006)(56012099006)(6133799003)(22082099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: frdDfGMqriSaKsJg5mfJXsn2L6ots4hksefxHMqx+XvwBLPbn9xA7CeZuRzBcxACVYWJjCDQL3kJ+GEV7o3637KP1Vqtcv8ZF5G1WATv3Quimqhs8f3RDdZybhfOtnoyI9H0wpgyNr7xIg/NE2Sf3CxsiH6iEEzHyzBjD+MoI5Z0/v40O7uPD46Z3Sh/klPq7tDtHKoBGzqxLLGVI7XSHxQ4sOxaNjGgcDsrKaHmwgxdUotD7L0YvwC5GG5EOkR44/eiSA3hiplqDy8rlmoIg5aQLRdomZrI/rGEvqzhgELwZEQUn/Codit1Aw9kBY57tdaB90orJpQfZPZxXZAjtROff4uU14wsiI0/cOgZbqlVb1srgSFDQbaAU7SHN8jAoPiSJyRyVqaQHY7YUH26lIBN7UoF1dcum2i/yzfVf3Y9qMkgpse7eEIj6wH0WGBa
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jul 2026 21:38:10.8453 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 1acc82cf-0ff5-4587-c1c3-08dedd393536
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[satlexmb07.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF00006002.namprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB7332
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	MIME_GOOD(-0.10)[text/plain];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:geoffrey.mcrae@amd.com,m:alexander.deucher@amd.com,m:christian.koenig@amd.com,m:harry.wentland@amd.com,s:lists@lfdr.de];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.freedesktop.org:from_smtp,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns];
	FORGED_SENDER_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER(0.00)[sunpeng.li@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	DKIM_TRACE(0.00)[amd.com:+];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCPT_COUNT_FIVE(0.00)[5];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sunpeng.li@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	MID_RHS_MATCH_FROM(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: E4BC472A931


On 2026-06-29 12:51, Geoffrey McRae wrote:
> DM IRQ teardown can race with interrupt handling and low-context work.
> The IRQ handler can still walk the DM IRQ handler tables while the
> teardown path removes and frees entries. Low-context work can also
> remain queued after its handler has been removed, leading to a possible
> use-after-free when the work item later runs.
> 
> Add an irq_fini_in_progress flag and set it before the IRQ tables are
> torn down. Check the flag in the ISR and work scheduling paths so they
> do not access the handler tables or queue new work once teardown has
> started.
> 
> Rework amdgpu_dm_irq_fini() to detach all low and high context handlers
> from the IRQ tables under the table lock, then cancel pending
> low-context work outside the lock before freeing the handlers. Also
> cancel low-context work in remove_irq_handler() before freeing an
> individual handler.
> 
> Fix the suspend path by disabling HPD and HPD RX hardware interrupts
> under the IRQ table lock before flushing pending low-context work,
> avoiding a TOCTOU window where new work could be queued after the list
> check.
> 
> Finally, call amdgpu_dm_irq_fini() from amdgpu_dm_fini() before DC is
> destroyed, so IRQ teardown happens while the display core state is still
> valid.
> 
> Signed-off-by: Geoffrey McRae <geoffrey.mcrae@amd.com>
> Cc: Harry Wentland <harry.wentland@amd.com>
> Cc: Leo Li <sunpeng.li@amd.com>
> Cc: Alex Deucher <alexander.deucher@amd.com>
> Cc: Christian König <christian.koenig@amd.com>
> ---
>  .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |   8 +-
>  .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h |   3 +
>  .../drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c | 164 ++++++++++--------
>  3 files changed, 96 insertions(+), 79 deletions(-)
> 
> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> index b97ceabe6173..9c5e963337cc 100644
> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
> @@ -1010,14 +1010,11 @@ static void amdgpu_dm_fini(struct amdgpu_device *adev)
>  		adev->dm.hpd_rx_offload_wq = NULL;
>  	}
>  
> +	amdgpu_dm_irq_fini(adev);
> +
>  	/* DC Destroy TODO: Replace destroy DAL */
>  	if (adev->dm.dc)
>  		dc_destroy(&adev->dm.dc);
> -	/*
> -	 * TODO: pageflip, vlank interrupt
> -	 *
> -	 * amdgpu_dm_irq_fini(adev);
> -	 */
>  
>  	if (adev->dm.cgs_device) {
>  		amdgpu_cgs_destroy_device(adev->dm.cgs_device);
> @@ -1523,7 +1520,6 @@ static int dm_hw_fini(struct amdgpu_ip_block *ip_block)
>  
>  	amdgpu_dm_hpd_fini(adev);
>  
> -	amdgpu_dm_irq_fini(adev);
>  	amdgpu_dm_fini(adev);
>  	return 0;
>  }
> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h
> index 909ee71d6d59..88687a7e01a5 100644
> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h
> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h
> @@ -340,6 +340,8 @@ struct hpd_rx_irq_offload_work {
>   * @dmcub_trace_event_en: enable dmcub trace events
>   * @dmub_outbox_params: DMUB Outbox parameters
>   * @num_of_edps: number of backlight eDPs
> + * @irq_fini_in_progress: Set during IRQ teardown to prevent interrupt handlers
> + *			  from accessing the IRQ tables during cleanup
>   * @disable_hpd_irq: disables all HPD and HPD RX interrupt handling in the
>   *		     driver when true
>   * @dmub_aux_transfer_done: struct completion used to indicate when DMUB
> @@ -634,6 +636,7 @@ struct amdgpu_display_manager {
>  	 */
>  	struct amdgpu_encoder mst_encoders[AMDGPU_DM_MAX_CRTC];
>  	bool force_timing_sync;
> +	bool irq_fini_in_progress;
>  	bool disable_hpd_irq;
>  	bool dmcub_trace_event_en;
>  	/**
> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c
> index c5467f34c51f..3a5de9364ed1 100644
> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c
> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c
> @@ -195,6 +195,9 @@ static struct list_head *remove_irq_handler(struct amdgpu_device *adev,
>  		return NULL;
>  	}
>  
> +	if (int_params->int_context == INTERRUPT_LOW_IRQ_CONTEXT)
> +		cancel_work_sync(&handler->work);
> +
>  	kfree(handler);
>  
>  	DRM_DEBUG_KMS(
> @@ -204,55 +207,6 @@ static struct list_head *remove_irq_handler(struct amdgpu_device *adev,
>  	return hnd_list;
>  }
>  
> -/**
> - * unregister_all_irq_handlers() - Cleans up handlers from the DM IRQ table
> - * @adev: The base driver device containing the DM device
> - *
> - * Go through low and high context IRQ tables and deallocate handlers.
> - */
> -static void unregister_all_irq_handlers(struct amdgpu_device *adev)
> -{
> -	struct list_head *hnd_list_low;
> -	struct list_head *hnd_list_high;
> -	struct list_head *entry, *tmp;
> -	struct amdgpu_dm_irq_handler_data *handler;
> -	unsigned long irq_table_flags;
> -	int i;
> -
> -	DM_IRQ_TABLE_LOCK(adev, irq_table_flags);
> -
> -	for (i = 0; i < DAL_IRQ_SOURCES_NUMBER; i++) {
> -		hnd_list_low = &adev->dm.irq_handler_list_low_tab[i];
> -		hnd_list_high = &adev->dm.irq_handler_list_high_tab[i];
> -
> -		list_for_each_safe(entry, tmp, hnd_list_low) {
> -
> -			handler = list_entry(entry, struct amdgpu_dm_irq_handler_data,
> -					     list);
> -
> -			if (handler == NULL || handler->handler == NULL)
> -				continue;
> -
> -			list_del(&handler->list);
> -			kfree(handler);
> -		}
> -
> -		list_for_each_safe(entry, tmp, hnd_list_high) {
> -
> -			handler = list_entry(entry, struct amdgpu_dm_irq_handler_data,
> -					     list);
> -
> -			if (handler == NULL || handler->handler == NULL)
> -				continue;
> -
> -			list_del(&handler->list);
> -			kfree(handler);
> -		}
> -	}
> -
> -	DM_IRQ_TABLE_UNLOCK(adev, irq_table_flags);
> -}
> -
>  static bool
>  validate_irq_registration_params(struct dc_interrupt_params *int_params,
>  				 void (*ih)(void *))
> @@ -459,38 +413,84 @@ EXPORT_IF_KUNIT(amdgpu_dm_irq_init);
>   * amdgpu_dm_irq_fini() - Tear down DM IRQ management
>   * @adev: The base driver device containing the DM device
>   *
> - * Flush all work within the low context IRQ table.
> + * Prevents any new interrupt handler scheduling, removes all handlers from
> + * the IRQ tables, cancels pending work items, and deallocates all handler
> + * data. The irq_fini_in_progress flag ensures the ISR and work scheduler
> + * do not access the handler lists during teardown.
>   */
>  void amdgpu_dm_irq_fini(struct amdgpu_device *adev)
>  {
>  	int src;
> -	struct list_head *lh;
> +	LIST_HEAD(low_handlers);
> +	LIST_HEAD(high_handlers);
>  	struct list_head *entry, *tmp;
>  	struct amdgpu_dm_irq_handler_data *handler;
>  	unsigned long irq_table_flags;
>  
>  	DRM_DEBUG_KMS("DM_IRQ: releasing resources.\n");
> +
> +	/*
> +	 * Set the fini flag before tearing down the IRQ tables. This ensures
> +	 * that any concurrent ISR (amdgpu_dm_irq_handler()) or work scheduler
> +	 * (amdgpu_dm_irq_schedule_work()) will bail out early rather than
> +	 * accessing handler data that is about to be freed.
> +	 *
> +	 * smp_store_release() pairs with the READ_ONCE() in the ISR and work
> +	 * scheduler paths to guarantee visibility across CPUs.
> +	 */
> +	smp_store_release(&adev->dm.irq_fini_in_progress, true);

Hi Geoffrey, thanks for the patches.

Do we need irq_fini_in_progress if we're clearing the
irq_hander_list_low/high_tab under the DM_IRQ_TABLE_LOCK?

It looks to me that any concurrent amdgpu_dm_irq_immediate_work/schedule_work
will -- because of DM_IRQ_TABLE_LOCK maintaining serialization -- either:

A) run before list_splice and handle the IRQ, which is OK. In the
   case of schedule_work(), where queued work can be pending, the
   cance_work_sync() ensures they flush before continuing. Or,  
B) run after list clear and early return since the list is empty, which
   prevents any use after free.

Generally I'm a little hesitant of using mbs unless absolutely necessary, since
it's difficult to understand their correctness. If we have spinlocks handling
acquire/releases already, I'd prefer to just use those.

Thanks,
Leo

> +
>  	for (src = 0; src < DAL_IRQ_SOURCES_NUMBER; src++) {
>  		DM_IRQ_TABLE_LOCK(adev, irq_table_flags);
> -		/* The handler was removed from the table,
> -		 * it means it is safe to flush all the 'work'
> -		 * (because no code can schedule a new one).
> +
> +		/*
> +		 * Move all handlers from the low and high context tables to
> +		 * temporary lists under the lock. This prevents the ISR from
> +		 * finding them while we process them outside the lock.
>  		 */
> -		lh = &adev->dm.irq_handler_list_low_tab[src];
> +		list_splice_init(&adev->dm.irq_handler_list_low_tab[src],
> +				 &low_handlers);
> +		list_splice_init(&adev->dm.irq_handler_list_high_tab[src],
> +				 &high_handlers);
> +
>  		DM_IRQ_TABLE_UNLOCK(adev, irq_table_flags);
>  
> -		if (!list_empty(lh)) {
> -			list_for_each_safe(entry, tmp, lh) {
> -				handler = list_entry(
> -					entry,
> -					struct amdgpu_dm_irq_handler_data,
> -					list);
> -				flush_work(&handler->work);
> -			}
> +		/*
> +		 * Cancel all pending work for the low-context handlers
> +		 * outside the lock. cancel_work_sync() may sleep and waits
> +		 * until any running work completes, preventing UAF.
> +		 */
> +		list_for_each_safe(entry, tmp, &low_handlers) {
> +			handler = list_entry(entry,
> +					    struct amdgpu_dm_irq_handler_data,
> +					    list);
> +			cancel_work_sync(&handler->work);
>  		}
> +
> +		/*
> +		 * High-context handlers are executed synchronously within ISR
> +		 * context (see amdgpu_dm_irq_immediate_work()) and have no
> +		 * work_struct, so there is no pending work to cancel here.
> +		 * They will be freed along with low_handlers after the loop.
> +		 */
> +	}
> +
> +	/* Deallocate all handlers. */
> +	list_for_each_safe(entry, tmp, &low_handlers) {
> +		handler = list_entry(entry,
> +				     struct amdgpu_dm_irq_handler_data,
> +				     list);
> +		list_del(&handler->list);
> +		kfree(handler);
> +	}
> +
> +	list_for_each_safe(entry, tmp, &high_handlers) {
> +		handler = list_entry(entry,
> +				     struct amdgpu_dm_irq_handler_data,
> +				     list);
> +		list_del(&handler->list);
> +		kfree(handler);
>  	}
> -	/* Deallocate handlers from the table. */
> -	unregister_all_irq_handlers(adev);
>  }
>  EXPORT_IF_KUNIT(amdgpu_dm_irq_fini);
>  
> @@ -498,7 +498,6 @@ void amdgpu_dm_irq_suspend(struct amdgpu_device *adev)
>  {
>  	struct drm_device *dev = adev_to_drm(adev);
>  	int src;
> -	struct list_head *hnd_list_h;
>  	struct list_head *hnd_list_l;
>  	unsigned long irq_table_flags;
>  	struct list_head *entry, *tmp;
> @@ -511,12 +510,15 @@ void amdgpu_dm_irq_suspend(struct amdgpu_device *adev)
>  	/**
>  	 * Disable HW interrupt  for HPD and HPDRX only since FLIP and VBLANK
>  	 * will be disabled from manage_dm_interrupts on disable CRTC.
> +	 *
> +	 * Disable the HW interrupt first, then flush any pending work. Since
> +	 * the HW interrupt is disabled under the lock, no new IRQ can be
> +	 * generated after the disable completes. Any work already queued by an
> +	 * in-flight ISR will be flushed below.
>  	 */
>  	for (src = DC_IRQ_SOURCE_HPD1; src <= DC_IRQ_SOURCE_HPD6RX; src++) {
>  		hnd_list_l = &adev->dm.irq_handler_list_low_tab[src];
> -		hnd_list_h = &adev->dm.irq_handler_list_high_tab[src];
> -		if (!list_empty(hnd_list_l) || !list_empty(hnd_list_h))
> -			dc_interrupt_set(adev->dm.dc, src, false);
> +		dc_interrupt_set(adev->dm.dc, src, false);
>  
>  		DM_IRQ_TABLE_UNLOCK(adev, irq_table_flags);
>  
> @@ -597,10 +599,20 @@ static void amdgpu_dm_irq_schedule_work(struct amdgpu_device *adev,
>  	struct  list_head *handler_list = &adev->dm.irq_handler_list_low_tab[irq_source];
>  	struct  amdgpu_dm_irq_handler_data *handler_data;
>  	bool    work_queued = false;
> +	unsigned long irq_table_flags;
>  
> -	if (list_empty(handler_list))
> +	/*perform a lockless check first*/
> +	if (READ_ONCE(adev->dm.irq_fini_in_progress))
>  		return;
>  
> +	DM_IRQ_TABLE_LOCK(adev, irq_table_flags);
> +
> +	if (READ_ONCE(adev->dm.irq_fini_in_progress))
> +		goto out_unlock;
> +
> +	if (list_empty(handler_list))
> +		goto out_unlock;
> +
>  	list_for_each_entry(handler_data, handler_list, list) {
>  		if (queue_work(system_highpri_wq, &handler_data->work)) {
>  			work_queued = true;
> @@ -617,7 +629,7 @@ static void amdgpu_dm_irq_schedule_work(struct amdgpu_device *adev,
>  		handler_data_add = kzalloc(sizeof(*handler_data), GFP_ATOMIC);
>  		if (!handler_data_add) {
>  			DRM_ERROR("DM_IRQ: failed to allocate irq handler!\n");
> -			return;
> +			goto out_unlock;
>  		}
>  
>  		/*copy new amdgpu_dm_irq_handler_data members from handler_data*/
> @@ -639,6 +651,9 @@ static void amdgpu_dm_irq_schedule_work(struct amdgpu_device *adev,
>  				  "from display for IRQ source %d\n",
>  				  irq_source);
>  	}
> +
> +out_unlock:
> +	DM_IRQ_TABLE_UNLOCK(adev, irq_table_flags);
>  }
>  
>  /*
> @@ -678,9 +693,12 @@ static int amdgpu_dm_irq_handler(struct amdgpu_device *adev,
>  				 struct amdgpu_irq_src *source,
>  				 struct amdgpu_iv_entry *entry)
>  {
> +	enum dc_irq_source src;
> +
> +	if (READ_ONCE(adev->dm.irq_fini_in_progress))
> +		return 0;
>  
> -	enum dc_irq_source src =
> -		dc_interrupt_to_irq_source(
> +	src = dc_interrupt_to_irq_source(
>  			adev->dm.dc,
>  			entry->src_id,
>  			entry->src_data[0]);

