# Tasks

## Matt
- [ ] Checkoff

## Sydney
- [ ] Checkoff

## Tom
- [x] Cleaning up start-stop condition while loops
- [ ] Checkoff


# Lab_6
LITEC Lab 6

## Project Requirements

### Hardware
1. 

### Software
1. 
```C

```

```C

```

### Gondola Behavior
1. 


## Other Considerations
1. 

```C

```

# Completed Tasks

## Matt
- [x] Refactor PCA_ISR logic for reading flags


## Sydney
- [x] Refactor Print_Data


## Tom
- [x] Determine main loop logic
