NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v5.sv","mvau_stream_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[111,0,3,"Module","Module"],[112,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[113,0,3,"Signals","Signals"],[114,0,5,"aresetn","aresetn"],[115,0,5,"rready","rready"],[116,0,5,"wready","wready"],[117,0,5,"wmem_wready","wmem_wready"],[118,0,5,"in_v","in_v"],[119,0,5,"in_wgt_v","in_wgt_v"],[120,0,5,"weights","weights"],[121,0,5,"in_wgt_packed","in_wgt_packed"],[122,0,5,"in_wgt_um","in_wgt_um"],[123,0,5,"in_mat","in_mat"],[124,0,5,"in_act","in_act"],[125,0,5,"mvau_beh","mvau_beh"],[126,0,5,"out_v","out_v"],[127,0,5,"out","out"],[128,0,5,"out_packed","out_packed"],[129,0,5,"test_count","test_count"],[130,0,5,"latency","latency"],[131,0,5,"sim_start","sim_start"],[132,0,5,"do_comp","do_comp"],[133,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[134,0,0,"CLK_GEN","CLK_GEN"],[135,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[136,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[137,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[138,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[139,0,2,"CALC_LATENCY","CALC_LATENCY"],[140,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[141,0,1,"Input Ready","Input_Ready"]]);