RADIX hex
CDEBUG 0
DEBUGVARS {run IN transactor_run 0 complete OUT transactor_complete 0 vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT run:rsc run_rsc_AWADDR {scverify_top rtl run_rsc_AWADDR} {}} {DUT run:rsc run_rsc_AWVALID {scverify_top rtl run_rsc_AWVALID} {}} {DUT run:rsc run_rsc_AWREADY {scverify_top rtl run_rsc_AWREADY} {}} {DUT run:rsc run_rsc_WDATA {scverify_top rtl run_rsc_WDATA} {}} {DUT run:rsc run_rsc_WSTRB {scverify_top rtl run_rsc_WSTRB} {}} {DUT run:rsc run_rsc_WVALID {scverify_top rtl run_rsc_WVALID} {}} {DUT run:rsc run_rsc_WREADY {scverify_top rtl run_rsc_WREADY} {}} {DUT run:rsc run_rsc_BRESP {scverify_top rtl run_rsc_BRESP} {}} {DUT run:rsc run_rsc_BVALID {scverify_top rtl run_rsc_BVALID} {}} {DUT run:rsc run_rsc_BREADY {scverify_top rtl run_rsc_BREADY} {}} {DUT run:rsc run_rsc_ARADDR {scverify_top rtl run_rsc_ARADDR} {}} {DUT run:rsc run_rsc_ARVALID {scverify_top rtl run_rsc_ARVALID} {}} {DUT run:rsc run_rsc_ARREADY {scverify_top rtl run_rsc_ARREADY} {}} {DUT run:rsc run_rsc_RDATA {scverify_top rtl run_rsc_RDATA} {}} {DUT run:rsc run_rsc_RRESP {scverify_top rtl run_rsc_RRESP} {}} {DUT run:rsc run_rsc_RVALID {scverify_top rtl run_rsc_RVALID} {}} {DUT run:rsc run_rsc_RREADY {scverify_top rtl run_rsc_RREADY} {}} {DUT run:rsc run_rsc_triosy {scverify_top rtl run_rsc_triosy} {}} {DUT complete:rsc complete_rsc_AWADDR {scverify_top rtl complete_rsc_AWADDR} {}} {DUT complete:rsc complete_rsc_AWVALID {scverify_top rtl complete_rsc_AWVALID} {}} {DUT complete:rsc complete_rsc_AWREADY {scverify_top rtl complete_rsc_AWREADY} {}} {DUT complete:rsc complete_rsc_WDATA {scverify_top rtl complete_rsc_WDATA} {}} {DUT complete:rsc complete_rsc_WSTRB {scverify_top rtl complete_rsc_WSTRB} {}} {DUT complete:rsc complete_rsc_WVALID {scverify_top rtl complete_rsc_WVALID} {}} {DUT complete:rsc complete_rsc_WREADY {scverify_top rtl complete_rsc_WREADY} {}} {DUT complete:rsc complete_rsc_BRESP {scverify_top rtl complete_rsc_BRESP} {}} {DUT complete:rsc complete_rsc_BVALID {scverify_top rtl complete_rsc_BVALID} {}} {DUT complete:rsc complete_rsc_BREADY {scverify_top rtl complete_rsc_BREADY} {}} {DUT complete:rsc complete_rsc_ARADDR {scverify_top rtl complete_rsc_ARADDR} {}} {DUT complete:rsc complete_rsc_ARVALID {scverify_top rtl complete_rsc_ARVALID} {}} {DUT complete:rsc complete_rsc_ARREADY {scverify_top rtl complete_rsc_ARREADY} {}} {DUT complete:rsc complete_rsc_RDATA {scverify_top rtl complete_rsc_RDATA} {}} {DUT complete:rsc complete_rsc_RRESP {scverify_top rtl complete_rsc_RRESP} {}} {DUT complete:rsc complete_rsc_RVALID {scverify_top rtl complete_rsc_RVALID} {}} {DUT complete:rsc complete_rsc_RREADY {scverify_top rtl complete_rsc_RREADY} {}} {DUT complete:rsc complete_rsc_triosy {scverify_top rtl complete_rsc_triosy} {}} {DUT vec:rsc vec_rsc_AWID {scverify_top rtl vec_rsc_AWID} {}} {DUT vec:rsc vec_rsc_AWADDR {scverify_top rtl vec_rsc_AWADDR} {}} {DUT vec:rsc vec_rsc_AWLEN {scverify_top rtl vec_rsc_AWLEN} {}} {DUT vec:rsc vec_rsc_AWSIZE {scverify_top rtl vec_rsc_AWSIZE} {}} {DUT vec:rsc vec_rsc_AWBURST {scverify_top rtl vec_rsc_AWBURST} {}} {DUT vec:rsc vec_rsc_AWLOCK {scverify_top rtl vec_rsc_AWLOCK} {}} {DUT vec:rsc vec_rsc_AWCACHE {scverify_top rtl vec_rsc_AWCACHE} {}} {DUT vec:rsc vec_rsc_AWPROT {scverify_top rtl vec_rsc_AWPROT} {}} {DUT vec:rsc vec_rsc_AWQOS {scverify_top rtl vec_rsc_AWQOS} {}} {DUT vec:rsc vec_rsc_AWREGION {scverify_top rtl vec_rsc_AWREGION} {}} {DUT vec:rsc vec_rsc_AWUSER {scverify_top rtl vec_rsc_AWUSER} {}} {DUT vec:rsc vec_rsc_AWVALID {scverify_top rtl vec_rsc_AWVALID} {}} {DUT vec:rsc vec_rsc_AWREADY {scverify_top rtl vec_rsc_AWREADY} {}} {DUT vec:rsc vec_rsc_WDATA {scverify_top rtl vec_rsc_WDATA} {}} {DUT vec:rsc vec_rsc_WSTRB {scverify_top rtl vec_rsc_WSTRB} {}} {DUT vec:rsc vec_rsc_WLAST {scverify_top rtl vec_rsc_WLAST} {}} {DUT vec:rsc vec_rsc_WUSER {scverify_top rtl vec_rsc_WUSER} {}} {DUT vec:rsc vec_rsc_WVALID {scverify_top rtl vec_rsc_WVALID} {}} {DUT vec:rsc vec_rsc_WREADY {scverify_top rtl vec_rsc_WREADY} {}} {DUT vec:rsc vec_rsc_BID {scverify_top rtl vec_rsc_BID} {}} {DUT vec:rsc vec_rsc_BRESP {scverify_top rtl vec_rsc_BRESP} {}} {DUT vec:rsc vec_rsc_BUSER {scverify_top rtl vec_rsc_BUSER} {}} {DUT vec:rsc vec_rsc_BVALID {scverify_top rtl vec_rsc_BVALID} {}} {DUT vec:rsc vec_rsc_BREADY {scverify_top rtl vec_rsc_BREADY} {}} {DUT vec:rsc vec_rsc_ARID {scverify_top rtl vec_rsc_ARID} {}} {DUT vec:rsc vec_rsc_ARADDR {scverify_top rtl vec_rsc_ARADDR} {}} {DUT vec:rsc vec_rsc_ARLEN {scverify_top rtl vec_rsc_ARLEN} {}} {DUT vec:rsc vec_rsc_ARSIZE {scverify_top rtl vec_rsc_ARSIZE} {}} {DUT vec:rsc vec_rsc_ARBURST {scverify_top rtl vec_rsc_ARBURST} {}} {DUT vec:rsc vec_rsc_ARLOCK {scverify_top rtl vec_rsc_ARLOCK} {}} {DUT vec:rsc vec_rsc_ARCACHE {scverify_top rtl vec_rsc_ARCACHE} {}} {DUT vec:rsc vec_rsc_ARPROT {scverify_top rtl vec_rsc_ARPROT} {}} {DUT vec:rsc vec_rsc_ARQOS {scverify_top rtl vec_rsc_ARQOS} {}} {DUT vec:rsc vec_rsc_ARREGION {scverify_top rtl vec_rsc_ARREGION} {}} {DUT vec:rsc vec_rsc_ARUSER {scverify_top rtl vec_rsc_ARUSER} {}} {DUT vec:rsc vec_rsc_ARVALID {scverify_top rtl vec_rsc_ARVALID} {}} {DUT vec:rsc vec_rsc_ARREADY {scverify_top rtl vec_rsc_ARREADY} {}} {DUT vec:rsc vec_rsc_RID {scverify_top rtl vec_rsc_RID} {}} {DUT vec:rsc vec_rsc_RDATA {scverify_top rtl vec_rsc_RDATA} {}} {DUT vec:rsc vec_rsc_RRESP {scverify_top rtl vec_rsc_RRESP} {}} {DUT vec:rsc vec_rsc_RLAST {scverify_top rtl vec_rsc_RLAST} {}} {DUT vec:rsc vec_rsc_RUSER {scverify_top rtl vec_rsc_RUSER} {}} {DUT vec:rsc vec_rsc_RVALID {scverify_top rtl vec_rsc_RVALID} {}} {DUT vec:rsc vec_rsc_RREADY {scverify_top rtl vec_rsc_RREADY} {}} {DUT vec:rsc vec_rsc_tr_write_done {scverify_top rtl vec_rsc_tr_write_done} {}} {DUT vec:rsc vec_rsc_s_tdone {scverify_top rtl vec_rsc_s_tdone} {}} {DUT p:rsc p_rsc_AWADDR {scverify_top rtl p_rsc_AWADDR} {}} {DUT p:rsc p_rsc_AWVALID {scverify_top rtl p_rsc_AWVALID} {}} {DUT p:rsc p_rsc_AWREADY {scverify_top rtl p_rsc_AWREADY} {}} {DUT p:rsc p_rsc_WDATA {scverify_top rtl p_rsc_WDATA} {}} {DUT p:rsc p_rsc_WSTRB {scverify_top rtl p_rsc_WSTRB} {}} {DUT p:rsc p_rsc_WVALID {scverify_top rtl p_rsc_WVALID} {}} {DUT p:rsc p_rsc_WREADY {scverify_top rtl p_rsc_WREADY} {}} {DUT p:rsc p_rsc_BRESP {scverify_top rtl p_rsc_BRESP} {}} {DUT p:rsc p_rsc_BVALID {scverify_top rtl p_rsc_BVALID} {}} {DUT p:rsc p_rsc_BREADY {scverify_top rtl p_rsc_BREADY} {}} {DUT p:rsc p_rsc_ARADDR {scverify_top rtl p_rsc_ARADDR} {}} {DUT p:rsc p_rsc_ARVALID {scverify_top rtl p_rsc_ARVALID} {}} {DUT p:rsc p_rsc_ARREADY {scverify_top rtl p_rsc_ARREADY} {}} {DUT p:rsc p_rsc_RDATA {scverify_top rtl p_rsc_RDATA} {}} {DUT p:rsc p_rsc_RRESP {scverify_top rtl p_rsc_RRESP} {}} {DUT p:rsc p_rsc_RVALID {scverify_top rtl p_rsc_RVALID} {}} {DUT p:rsc p_rsc_RREADY {scverify_top rtl p_rsc_RREADY} {}} {DUT r:rsc r_rsc_AWADDR {scverify_top rtl r_rsc_AWADDR} {}} {DUT r:rsc r_rsc_AWVALID {scverify_top rtl r_rsc_AWVALID} {}} {DUT r:rsc r_rsc_AWREADY {scverify_top rtl r_rsc_AWREADY} {}} {DUT r:rsc r_rsc_WDATA {scverify_top rtl r_rsc_WDATA} {}} {DUT r:rsc r_rsc_WSTRB {scverify_top rtl r_rsc_WSTRB} {}} {DUT r:rsc r_rsc_WVALID {scverify_top rtl r_rsc_WVALID} {}} {DUT r:rsc r_rsc_WREADY {scverify_top rtl r_rsc_WREADY} {}} {DUT r:rsc r_rsc_BRESP {scverify_top rtl r_rsc_BRESP} {}} {DUT r:rsc r_rsc_BVALID {scverify_top rtl r_rsc_BVALID} {}} {DUT r:rsc r_rsc_BREADY {scverify_top rtl r_rsc_BREADY} {}} {DUT r:rsc r_rsc_ARADDR {scverify_top rtl r_rsc_ARADDR} {}} {DUT r:rsc r_rsc_ARVALID {scverify_top rtl r_rsc_ARVALID} {}} {DUT r:rsc r_rsc_ARREADY {scverify_top rtl r_rsc_ARREADY} {}} {DUT r:rsc r_rsc_RDATA {scverify_top rtl r_rsc_RDATA} {}} {DUT r:rsc r_rsc_RRESP {scverify_top rtl r_rsc_RRESP} {}} {DUT r:rsc r_rsc_RVALID {scverify_top rtl r_rsc_RVALID} {}} {DUT r:rsc r_rsc_RREADY {scverify_top rtl r_rsc_RREADY} {}} {DUT twiddle:rsc twiddle_rsc_AWID {scverify_top rtl twiddle_rsc_AWID} {}} {DUT twiddle:rsc twiddle_rsc_AWADDR {scverify_top rtl twiddle_rsc_AWADDR} {}} {DUT twiddle:rsc twiddle_rsc_AWLEN {scverify_top rtl twiddle_rsc_AWLEN} {}} {DUT twiddle:rsc twiddle_rsc_AWSIZE {scverify_top rtl twiddle_rsc_AWSIZE} {}} {DUT twiddle:rsc twiddle_rsc_AWBURST {scverify_top rtl twiddle_rsc_AWBURST} {}} {DUT twiddle:rsc twiddle_rsc_AWLOCK {scverify_top rtl twiddle_rsc_AWLOCK} {}} {DUT twiddle:rsc twiddle_rsc_AWCACHE {scverify_top rtl twiddle_rsc_AWCACHE} {}} {DUT twiddle:rsc twiddle_rsc_AWPROT {scverify_top rtl twiddle_rsc_AWPROT} {}} {DUT twiddle:rsc twiddle_rsc_AWQOS {scverify_top rtl twiddle_rsc_AWQOS} {}} {DUT twiddle:rsc twiddle_rsc_AWREGION {scverify_top rtl twiddle_rsc_AWREGION} {}} {DUT twiddle:rsc twiddle_rsc_AWUSER {scverify_top rtl twiddle_rsc_AWUSER} {}} {DUT twiddle:rsc twiddle_rsc_AWVALID {scverify_top rtl twiddle_rsc_AWVALID} {}} {DUT twiddle:rsc twiddle_rsc_AWREADY {scverify_top rtl twiddle_rsc_AWREADY} {}} {DUT twiddle:rsc twiddle_rsc_WDATA {scverify_top rtl twiddle_rsc_WDATA} {}} {DUT twiddle:rsc twiddle_rsc_WSTRB {scverify_top rtl twiddle_rsc_WSTRB} {}} {DUT twiddle:rsc twiddle_rsc_WLAST {scverify_top rtl twiddle_rsc_WLAST} {}} {DUT twiddle:rsc twiddle_rsc_WUSER {scverify_top rtl twiddle_rsc_WUSER} {}} {DUT twiddle:rsc twiddle_rsc_WVALID {scverify_top rtl twiddle_rsc_WVALID} {}} {DUT twiddle:rsc twiddle_rsc_WREADY {scverify_top rtl twiddle_rsc_WREADY} {}} {DUT twiddle:rsc twiddle_rsc_BID {scverify_top rtl twiddle_rsc_BID} {}} {DUT twiddle:rsc twiddle_rsc_BRESP {scverify_top rtl twiddle_rsc_BRESP} {}} {DUT twiddle:rsc twiddle_rsc_BUSER {scverify_top rtl twiddle_rsc_BUSER} {}} {DUT twiddle:rsc twiddle_rsc_BVALID {scverify_top rtl twiddle_rsc_BVALID} {}} {DUT twiddle:rsc twiddle_rsc_BREADY {scverify_top rtl twiddle_rsc_BREADY} {}} {DUT twiddle:rsc twiddle_rsc_ARID {scverify_top rtl twiddle_rsc_ARID} {}} {DUT twiddle:rsc twiddle_rsc_ARADDR {scverify_top rtl twiddle_rsc_ARADDR} {}} {DUT twiddle:rsc twiddle_rsc_ARLEN {scverify_top rtl twiddle_rsc_ARLEN} {}} {DUT twiddle:rsc twiddle_rsc_ARSIZE {scverify_top rtl twiddle_rsc_ARSIZE} {}} {DUT twiddle:rsc twiddle_rsc_ARBURST {scverify_top rtl twiddle_rsc_ARBURST} {}} {DUT twiddle:rsc twiddle_rsc_ARLOCK {scverify_top rtl twiddle_rsc_ARLOCK} {}} {DUT twiddle:rsc twiddle_rsc_ARCACHE {scverify_top rtl twiddle_rsc_ARCACHE} {}} {DUT twiddle:rsc twiddle_rsc_ARPROT {scverify_top rtl twiddle_rsc_ARPROT} {}} {DUT twiddle:rsc twiddle_rsc_ARQOS {scverify_top rtl twiddle_rsc_ARQOS} {}} {DUT twiddle:rsc twiddle_rsc_ARREGION {scverify_top rtl twiddle_rsc_ARREGION} {}} {DUT twiddle:rsc twiddle_rsc_ARUSER {scverify_top rtl twiddle_rsc_ARUSER} {}} {DUT twiddle:rsc twiddle_rsc_ARVALID {scverify_top rtl twiddle_rsc_ARVALID} {}} {DUT twiddle:rsc twiddle_rsc_ARREADY {scverify_top rtl twiddle_rsc_ARREADY} {}} {DUT twiddle:rsc twiddle_rsc_RID {scverify_top rtl twiddle_rsc_RID} {}} {DUT twiddle:rsc twiddle_rsc_RDATA {scverify_top rtl twiddle_rsc_RDATA} {}} {DUT twiddle:rsc twiddle_rsc_RRESP {scverify_top rtl twiddle_rsc_RRESP} {}} {DUT twiddle:rsc twiddle_rsc_RLAST {scverify_top rtl twiddle_rsc_RLAST} {}} {DUT twiddle:rsc twiddle_rsc_RUSER {scverify_top rtl twiddle_rsc_RUSER} {}} {DUT twiddle:rsc twiddle_rsc_RVALID {scverify_top rtl twiddle_rsc_RVALID} {}} {DUT twiddle:rsc twiddle_rsc_RREADY {scverify_top rtl twiddle_rsc_RREADY} {}} {DUT twiddle:rsc twiddle_rsc_tr_write_done {scverify_top rtl twiddle_rsc_tr_write_done} {}} {DUT twiddle:rsc twiddle_rsc_s_tdone {scverify_top rtl twiddle_rsc_s_tdone} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWID {scverify_top rtl twiddle_h_rsc_AWID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWADDR {scverify_top rtl twiddle_h_rsc_AWADDR} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWLEN {scverify_top rtl twiddle_h_rsc_AWLEN} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWSIZE {scverify_top rtl twiddle_h_rsc_AWSIZE} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWBURST {scverify_top rtl twiddle_h_rsc_AWBURST} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWLOCK {scverify_top rtl twiddle_h_rsc_AWLOCK} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWCACHE {scverify_top rtl twiddle_h_rsc_AWCACHE} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWPROT {scverify_top rtl twiddle_h_rsc_AWPROT} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWQOS {scverify_top rtl twiddle_h_rsc_AWQOS} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWREGION {scverify_top rtl twiddle_h_rsc_AWREGION} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWUSER {scverify_top rtl twiddle_h_rsc_AWUSER} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWVALID {scverify_top rtl twiddle_h_rsc_AWVALID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_AWREADY {scverify_top rtl twiddle_h_rsc_AWREADY} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WDATA {scverify_top rtl twiddle_h_rsc_WDATA} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WSTRB {scverify_top rtl twiddle_h_rsc_WSTRB} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WLAST {scverify_top rtl twiddle_h_rsc_WLAST} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WUSER {scverify_top rtl twiddle_h_rsc_WUSER} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WVALID {scverify_top rtl twiddle_h_rsc_WVALID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_WREADY {scverify_top rtl twiddle_h_rsc_WREADY} {}} {DUT twiddle_h:rsc twiddle_h_rsc_BID {scverify_top rtl twiddle_h_rsc_BID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_BRESP {scverify_top rtl twiddle_h_rsc_BRESP} {}} {DUT twiddle_h:rsc twiddle_h_rsc_BUSER {scverify_top rtl twiddle_h_rsc_BUSER} {}} {DUT twiddle_h:rsc twiddle_h_rsc_BVALID {scverify_top rtl twiddle_h_rsc_BVALID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_BREADY {scverify_top rtl twiddle_h_rsc_BREADY} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARID {scverify_top rtl twiddle_h_rsc_ARID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARADDR {scverify_top rtl twiddle_h_rsc_ARADDR} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARLEN {scverify_top rtl twiddle_h_rsc_ARLEN} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARSIZE {scverify_top rtl twiddle_h_rsc_ARSIZE} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARBURST {scverify_top rtl twiddle_h_rsc_ARBURST} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARLOCK {scverify_top rtl twiddle_h_rsc_ARLOCK} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARCACHE {scverify_top rtl twiddle_h_rsc_ARCACHE} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARPROT {scverify_top rtl twiddle_h_rsc_ARPROT} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARQOS {scverify_top rtl twiddle_h_rsc_ARQOS} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARREGION {scverify_top rtl twiddle_h_rsc_ARREGION} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARUSER {scverify_top rtl twiddle_h_rsc_ARUSER} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARVALID {scverify_top rtl twiddle_h_rsc_ARVALID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_ARREADY {scverify_top rtl twiddle_h_rsc_ARREADY} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RID {scverify_top rtl twiddle_h_rsc_RID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RDATA {scverify_top rtl twiddle_h_rsc_RDATA} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RRESP {scverify_top rtl twiddle_h_rsc_RRESP} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RLAST {scverify_top rtl twiddle_h_rsc_RLAST} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RUSER {scverify_top rtl twiddle_h_rsc_RUSER} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RVALID {scverify_top rtl twiddle_h_rsc_RVALID} {}} {DUT twiddle_h:rsc twiddle_h_rsc_RREADY {scverify_top rtl twiddle_h_rsc_RREADY} {}} {DUT twiddle_h:rsc twiddle_h_rsc_tr_write_done {scverify_top rtl twiddle_h_rsc_tr_write_done} {}} {DUT twiddle_h:rsc twiddle_h_rsc_s_tdone {scverify_top rtl twiddle_h_rsc_s_tdone} {}} {DUT {} vec_rsc_triosy_lz {scverify_top rtl vec_rsc_triosy_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_lz {scverify_top rtl twiddle_rsc_triosy_lz} {}} {DUT {} twiddle_h_rsc_triosy_lz {scverify_top rtl twiddle_h_rsc_triosy_lz} {}} {OutputCompare complete complete-TRANS# {scverify_top user_tb complete_comp _compare_cnt_sig} blue} {OutputCompare complete complete-GOLDEN {scverify_top user_tb complete_comp _golden_sig} {}} {OutputCompare complete complete-DUT {scverify_top user_tb complete_comp _dut_sig} {}} {OutputCompare complete complete-ERR# {scverify_top user_tb complete_comp _error_cnt_sig} red} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} inPlaceNTT_DIF_precomp_core_inst {scverify_top rtl inPlaceNTT_DIF_precomp_core_inst inPlaceNTT_DIF_precomp_core_staller_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
