
CursesTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014c0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08001648  08001648  00011648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001738  08001738  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001738  08001738  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001738  08001738  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001738  08001738  00011738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800173c  0800173c  0001173c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800174c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800174c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000049c8  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001113  00000000  00000000  00024a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005a0  00000000  00000000  00025b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000418  00000000  00000000  00026100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024c3e  00000000  00000000  00026518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005c76  00000000  00000000  0004b156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1817  00000000  00000000  00050dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000014b0  00000000  00000000  001325e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00133a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001630 	.word	0x08001630

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001630 	.word	0x08001630

080001c8 <MSI_Overclock>:


}


void MSI_Overclock(void){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0

	//
	//Change MSI speed
	//
	uint8_t MSIRANGE_400khz =0b0010;
 80001ce:	2302      	movs	r3, #2
 80001d0:	71fb      	strb	r3, [r7, #7]
	uint8_t MSIRANGE_4Mhz =0b0110;
 80001d2:	2306      	movs	r3, #6
 80001d4:	71bb      	strb	r3, [r7, #6]
	uint8_t MSIRANGE_32Mhz = 0b1010;
 80001d6:	230a      	movs	r3, #10
 80001d8:	717b      	strb	r3, [r7, #5]
	  if (RCC->CR & 0b1) { //if MSI clock is in RDY state
 80001da:	4b2b      	ldr	r3, [pc, #172]	; (8000288 <MSI_Overclock+0xc0>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	f003 0301 	and.w	r3, r3, #1
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d013      	beq.n	800020e <MSI_Overclock+0x46>
		  RCC->CR &= ~(0b1111 << 4); //clear MSI freq select register
 80001e6:	4b28      	ldr	r3, [pc, #160]	; (8000288 <MSI_Overclock+0xc0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a27      	ldr	r2, [pc, #156]	; (8000288 <MSI_Overclock+0xc0>)
 80001ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001f0:	6013      	str	r3, [r2, #0]
		  RCC->CR |= (MSIRANGE_32Mhz << 4); //set it to desired Frequency
 80001f2:	4b25      	ldr	r3, [pc, #148]	; (8000288 <MSI_Overclock+0xc0>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	797a      	ldrb	r2, [r7, #5]
 80001f8:	0112      	lsls	r2, r2, #4
 80001fa:	4611      	mov	r1, r2
 80001fc:	4a22      	ldr	r2, [pc, #136]	; (8000288 <MSI_Overclock+0xc0>)
 80001fe:	430b      	orrs	r3, r1
 8000200:	6013      	str	r3, [r2, #0]
		  RCC->CR |= (0b1 << 3); //enable MSI frequency selection
 8000202:	4b21      	ldr	r3, [pc, #132]	; (8000288 <MSI_Overclock+0xc0>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a20      	ldr	r2, [pc, #128]	; (8000288 <MSI_Overclock+0xc0>)
 8000208:	f043 0308 	orr.w	r3, r3, #8
 800020c:	6013      	str	r3, [r2, #0]
	  }


	//Output MSI on MCO (Pin A8)
	  RCC->CFGR |= 0b100<<28; //prescale MCO by 16
 800020e:	4b1e      	ldr	r3, [pc, #120]	; (8000288 <MSI_Overclock+0xc0>)
 8000210:	689b      	ldr	r3, [r3, #8]
 8000212:	4a1d      	ldr	r2, [pc, #116]	; (8000288 <MSI_Overclock+0xc0>)
 8000214:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000218:	6093      	str	r3, [r2, #8]
	  RCC->CFGR |= 0b0001<<24; //SYSCLOCK on MCO
 800021a:	4b1b      	ldr	r3, [pc, #108]	; (8000288 <MSI_Overclock+0xc0>)
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	4a1a      	ldr	r2, [pc, #104]	; (8000288 <MSI_Overclock+0xc0>)
 8000220:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000224:	6093      	str	r3, [r2, #8]
	  //RCC->CFGR & RCC_CFGR_SWS //system clock status register (read which clock is sysclock)
	  RCC->CFGR &= ~(0b11); //system clock switch (select which clock is sysclock)
 8000226:	4b18      	ldr	r3, [pc, #96]	; (8000288 <MSI_Overclock+0xc0>)
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <MSI_Overclock+0xc0>)
 800022c:	f023 0303 	bic.w	r3, r3, #3
 8000230:	6093      	str	r3, [r2, #8]

	  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000232:	4b15      	ldr	r3, [pc, #84]	; (8000288 <MSI_Overclock+0xc0>)
 8000234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000236:	4a14      	ldr	r2, [pc, #80]	; (8000288 <MSI_Overclock+0xc0>)
 8000238:	f043 0301 	orr.w	r3, r3, #1
 800023c:	64d3      	str	r3, [r2, #76]	; 0x4c
	  GPIOA->MODER &= ~(0b11<<(8*2)); //set port A8 to AF mode
 800023e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000248:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800024c:	6013      	str	r3, [r2, #0]
	  GPIOA->MODER |= 0b10<<(8*2); //set port A8 to AF mode
 800024e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800025c:	6013      	str	r3, [r2, #0]
	  GPIOA->AFR[0] &= ~(0b1111 << 0); //Clear AF select reg
 800025e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000262:	6a1b      	ldr	r3, [r3, #32]
 8000264:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000268:	f023 030f 	bic.w	r3, r3, #15
 800026c:	6213      	str	r3, [r2, #32]
	  GPIOA->AFR[0] |= (0b0000 << 0); //Port A8 to AFR 0
 800026e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000272:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000276:	6a1b      	ldr	r3, [r3, #32]
 8000278:	6213      	str	r3, [r2, #32]

}
 800027a:	bf00      	nop
 800027c:	370c      	adds	r7, #12
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40021000 	.word	0x40021000

0800028c <main>:




int main(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b084      	sub	sp, #16
 8000290:	af00      	add	r7, sp, #0
	HAL_Init();
 8000292:	f000 f9f6 	bl	8000682 <HAL_Init>
	SystemClock_Config();
 8000296:	f000 f839 	bl	800030c <SystemClock_Config>
	MSI_Overclock();
 800029a:	f7ff ff95 	bl	80001c8 <MSI_Overclock>


	USART_init();
 800029e:	f000 f8e1 	bl	8000464 <USART_init>
	USART_cmd("[40m"); //set text background to black
 80002a2:	4816      	ldr	r0, [pc, #88]	; (80002fc <main+0x70>)
 80002a4:	f000 f986 	bl	80005b4 <USART_cmd>
	USART_clear();
 80002a8:	f000 f9ae 	bl	8000608 <USART_clear>




	int i, z;
	i = 0;
 80002ac:	2300      	movs	r3, #0
 80002ae:	607b      	str	r3, [r7, #4]
	z= 4;
 80002b0:	2304      	movs	r3, #4
 80002b2:	603b      	str	r3, [r7, #0]

	while (1)
	{
		for (int i =0; i<16; i++){
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	e015      	b.n	80002e6 <main+0x5a>
			USART_print("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
 80002ba:	4811      	ldr	r0, [pc, #68]	; (8000300 <main+0x74>)
 80002bc:	f000 f952 	bl	8000564 <USART_print>
			USART_cmd("[H"); //set text background to black
 80002c0:	4810      	ldr	r0, [pc, #64]	; (8000304 <main+0x78>)
 80002c2:	f000 f977 	bl	80005b4 <USART_cmd>
			for (int z=0; z<i; z++){
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
 80002ca:	e005      	b.n	80002d8 <main+0x4c>
				USART_cmd("[1B"); //set text background to black
 80002cc:	480e      	ldr	r0, [pc, #56]	; (8000308 <main+0x7c>)
 80002ce:	f000 f971 	bl	80005b4 <USART_cmd>
			for (int z=0; z<i; z++){
 80002d2:	68bb      	ldr	r3, [r7, #8]
 80002d4:	3301      	adds	r3, #1
 80002d6:	60bb      	str	r3, [r7, #8]
 80002d8:	68ba      	ldr	r2, [r7, #8]
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	429a      	cmp	r2, r3
 80002de:	dbf5      	blt.n	80002cc <main+0x40>
		for (int i =0; i<16; i++){
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	3301      	adds	r3, #1
 80002e4:	60fb      	str	r3, [r7, #12]
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	2b0f      	cmp	r3, #15
 80002ea:	dde6      	ble.n	80002ba <main+0x2e>
			}
		}
		HAL_Delay(5000);
 80002ec:	f241 3088 	movw	r0, #5000	; 0x1388
 80002f0:	f000 fa3c 	bl	800076c <HAL_Delay>
		USART_clear();
 80002f4:	f000 f988 	bl	8000608 <USART_clear>
		for (int i =0; i<16; i++){
 80002f8:	e7dc      	b.n	80002b4 <main+0x28>
 80002fa:	bf00      	nop
 80002fc:	08001658 	.word	0x08001658
 8000300:	08001660 	.word	0x08001660
 8000304:	080016b4 	.word	0x080016b4
 8000308:	08001654 	.word	0x08001654

0800030c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b096      	sub	sp, #88	; 0x58
 8000310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000312:	f107 0314 	add.w	r3, r7, #20
 8000316:	2244      	movs	r2, #68	; 0x44
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f001 f95c 	bl	80015d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000320:	463b      	mov	r3, r7
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800032e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000332:	f000 fb33 	bl	800099c <HAL_PWREx_ControlVoltageScaling>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800033c:	f000 f82c 	bl	8000398 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000340:	2310      	movs	r3, #16
 8000342:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000344:	2301      	movs	r3, #1
 8000346:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000348:	2300      	movs	r3, #0
 800034a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800034c:	2360      	movs	r3, #96	; 0x60
 800034e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000350:	2300      	movs	r3, #0
 8000352:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000354:	f107 0314 	add.w	r3, r7, #20
 8000358:	4618      	mov	r0, r3
 800035a:	f000 fb75 	bl	8000a48 <HAL_RCC_OscConfig>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000364:	f000 f818 	bl	8000398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000368:	230f      	movs	r3, #15
 800036a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800036c:	2300      	movs	r3, #0
 800036e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000370:	2300      	movs	r3, #0
 8000372:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800037c:	463b      	mov	r3, r7
 800037e:	2100      	movs	r1, #0
 8000380:	4618      	mov	r0, r3
 8000382:	f000 ff3d 	bl	8001200 <HAL_RCC_ClockConfig>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800038c:	f000 f804 	bl	8000398 <Error_Handler>
  }
}
 8000390:	bf00      	nop
 8000392:	3758      	adds	r7, #88	; 0x58
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}

08000398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800039c:	b672      	cpsid	i
}
 800039e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <Error_Handler+0x8>
	...

080003a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003aa:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <HAL_MspInit+0x44>)
 80003ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003ae:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <HAL_MspInit+0x44>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6613      	str	r3, [r2, #96]	; 0x60
 80003b6:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <HAL_MspInit+0x44>)
 80003b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <HAL_MspInit+0x44>)
 80003c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003c6:	4a08      	ldr	r2, [pc, #32]	; (80003e8 <HAL_MspInit+0x44>)
 80003c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003cc:	6593      	str	r3, [r2, #88]	; 0x58
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <HAL_MspInit+0x44>)
 80003d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003da:	bf00      	nop
 80003dc:	370c      	adds	r7, #12
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000

080003ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003f0:	e7fe      	b.n	80003f0 <NMI_Handler+0x4>

080003f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <HardFault_Handler+0x4>

080003f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <MemManage_Handler+0x4>

080003fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000402:	e7fe      	b.n	8000402 <BusFault_Handler+0x4>

08000404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000408:	e7fe      	b.n	8000408 <UsageFault_Handler+0x4>

0800040a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr

08000418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr

08000426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr

08000434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000438:	f000 f978 	bl	800072c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}

08000440 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <SystemInit+0x20>)
 8000446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800044a:	4a05      	ldr	r2, [pc, #20]	; (8000460 <SystemInit+0x20>)
 800044c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000450:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <USART_init>:
#define BAUD_RATE 460800




void USART_init(void){
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
	// configure GPIO pins for USART2 (PA2, PA3) follow order of configuring registers
	// AFR, OTYPER, PUPDR, OSPEEDR, MODDER otherwise a glitch is created on the output pin
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 8000468:	4b3b      	ldr	r3, [pc, #236]	; (8000558 <USART_init+0xf4>)
 800046a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800046c:	4a3a      	ldr	r2, [pc, #232]	; (8000558 <USART_init+0xf4>)
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	64d3      	str	r3, [r2, #76]	; 0x4c
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);		// mask AF selection
 8000474:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000478:	6a1b      	ldr	r3, [r3, #32]
 800047a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800047e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000482:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((7 << GPIO_AFRL_AFSEL2_Pos ) |				// select USART2 (AF7)
 8000484:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000488:	6a1b      	ldr	r3, [r3, #32]
 800048a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800048e:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000492:	6213      	str	r3, [r2, #32]
				   (7 << GPIO_AFRL_AFSEL3_Pos)); 		  	  	// for PA2 and PA3
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);		// push-pull output for PA2, PA3
 8000494:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000498:	685b      	ldr	r3, [r3, #4]
 800049a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800049e:	f023 030c 	bic.w	r3, r3, #12
 80004a2:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);		// no pull ups on PA2, PA3
 80004a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004a8:	68db      	ldr	r3, [r3, #12]
 80004aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004b2:	60d3      	str	r3, [r2, #12]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED2); GPIOA->OSPEEDR |= 0b10<<4;	// high speed
 80004b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004b8:	689b      	ldr	r3, [r3, #8]
 80004ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80004c2:	6093      	str	r3, [r2, #8]
 80004c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004c8:	689b      	ldr	r3, [r3, #8]
 80004ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004ce:	f043 0320 	orr.w	r3, r3, #32
 80004d2:	6093      	str	r3, [r2, #8]
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);		// enable alternate function
 80004d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004e2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);    // for PA2 and PA3
 80004e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004ee:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80004f2:	6013      	str	r3, [r2, #0]

	// Configure USART2 connected to the debugger virtual COM port
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;			// enable USART by turning on system clock
 80004f4:	4b18      	ldr	r3, [pc, #96]	; (8000558 <USART_init+0xf4>)
 80004f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004f8:	4a17      	ldr	r2, [pc, #92]	; (8000558 <USART_init+0xf4>)
 80004fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004fe:	6593      	str	r3, [r2, #88]	; 0x58
	USART2->CR1 &= ~(USART_CR1_M1 | USART_CR1_M0);	//set data to 8 bits
 8000500:	4b16      	ldr	r3, [pc, #88]	; (800055c <USART_init+0xf8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a15      	ldr	r2, [pc, #84]	; (800055c <USART_init+0xf8>)
 8000506:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 800050a:	6013      	str	r3, [r2, #0]
	USART2->BRR = F_CLK / BAUD_RATE;						// baudrate for 115200
 800050c:	4b13      	ldr	r3, [pc, #76]	; (800055c <USART_init+0xf8>)
 800050e:	2245      	movs	r2, #69	; 0x45
 8000510:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= USART_CR1_UE;						// enable USART
 8000512:	4b12      	ldr	r3, [pc, #72]	; (800055c <USART_init+0xf8>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a11      	ldr	r2, [pc, #68]	; (800055c <USART_init+0xf8>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6013      	str	r3, [r2, #0]
	USART2->CR1 |= (USART_CR1_TE | USART_CR1_RE);		// enable transmit and receive for USART
 800051e:	4b0f      	ldr	r3, [pc, #60]	; (800055c <USART_init+0xf8>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a0e      	ldr	r2, [pc, #56]	; (800055c <USART_init+0xf8>)
 8000524:	f043 030c 	orr.w	r3, r3, #12
 8000528:	6013      	str	r3, [r2, #0]

	// enable interrupts for USART2 receive
	USART2->CR1 |= USART_CR1_RXNEIE;					// enable RXNE interrupt on USART2
 800052a:	4b0c      	ldr	r3, [pc, #48]	; (800055c <USART_init+0xf8>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a0b      	ldr	r2, [pc, #44]	; (800055c <USART_init+0xf8>)
 8000530:	f043 0320 	orr.w	r3, r3, #32
 8000534:	6013      	str	r3, [r2, #0]
	USART2->ISR &= ~(USART_ISR_RXNE);					// clear interrupt flagwhile (message[i] != 0)
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <USART_init+0xf8>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	4a08      	ldr	r2, [pc, #32]	; (800055c <USART_init+0xf8>)
 800053c:	f023 0320 	bic.w	r3, r3, #32
 8000540:	61d3      	str	r3, [r2, #28]

	NVIC->ISER[1] = (1 << (USART2_IRQn & 0x1F));		// enable USART2 ISR
 8000542:	4b07      	ldr	r3, [pc, #28]	; (8000560 <USART_init+0xfc>)
 8000544:	2240      	movs	r2, #64	; 0x40
 8000546:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000548:	b662      	cpsie	i
}
 800054a:	bf00      	nop
	__enable_irq();
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40021000 	.word	0x40021000
 800055c:	40004400 	.word	0x40004400
 8000560:	e000e100 	.word	0xe000e100

08000564 <USART_print>:

void USART_print(const char* message) {
 8000564:	b480      	push	{r7}
 8000566:	b085      	sub	sp, #20
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for(i=0; message[i] != 0; i++){				// check for terminating NULL character
 800056c:	2300      	movs	r3, #0
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	e010      	b.n	8000594 <USART_print+0x30>
		while(!(USART2->ISR & USART_ISR_TXE));	// wait for transmit buffer to be empty
 8000572:	bf00      	nop
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <USART_print+0x4c>)
 8000576:	69db      	ldr	r3, [r3, #28]
 8000578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800057c:	2b00      	cmp	r3, #0
 800057e:	d0f9      	beq.n	8000574 <USART_print+0x10>
		USART2->TDR = message[i];				// transmit character to USART
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	4413      	add	r3, r2
 8000586:	781a      	ldrb	r2, [r3, #0]
 8000588:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <USART_print+0x4c>)
 800058a:	b292      	uxth	r2, r2
 800058c:	851a      	strh	r2, [r3, #40]	; 0x28
	for(i=0; message[i] != 0; i++){				// check for terminating NULL character
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	3301      	adds	r3, #1
 8000592:	73fb      	strb	r3, [r7, #15]
 8000594:	7bfb      	ldrb	r3, [r7, #15]
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	4413      	add	r3, r2
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1e8      	bne.n	8000572 <USART_print+0xe>
	}
}
 80005a0:	bf00      	nop
 80005a2:	bf00      	nop
 80005a4:	3714      	adds	r7, #20
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40004400 	.word	0x40004400

080005b4 <USART_cmd>:

void USART_YX(int line, int column) {
	USART_printf("\x1B[%d;%dH", line, column);  // move cursor to top left
}

void USART_cmd(const char* message) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	uint8_t i;
	USART_print("\x1B");
 80005bc:	4810      	ldr	r0, [pc, #64]	; (8000600 <USART_cmd+0x4c>)
 80005be:	f7ff ffd1 	bl	8000564 <USART_print>
	for(i=0; message[i] != 0; i++){				// check for terminating NULL character
 80005c2:	2300      	movs	r3, #0
 80005c4:	73fb      	strb	r3, [r7, #15]
 80005c6:	e010      	b.n	80005ea <USART_cmd+0x36>
		while(!(USART2->ISR & USART_ISR_TXE));	// wait for transmit buffer to be empty
 80005c8:	bf00      	nop
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <USART_cmd+0x50>)
 80005cc:	69db      	ldr	r3, [r3, #28]
 80005ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0f9      	beq.n	80005ca <USART_cmd+0x16>
		USART2->TDR = message[i];				// transmit character to USART
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	4413      	add	r3, r2
 80005dc:	781a      	ldrb	r2, [r3, #0]
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <USART_cmd+0x50>)
 80005e0:	b292      	uxth	r2, r2
 80005e2:	851a      	strh	r2, [r3, #40]	; 0x28
	for(i=0; message[i] != 0; i++){				// check for terminating NULL character
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	3301      	adds	r3, #1
 80005e8:	73fb      	strb	r3, [r7, #15]
 80005ea:	7bfb      	ldrb	r3, [r7, #15]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	4413      	add	r3, r2
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d1e8      	bne.n	80005c8 <USART_cmd+0x14>
	}
}
 80005f6:	bf00      	nop
 80005f8:	bf00      	nop
 80005fa:	3710      	adds	r7, #16
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	080016e0 	.word	0x080016e0
 8000604:	40004400 	.word	0x40004400

08000608 <USART_clear>:
void USART_putchar(const char c){
	while(!(USART2->ISR & USART_ISR_TXE));	// wait for transmit buffer to be empty
	USART2->TDR = c;				// transmit character to USART
}

void USART_clear(){
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	USART_print("\x1B[2J"); // clear screen
 800060c:	4805      	ldr	r0, [pc, #20]	; (8000624 <USART_clear+0x1c>)
 800060e:	f7ff ffa9 	bl	8000564 <USART_print>
	USART_print("\x1B[0m"); // clear attributes
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <USART_clear+0x20>)
 8000614:	f7ff ffa6 	bl	8000564 <USART_print>
	USART_print("\x1B[H");  // move cursor to top left
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <USART_clear+0x24>)
 800061a:	f7ff ffa3 	bl	8000564 <USART_print>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	080016e4 	.word	0x080016e4
 8000628:	080016ec 	.word	0x080016ec
 800062c:	080016f4 	.word	0x080016f4

08000630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000668 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000634:	f7ff ff04 	bl	8000440 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000638:	480c      	ldr	r0, [pc, #48]	; (800066c <LoopForever+0x6>)
  ldr r1, =_edata
 800063a:	490d      	ldr	r1, [pc, #52]	; (8000670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800063c:	4a0d      	ldr	r2, [pc, #52]	; (8000674 <LoopForever+0xe>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000640:	e002      	b.n	8000648 <LoopCopyDataInit>

08000642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000646:	3304      	adds	r3, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800064c:	d3f9      	bcc.n	8000642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064e:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000650:	4c0a      	ldr	r4, [pc, #40]	; (800067c <LoopForever+0x16>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000654:	e001      	b.n	800065a <LoopFillZerobss>

08000656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000658:	3204      	adds	r2, #4

0800065a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800065c:	d3fb      	bcc.n	8000656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800065e:	f000 ffc3 	bl	80015e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000662:	f7ff fe13 	bl	800028c <main>

08000666 <LoopForever>:

LoopForever:
    b LoopForever
 8000666:	e7fe      	b.n	8000666 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000668:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000670:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000674:	08001740 	.word	0x08001740
  ldr r2, =_sbss
 8000678:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800067c:	2000002c 	.word	0x2000002c

08000680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC1_2_IRQHandler>

08000682 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000682:	b580      	push	{r7, lr}
 8000684:	b082      	sub	sp, #8
 8000686:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000688:	2300      	movs	r3, #0
 800068a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068c:	2003      	movs	r0, #3
 800068e:	f000 f943 	bl	8000918 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000692:	200f      	movs	r0, #15
 8000694:	f000 f80e 	bl	80006b4 <HAL_InitTick>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d002      	beq.n	80006a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800069e:	2301      	movs	r3, #1
 80006a0:	71fb      	strb	r3, [r7, #7]
 80006a2:	e001      	b.n	80006a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006a4:	f7ff fe7e 	bl	80003a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006a8:	79fb      	ldrb	r3, [r7, #7]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006bc:	2300      	movs	r3, #0
 80006be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <HAL_InitTick+0x6c>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d023      	beq.n	8000710 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80006c8:	4b16      	ldr	r3, [pc, #88]	; (8000724 <HAL_InitTick+0x70>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	4b14      	ldr	r3, [pc, #80]	; (8000720 <HAL_InitTick+0x6c>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006da:	fbb2 f3f3 	udiv	r3, r2, r3
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 f941 	bl	8000966 <HAL_SYSTICK_Config>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d10f      	bne.n	800070a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b0f      	cmp	r3, #15
 80006ee:	d809      	bhi.n	8000704 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f0:	2200      	movs	r2, #0
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	f04f 30ff 	mov.w	r0, #4294967295
 80006f8:	f000 f919 	bl	800092e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006fc:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <HAL_InitTick+0x74>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6013      	str	r3, [r2, #0]
 8000702:	e007      	b.n	8000714 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000704:	2301      	movs	r3, #1
 8000706:	73fb      	strb	r3, [r7, #15]
 8000708:	e004      	b.n	8000714 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800070a:	2301      	movs	r3, #1
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	e001      	b.n	8000714 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000710:	2301      	movs	r3, #1
 8000712:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000714:	7bfb      	ldrb	r3, [r7, #15]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000008 	.word	0x20000008
 8000724:	20000000 	.word	0x20000000
 8000728:	20000004 	.word	0x20000004

0800072c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <HAL_IncTick+0x20>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	461a      	mov	r2, r3
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_IncTick+0x24>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4413      	add	r3, r2
 800073c:	4a04      	ldr	r2, [pc, #16]	; (8000750 <HAL_IncTick+0x24>)
 800073e:	6013      	str	r3, [r2, #0]
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000008 	.word	0x20000008
 8000750:	20000028 	.word	0x20000028

08000754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return uwTick;
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <HAL_GetTick+0x14>)
 800075a:	681b      	ldr	r3, [r3, #0]
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	20000028 	.word	0x20000028

0800076c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000774:	f7ff ffee 	bl	8000754 <HAL_GetTick>
 8000778:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000784:	d005      	beq.n	8000792 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000786:	4b0a      	ldr	r3, [pc, #40]	; (80007b0 <HAL_Delay+0x44>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	461a      	mov	r2, r3
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	4413      	add	r3, r2
 8000790:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000792:	bf00      	nop
 8000794:	f7ff ffde 	bl	8000754 <HAL_GetTick>
 8000798:	4602      	mov	r2, r0
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d8f7      	bhi.n	8000794 <HAL_Delay+0x28>
  {
  }
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000008 	.word	0x20000008

080007b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b085      	sub	sp, #20
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f003 0307 	and.w	r3, r3, #7
 80007c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <__NVIC_SetPriorityGrouping+0x44>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007d0:	4013      	ands	r3, r2
 80007d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007e6:	4a04      	ldr	r2, [pc, #16]	; (80007f8 <__NVIC_SetPriorityGrouping+0x44>)
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	60d3      	str	r3, [r2, #12]
}
 80007ec:	bf00      	nop
 80007ee:	3714      	adds	r7, #20
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000800:	4b04      	ldr	r3, [pc, #16]	; (8000814 <__NVIC_GetPriorityGrouping+0x18>)
 8000802:	68db      	ldr	r3, [r3, #12]
 8000804:	0a1b      	lsrs	r3, r3, #8
 8000806:	f003 0307 	and.w	r3, r3, #7
}
 800080a:	4618      	mov	r0, r3
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	2b00      	cmp	r3, #0
 800082a:	db0a      	blt.n	8000842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	b2da      	uxtb	r2, r3
 8000830:	490c      	ldr	r1, [pc, #48]	; (8000864 <__NVIC_SetPriority+0x4c>)
 8000832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000836:	0112      	lsls	r2, r2, #4
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	440b      	add	r3, r1
 800083c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000840:	e00a      	b.n	8000858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4908      	ldr	r1, [pc, #32]	; (8000868 <__NVIC_SetPriority+0x50>)
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	f003 030f 	and.w	r3, r3, #15
 800084e:	3b04      	subs	r3, #4
 8000850:	0112      	lsls	r2, r2, #4
 8000852:	b2d2      	uxtb	r2, r2
 8000854:	440b      	add	r3, r1
 8000856:	761a      	strb	r2, [r3, #24]
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	e000e100 	.word	0xe000e100
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800086c:	b480      	push	{r7}
 800086e:	b089      	sub	sp, #36	; 0x24
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000880:	69fb      	ldr	r3, [r7, #28]
 8000882:	f1c3 0307 	rsb	r3, r3, #7
 8000886:	2b04      	cmp	r3, #4
 8000888:	bf28      	it	cs
 800088a:	2304      	movcs	r3, #4
 800088c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3304      	adds	r3, #4
 8000892:	2b06      	cmp	r3, #6
 8000894:	d902      	bls.n	800089c <NVIC_EncodePriority+0x30>
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3b03      	subs	r3, #3
 800089a:	e000      	b.n	800089e <NVIC_EncodePriority+0x32>
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a0:	f04f 32ff 	mov.w	r2, #4294967295
 80008a4:	69bb      	ldr	r3, [r7, #24]
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	43da      	mvns	r2, r3
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	401a      	ands	r2, r3
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b4:	f04f 31ff 	mov.w	r1, #4294967295
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa01 f303 	lsl.w	r3, r1, r3
 80008be:	43d9      	mvns	r1, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	4313      	orrs	r3, r2
         );
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3724      	adds	r7, #36	; 0x24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3b01      	subs	r3, #1
 80008e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008e4:	d301      	bcc.n	80008ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008e6:	2301      	movs	r3, #1
 80008e8:	e00f      	b.n	800090a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ea:	4a0a      	ldr	r2, [pc, #40]	; (8000914 <SysTick_Config+0x40>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008f2:	210f      	movs	r1, #15
 80008f4:	f04f 30ff 	mov.w	r0, #4294967295
 80008f8:	f7ff ff8e 	bl	8000818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008fc:	4b05      	ldr	r3, [pc, #20]	; (8000914 <SysTick_Config+0x40>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000902:	4b04      	ldr	r3, [pc, #16]	; (8000914 <SysTick_Config+0x40>)
 8000904:	2207      	movs	r2, #7
 8000906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000908:	2300      	movs	r3, #0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	e000e010 	.word	0xe000e010

08000918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff47 	bl	80007b4 <__NVIC_SetPriorityGrouping>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b086      	sub	sp, #24
 8000932:	af00      	add	r7, sp, #0
 8000934:	4603      	mov	r3, r0
 8000936:	60b9      	str	r1, [r7, #8]
 8000938:	607a      	str	r2, [r7, #4]
 800093a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000940:	f7ff ff5c 	bl	80007fc <__NVIC_GetPriorityGrouping>
 8000944:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	6978      	ldr	r0, [r7, #20]
 800094c:	f7ff ff8e 	bl	800086c <NVIC_EncodePriority>
 8000950:	4602      	mov	r2, r0
 8000952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000956:	4611      	mov	r1, r2
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff5d 	bl	8000818 <__NVIC_SetPriority>
}
 800095e:	bf00      	nop
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ffb0 	bl	80008d4 <SysTick_Config>
 8000974:	4603      	mov	r3, r0
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000984:	4b04      	ldr	r3, [pc, #16]	; (8000998 <HAL_PWREx_GetVoltageRange+0x18>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800098c:	4618      	mov	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40007000 	.word	0x40007000

0800099c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009aa:	d130      	bne.n	8000a0e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80009ac:	4b23      	ldr	r3, [pc, #140]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80009b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009b8:	d038      	beq.n	8000a2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ba:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80009c2:	4a1e      	ldr	r2, [pc, #120]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80009ca:	4b1d      	ldr	r3, [pc, #116]	; (8000a40 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2232      	movs	r2, #50	; 0x32
 80009d0:	fb02 f303 	mul.w	r3, r2, r3
 80009d4:	4a1b      	ldr	r2, [pc, #108]	; (8000a44 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80009d6:	fba2 2303 	umull	r2, r3, r2, r3
 80009da:	0c9b      	lsrs	r3, r3, #18
 80009dc:	3301      	adds	r3, #1
 80009de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009e0:	e002      	b.n	80009e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3b01      	subs	r3, #1
 80009e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009e8:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009ea:	695b      	ldr	r3, [r3, #20]
 80009ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009f4:	d102      	bne.n	80009fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d1f2      	bne.n	80009e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009fe:	695b      	ldr	r3, [r3, #20]
 8000a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a08:	d110      	bne.n	8000a2c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	e00f      	b.n	8000a2e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a0e:	4b0b      	ldr	r3, [pc, #44]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000a16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a1a:	d007      	beq.n	8000a2c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000a24:	4a05      	ldr	r2, [pc, #20]	; (8000a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a2a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40007000 	.word	0x40007000
 8000a40:	20000000 	.word	0x20000000
 8000a44:	431bde83 	.word	0x431bde83

08000a48 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d101      	bne.n	8000a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e3ca      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a5a:	4b97      	ldr	r3, [pc, #604]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	f003 030c 	and.w	r3, r3, #12
 8000a62:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a64:	4b94      	ldr	r3, [pc, #592]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	f003 0303 	and.w	r3, r3, #3
 8000a6c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f003 0310 	and.w	r3, r3, #16
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f000 80e4 	beq.w	8000c44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a7c:	69bb      	ldr	r3, [r7, #24]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d007      	beq.n	8000a92 <HAL_RCC_OscConfig+0x4a>
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	2b0c      	cmp	r3, #12
 8000a86:	f040 808b 	bne.w	8000ba0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	f040 8087 	bne.w	8000ba0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a92:	4b89      	ldr	r3, [pc, #548]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d005      	beq.n	8000aaa <HAL_RCC_OscConfig+0x62>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e3a2      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6a1a      	ldr	r2, [r3, #32]
 8000aae:	4b82      	ldr	r3, [pc, #520]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d004      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x7c>
 8000aba:	4b7f      	ldr	r3, [pc, #508]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ac2:	e005      	b.n	8000ad0 <HAL_RCC_OscConfig+0x88>
 8000ac4:	4b7c      	ldr	r3, [pc, #496]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000aca:	091b      	lsrs	r3, r3, #4
 8000acc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d223      	bcs.n	8000b1c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6a1b      	ldr	r3, [r3, #32]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 fd1d 	bl	8001518 <RCC_SetFlashLatencyFromMSIRange>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	e383      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ae8:	4b73      	ldr	r3, [pc, #460]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a72      	ldr	r2, [pc, #456]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000aee:	f043 0308 	orr.w	r3, r3, #8
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	4b70      	ldr	r3, [pc, #448]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6a1b      	ldr	r3, [r3, #32]
 8000b00:	496d      	ldr	r1, [pc, #436]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b02:	4313      	orrs	r3, r2
 8000b04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b06:	4b6c      	ldr	r3, [pc, #432]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	021b      	lsls	r3, r3, #8
 8000b14:	4968      	ldr	r1, [pc, #416]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b16:	4313      	orrs	r3, r2
 8000b18:	604b      	str	r3, [r1, #4]
 8000b1a:	e025      	b.n	8000b68 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b1c:	4b66      	ldr	r3, [pc, #408]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a65      	ldr	r2, [pc, #404]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b22:	f043 0308 	orr.w	r3, r3, #8
 8000b26:	6013      	str	r3, [r2, #0]
 8000b28:	4b63      	ldr	r3, [pc, #396]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	4960      	ldr	r1, [pc, #384]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b36:	4313      	orrs	r3, r2
 8000b38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b3a:	4b5f      	ldr	r3, [pc, #380]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	021b      	lsls	r3, r3, #8
 8000b48:	495b      	ldr	r1, [pc, #364]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d109      	bne.n	8000b68 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	6a1b      	ldr	r3, [r3, #32]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 fcdd 	bl	8001518 <RCC_SetFlashLatencyFromMSIRange>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e343      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b68:	f000 fc4a 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	4b52      	ldr	r3, [pc, #328]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	091b      	lsrs	r3, r3, #4
 8000b74:	f003 030f 	and.w	r3, r3, #15
 8000b78:	4950      	ldr	r1, [pc, #320]	; (8000cbc <HAL_RCC_OscConfig+0x274>)
 8000b7a:	5ccb      	ldrb	r3, [r1, r3]
 8000b7c:	f003 031f 	and.w	r3, r3, #31
 8000b80:	fa22 f303 	lsr.w	r3, r2, r3
 8000b84:	4a4e      	ldr	r2, [pc, #312]	; (8000cc0 <HAL_RCC_OscConfig+0x278>)
 8000b86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000b88:	4b4e      	ldr	r3, [pc, #312]	; (8000cc4 <HAL_RCC_OscConfig+0x27c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff fd91 	bl	80006b4 <HAL_InitTick>
 8000b92:	4603      	mov	r3, r0
 8000b94:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d052      	beq.n	8000c42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000b9c:	7bfb      	ldrb	r3, [r7, #15]
 8000b9e:	e327      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d032      	beq.n	8000c0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ba8:	4b43      	ldr	r3, [pc, #268]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a42      	ldr	r2, [pc, #264]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000bae:	f043 0301 	orr.w	r3, r3, #1
 8000bb2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000bb4:	f7ff fdce 	bl	8000754 <HAL_GetTick>
 8000bb8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000bba:	e008      	b.n	8000bce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bbc:	f7ff fdca 	bl	8000754 <HAL_GetTick>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	d901      	bls.n	8000bce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	e310      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000bce:	4b3a      	ldr	r3, [pc, #232]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d0f0      	beq.n	8000bbc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bda:	4b37      	ldr	r3, [pc, #220]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a36      	ldr	r2, [pc, #216]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000be0:	f043 0308 	orr.w	r3, r3, #8
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	4b34      	ldr	r3, [pc, #208]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6a1b      	ldr	r3, [r3, #32]
 8000bf2:	4931      	ldr	r1, [pc, #196]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bf8:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	69db      	ldr	r3, [r3, #28]
 8000c04:	021b      	lsls	r3, r3, #8
 8000c06:	492c      	ldr	r1, [pc, #176]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	604b      	str	r3, [r1, #4]
 8000c0c:	e01a      	b.n	8000c44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c0e:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a29      	ldr	r2, [pc, #164]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c14:	f023 0301 	bic.w	r3, r3, #1
 8000c18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c1a:	f7ff fd9b 	bl	8000754 <HAL_GetTick>
 8000c1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c20:	e008      	b.n	8000c34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c22:	f7ff fd97 	bl	8000754 <HAL_GetTick>
 8000c26:	4602      	mov	r2, r0
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d901      	bls.n	8000c34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000c30:	2303      	movs	r3, #3
 8000c32:	e2dd      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c34:	4b20      	ldr	r3, [pc, #128]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f003 0302 	and.w	r3, r3, #2
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d1f0      	bne.n	8000c22 <HAL_RCC_OscConfig+0x1da>
 8000c40:	e000      	b.n	8000c44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d074      	beq.n	8000d3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	2b08      	cmp	r3, #8
 8000c54:	d005      	beq.n	8000c62 <HAL_RCC_OscConfig+0x21a>
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	2b0c      	cmp	r3, #12
 8000c5a:	d10e      	bne.n	8000c7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d10b      	bne.n	8000c7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d064      	beq.n	8000d38 <HAL_RCC_OscConfig+0x2f0>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d160      	bne.n	8000d38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e2ba      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c82:	d106      	bne.n	8000c92 <HAL_RCC_OscConfig+0x24a>
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a0b      	ldr	r2, [pc, #44]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c8e:	6013      	str	r3, [r2, #0]
 8000c90:	e026      	b.n	8000ce0 <HAL_RCC_OscConfig+0x298>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c9a:	d115      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x280>
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a05      	ldr	r2, [pc, #20]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000ca2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]
 8000ca8:	4b03      	ldr	r3, [pc, #12]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a02      	ldr	r2, [pc, #8]	; (8000cb8 <HAL_RCC_OscConfig+0x270>)
 8000cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	e014      	b.n	8000ce0 <HAL_RCC_OscConfig+0x298>
 8000cb6:	bf00      	nop
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	080016f8 	.word	0x080016f8
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	20000004 	.word	0x20000004
 8000cc8:	4ba0      	ldr	r3, [pc, #640]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a9f      	ldr	r2, [pc, #636]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b9d      	ldr	r3, [pc, #628]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a9c      	ldr	r2, [pc, #624]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d013      	beq.n	8000d10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce8:	f7ff fd34 	bl	8000754 <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf0:	f7ff fd30 	bl	8000754 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b64      	cmp	r3, #100	; 0x64
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e276      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d02:	4b92      	ldr	r3, [pc, #584]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f0      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x2a8>
 8000d0e:	e014      	b.n	8000d3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d10:	f7ff fd20 	bl	8000754 <HAL_GetTick>
 8000d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d16:	e008      	b.n	8000d2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d18:	f7ff fd1c 	bl	8000754 <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b64      	cmp	r3, #100	; 0x64
 8000d24:	d901      	bls.n	8000d2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000d26:	2303      	movs	r3, #3
 8000d28:	e262      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d2a:	4b88      	ldr	r3, [pc, #544]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f0      	bne.n	8000d18 <HAL_RCC_OscConfig+0x2d0>
 8000d36:	e000      	b.n	8000d3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d060      	beq.n	8000e08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	2b04      	cmp	r3, #4
 8000d4a:	d005      	beq.n	8000d58 <HAL_RCC_OscConfig+0x310>
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	2b0c      	cmp	r3, #12
 8000d50:	d119      	bne.n	8000d86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d116      	bne.n	8000d86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d58:	4b7c      	ldr	r3, [pc, #496]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d005      	beq.n	8000d70 <HAL_RCC_OscConfig+0x328>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e23f      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d70:	4b76      	ldr	r3, [pc, #472]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	691b      	ldr	r3, [r3, #16]
 8000d7c:	061b      	lsls	r3, r3, #24
 8000d7e:	4973      	ldr	r1, [pc, #460]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d80:	4313      	orrs	r3, r2
 8000d82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d84:	e040      	b.n	8000e08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d023      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d8e:	4b6f      	ldr	r3, [pc, #444]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a6e      	ldr	r2, [pc, #440]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d9a:	f7ff fcdb 	bl	8000754 <HAL_GetTick>
 8000d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000da0:	e008      	b.n	8000db4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000da2:	f7ff fcd7 	bl	8000754 <HAL_GetTick>
 8000da6:	4602      	mov	r2, r0
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d901      	bls.n	8000db4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000db0:	2303      	movs	r3, #3
 8000db2:	e21d      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000db4:	4b65      	ldr	r3, [pc, #404]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d0f0      	beq.n	8000da2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dc0:	4b62      	ldr	r3, [pc, #392]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	061b      	lsls	r3, r3, #24
 8000dce:	495f      	ldr	r1, [pc, #380]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	604b      	str	r3, [r1, #4]
 8000dd4:	e018      	b.n	8000e08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dd6:	4b5d      	ldr	r3, [pc, #372]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a5c      	ldr	r2, [pc, #368]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de2:	f7ff fcb7 	bl	8000754 <HAL_GetTick>
 8000de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000de8:	e008      	b.n	8000dfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dea:	f7ff fcb3 	bl	8000754 <HAL_GetTick>
 8000dee:	4602      	mov	r2, r0
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d901      	bls.n	8000dfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	e1f9      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dfc:	4b53      	ldr	r3, [pc, #332]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f0      	bne.n	8000dea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d03c      	beq.n	8000e8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d01c      	beq.n	8000e56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e1c:	4b4b      	ldr	r3, [pc, #300]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e22:	4a4a      	ldr	r2, [pc, #296]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e2c:	f7ff fc92 	bl	8000754 <HAL_GetTick>
 8000e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e34:	f7ff fc8e 	bl	8000754 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e1d4      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e46:	4b41      	ldr	r3, [pc, #260]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0ef      	beq.n	8000e34 <HAL_RCC_OscConfig+0x3ec>
 8000e54:	e01b      	b.n	8000e8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e56:	4b3d      	ldr	r3, [pc, #244]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e5c:	4a3b      	ldr	r2, [pc, #236]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e5e:	f023 0301 	bic.w	r3, r3, #1
 8000e62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e66:	f7ff fc75 	bl	8000754 <HAL_GetTick>
 8000e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e6c:	e008      	b.n	8000e80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e6e:	f7ff fc71 	bl	8000754 <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d901      	bls.n	8000e80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e1b7      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e80:	4b32      	ldr	r3, [pc, #200]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e86:	f003 0302 	and.w	r3, r3, #2
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1ef      	bne.n	8000e6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 80a6 	beq.w	8000fe8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ea0:	4b2a      	ldr	r3, [pc, #168]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d10d      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eac:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000eb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb6:	6593      	str	r3, [r2, #88]	; 0x58
 8000eb8:	4b24      	ldr	r3, [pc, #144]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ec8:	4b21      	ldr	r3, [pc, #132]	; (8000f50 <HAL_RCC_OscConfig+0x508>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d118      	bne.n	8000f06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ed4:	4b1e      	ldr	r3, [pc, #120]	; (8000f50 <HAL_RCC_OscConfig+0x508>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a1d      	ldr	r2, [pc, #116]	; (8000f50 <HAL_RCC_OscConfig+0x508>)
 8000eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ede:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fc38 	bl	8000754 <HAL_GetTick>
 8000ee4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ee6:	e008      	b.n	8000efa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ee8:	f7ff fc34 	bl	8000754 <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e17a      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000efa:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <HAL_RCC_OscConfig+0x508>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d0f0      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d108      	bne.n	8000f20 <HAL_RCC_OscConfig+0x4d8>
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f14:	4a0d      	ldr	r2, [pc, #52]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f1e:	e029      	b.n	8000f74 <HAL_RCC_OscConfig+0x52c>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	2b05      	cmp	r3, #5
 8000f26:	d115      	bne.n	8000f54 <HAL_RCC_OscConfig+0x50c>
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f2e:	4a07      	ldr	r2, [pc, #28]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f38:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f3e:	4a03      	ldr	r2, [pc, #12]	; (8000f4c <HAL_RCC_OscConfig+0x504>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f48:	e014      	b.n	8000f74 <HAL_RCC_OscConfig+0x52c>
 8000f4a:	bf00      	nop
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	40007000 	.word	0x40007000
 8000f54:	4b9c      	ldr	r3, [pc, #624]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f5a:	4a9b      	ldr	r2, [pc, #620]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000f5c:	f023 0301 	bic.w	r3, r3, #1
 8000f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f64:	4b98      	ldr	r3, [pc, #608]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f6a:	4a97      	ldr	r2, [pc, #604]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000f6c:	f023 0304 	bic.w	r3, r3, #4
 8000f70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d016      	beq.n	8000faa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f7c:	f7ff fbea 	bl	8000754 <HAL_GetTick>
 8000f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f82:	e00a      	b.n	8000f9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f84:	f7ff fbe6 	bl	8000754 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d901      	bls.n	8000f9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000f96:	2303      	movs	r3, #3
 8000f98:	e12a      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f9a:	4b8b      	ldr	r3, [pc, #556]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fa0:	f003 0302 	and.w	r3, r3, #2
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d0ed      	beq.n	8000f84 <HAL_RCC_OscConfig+0x53c>
 8000fa8:	e015      	b.n	8000fd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000faa:	f7ff fbd3 	bl	8000754 <HAL_GetTick>
 8000fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fb0:	e00a      	b.n	8000fc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fb2:	f7ff fbcf 	bl	8000754 <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e113      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1ed      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000fd6:	7ffb      	ldrb	r3, [r7, #31]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d105      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fdc:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe0:	4a79      	ldr	r2, [pc, #484]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fe6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f000 80fe 	beq.w	80011ee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	f040 80d0 	bne.w	800119c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000ffc:	4b72      	ldr	r3, [pc, #456]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	f003 0203 	and.w	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800100c:	429a      	cmp	r2, r3
 800100e:	d130      	bne.n	8001072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	3b01      	subs	r3, #1
 800101c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800101e:	429a      	cmp	r2, r3
 8001020:	d127      	bne.n	8001072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800102c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800102e:	429a      	cmp	r2, r3
 8001030:	d11f      	bne.n	8001072 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800103c:	2a07      	cmp	r2, #7
 800103e:	bf14      	ite	ne
 8001040:	2201      	movne	r2, #1
 8001042:	2200      	moveq	r2, #0
 8001044:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001046:	4293      	cmp	r3, r2
 8001048:	d113      	bne.n	8001072 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001054:	085b      	lsrs	r3, r3, #1
 8001056:	3b01      	subs	r3, #1
 8001058:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800105a:	429a      	cmp	r2, r3
 800105c:	d109      	bne.n	8001072 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	3b01      	subs	r3, #1
 800106c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800106e:	429a      	cmp	r2, r3
 8001070:	d06e      	beq.n	8001150 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	2b0c      	cmp	r3, #12
 8001076:	d069      	beq.n	800114c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001078:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d105      	bne.n	8001090 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001084:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e0ad      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001094:	4b4c      	ldr	r3, [pc, #304]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800109a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800109e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010a0:	f7ff fb58 	bl	8000754 <HAL_GetTick>
 80010a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010a6:	e008      	b.n	80010ba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010a8:	f7ff fb54 	bl	8000754 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e09a      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010ba:	4b43      	ldr	r3, [pc, #268]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f0      	bne.n	80010a8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010c6:	4b40      	ldr	r3, [pc, #256]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	4b40      	ldr	r3, [pc, #256]	; (80011cc <HAL_RCC_OscConfig+0x784>)
 80010cc:	4013      	ands	r3, r2
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80010d6:	3a01      	subs	r2, #1
 80010d8:	0112      	lsls	r2, r2, #4
 80010da:	4311      	orrs	r1, r2
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80010e0:	0212      	lsls	r2, r2, #8
 80010e2:	4311      	orrs	r1, r2
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80010e8:	0852      	lsrs	r2, r2, #1
 80010ea:	3a01      	subs	r2, #1
 80010ec:	0552      	lsls	r2, r2, #21
 80010ee:	4311      	orrs	r1, r2
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80010f4:	0852      	lsrs	r2, r2, #1
 80010f6:	3a01      	subs	r2, #1
 80010f8:	0652      	lsls	r2, r2, #25
 80010fa:	4311      	orrs	r1, r2
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001100:	0912      	lsrs	r2, r2, #4
 8001102:	0452      	lsls	r2, r2, #17
 8001104:	430a      	orrs	r2, r1
 8001106:	4930      	ldr	r1, [pc, #192]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001108:	4313      	orrs	r3, r2
 800110a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800110c:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a2d      	ldr	r2, [pc, #180]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001116:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001118:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	4a2a      	ldr	r2, [pc, #168]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800111e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001122:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001124:	f7ff fb16 	bl	8000754 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800112c:	f7ff fb12 	bl	8000754 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e058      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0f0      	beq.n	800112c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800114a:	e050      	b.n	80011ee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e04f      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001150:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d148      	bne.n	80011ee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800115c:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a19      	ldr	r2, [pc, #100]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001166:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001168:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	4a16      	ldr	r2, [pc, #88]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 800116e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001172:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001174:	f7ff faee 	bl	8000754 <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117c:	f7ff faea 	bl	8000754 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e030      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d0f0      	beq.n	800117c <HAL_RCC_OscConfig+0x734>
 800119a:	e028      	b.n	80011ee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	2b0c      	cmp	r3, #12
 80011a0:	d023      	beq.n	80011ea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <HAL_RCC_OscConfig+0x780>)
 80011a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ae:	f7ff fad1 	bl	8000754 <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011b4:	e00c      	b.n	80011d0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011b6:	f7ff facd 	bl	8000754 <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d905      	bls.n	80011d0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e013      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
 80011c8:	40021000 	.word	0x40021000
 80011cc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_RCC_OscConfig+0x7b0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1ec      	bne.n	80011b6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_RCC_OscConfig+0x7b0>)
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	4905      	ldr	r1, [pc, #20]	; (80011f8 <HAL_RCC_OscConfig+0x7b0>)
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <HAL_RCC_OscConfig+0x7b4>)
 80011e4:	4013      	ands	r3, r2
 80011e6:	60cb      	str	r3, [r1, #12]
 80011e8:	e001      	b.n	80011ee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e000      	b.n	80011f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3720      	adds	r7, #32
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40021000 	.word	0x40021000
 80011fc:	feeefffc 	.word	0xfeeefffc

08001200 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0e7      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001214:	4b75      	ldr	r3, [pc, #468]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	429a      	cmp	r2, r3
 8001220:	d910      	bls.n	8001244 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001222:	4b72      	ldr	r3, [pc, #456]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 0207 	bic.w	r2, r3, #7
 800122a:	4970      	ldr	r1, [pc, #448]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	4313      	orrs	r3, r2
 8001230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001232:	4b6e      	ldr	r3, [pc, #440]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d001      	beq.n	8001244 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e0cf      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d010      	beq.n	8001272 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689a      	ldr	r2, [r3, #8]
 8001254:	4b66      	ldr	r3, [pc, #408]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800125c:	429a      	cmp	r2, r3
 800125e:	d908      	bls.n	8001272 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001260:	4b63      	ldr	r3, [pc, #396]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	4960      	ldr	r1, [pc, #384]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 800126e:	4313      	orrs	r3, r2
 8001270:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d04c      	beq.n	8001318 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b03      	cmp	r3, #3
 8001284:	d107      	bne.n	8001296 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001286:	4b5a      	ldr	r3, [pc, #360]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d121      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e0a6      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b02      	cmp	r3, #2
 800129c:	d107      	bne.n	80012ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800129e:	4b54      	ldr	r3, [pc, #336]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d115      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e09a      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d107      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012b6:	4b4e      	ldr	r3, [pc, #312]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d109      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e08e      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012c6:	4b4a      	ldr	r3, [pc, #296]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e086      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012d6:	4b46      	ldr	r3, [pc, #280]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f023 0203 	bic.w	r2, r3, #3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4943      	ldr	r1, [pc, #268]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012e8:	f7ff fa34 	bl	8000754 <HAL_GetTick>
 80012ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ee:	e00a      	b.n	8001306 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f0:	f7ff fa30 	bl	8000754 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e06e      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001306:	4b3a      	ldr	r3, [pc, #232]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 020c 	and.w	r2, r3, #12
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	429a      	cmp	r2, r3
 8001316:	d1eb      	bne.n	80012f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d010      	beq.n	8001346 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689a      	ldr	r2, [r3, #8]
 8001328:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001330:	429a      	cmp	r2, r3
 8001332:	d208      	bcs.n	8001346 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001334:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	492b      	ldr	r1, [pc, #172]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001342:	4313      	orrs	r3, r2
 8001344:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001346:	4b29      	ldr	r3, [pc, #164]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	429a      	cmp	r2, r3
 8001352:	d210      	bcs.n	8001376 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001354:	4b25      	ldr	r3, [pc, #148]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f023 0207 	bic.w	r2, r3, #7
 800135c:	4923      	ldr	r1, [pc, #140]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	4313      	orrs	r3, r2
 8001362:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001364:	4b21      	ldr	r3, [pc, #132]	; (80013ec <HAL_RCC_ClockConfig+0x1ec>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0307 	and.w	r3, r3, #7
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	429a      	cmp	r2, r3
 8001370:	d001      	beq.n	8001376 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e036      	b.n	80013e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	2b00      	cmp	r3, #0
 8001380:	d008      	beq.n	8001394 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	4918      	ldr	r1, [pc, #96]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 8001390:	4313      	orrs	r3, r2
 8001392:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 0308 	and.w	r3, r3, #8
 800139c:	2b00      	cmp	r3, #0
 800139e:	d009      	beq.n	80013b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013a0:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4910      	ldr	r1, [pc, #64]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013b4:	f000 f824 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <HAL_RCC_ClockConfig+0x1f0>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	f003 030f 	and.w	r3, r3, #15
 80013c4:	490b      	ldr	r1, [pc, #44]	; (80013f4 <HAL_RCC_ClockConfig+0x1f4>)
 80013c6:	5ccb      	ldrb	r3, [r1, r3]
 80013c8:	f003 031f 	and.w	r3, r3, #31
 80013cc:	fa22 f303 	lsr.w	r3, r2, r3
 80013d0:	4a09      	ldr	r2, [pc, #36]	; (80013f8 <HAL_RCC_ClockConfig+0x1f8>)
 80013d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80013d4:	4b09      	ldr	r3, [pc, #36]	; (80013fc <HAL_RCC_ClockConfig+0x1fc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f96b 	bl	80006b4 <HAL_InitTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80013e2:	7afb      	ldrb	r3, [r7, #11]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40022000 	.word	0x40022000
 80013f0:	40021000 	.word	0x40021000
 80013f4:	080016f8 	.word	0x080016f8
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000004 	.word	0x20000004

08001400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001400:	b480      	push	{r7}
 8001402:	b089      	sub	sp, #36	; 0x24
 8001404:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800140e:	4b3e      	ldr	r3, [pc, #248]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001418:	4b3b      	ldr	r3, [pc, #236]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	f003 0303 	and.w	r3, r3, #3
 8001420:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d005      	beq.n	8001434 <HAL_RCC_GetSysClockFreq+0x34>
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	2b0c      	cmp	r3, #12
 800142c:	d121      	bne.n	8001472 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d11e      	bne.n	8001472 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001434:	4b34      	ldr	r3, [pc, #208]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0308 	and.w	r3, r3, #8
 800143c:	2b00      	cmp	r3, #0
 800143e:	d107      	bne.n	8001450 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001440:	4b31      	ldr	r3, [pc, #196]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 8001442:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001446:	0a1b      	lsrs	r3, r3, #8
 8001448:	f003 030f 	and.w	r3, r3, #15
 800144c:	61fb      	str	r3, [r7, #28]
 800144e:	e005      	b.n	800145c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001450:	4b2d      	ldr	r3, [pc, #180]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	091b      	lsrs	r3, r3, #4
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800145c:	4a2b      	ldr	r2, [pc, #172]	; (800150c <HAL_RCC_GetSysClockFreq+0x10c>)
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001464:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d10d      	bne.n	8001488 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001470:	e00a      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	2b04      	cmp	r3, #4
 8001476:	d102      	bne.n	800147e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001478:	4b25      	ldr	r3, [pc, #148]	; (8001510 <HAL_RCC_GetSysClockFreq+0x110>)
 800147a:	61bb      	str	r3, [r7, #24]
 800147c:	e004      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	2b08      	cmp	r3, #8
 8001482:	d101      	bne.n	8001488 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001484:	4b23      	ldr	r3, [pc, #140]	; (8001514 <HAL_RCC_GetSysClockFreq+0x114>)
 8001486:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	2b0c      	cmp	r3, #12
 800148c:	d134      	bne.n	80014f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	f003 0303 	and.w	r3, r3, #3
 8001496:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d003      	beq.n	80014a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d003      	beq.n	80014ac <HAL_RCC_GetSysClockFreq+0xac>
 80014a4:	e005      	b.n	80014b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	; (8001510 <HAL_RCC_GetSysClockFreq+0x110>)
 80014a8:	617b      	str	r3, [r7, #20]
      break;
 80014aa:	e005      	b.n	80014b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <HAL_RCC_GetSysClockFreq+0x114>)
 80014ae:	617b      	str	r3, [r7, #20]
      break;
 80014b0:	e002      	b.n	80014b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	617b      	str	r3, [r7, #20]
      break;
 80014b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014b8:	4b13      	ldr	r3, [pc, #76]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	091b      	lsrs	r3, r3, #4
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	3301      	adds	r3, #1
 80014c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	fb03 f202 	mul.w	r2, r3, r2
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014de:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <HAL_RCC_GetSysClockFreq+0x108>)
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	0e5b      	lsrs	r3, r3, #25
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	3301      	adds	r3, #1
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80014f8:	69bb      	ldr	r3, [r7, #24]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3724      	adds	r7, #36	; 0x24
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	08001708 	.word	0x08001708
 8001510:	00f42400 	.word	0x00f42400
 8001514:	007a1200 	.word	0x007a1200

08001518 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001520:	2300      	movs	r3, #0
 8001522:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001524:	4b2a      	ldr	r3, [pc, #168]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001530:	f7ff fa26 	bl	8000980 <HAL_PWREx_GetVoltageRange>
 8001534:	6178      	str	r0, [r7, #20]
 8001536:	e014      	b.n	8001562 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001538:	4b25      	ldr	r3, [pc, #148]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800153a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153c:	4a24      	ldr	r2, [pc, #144]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800153e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001542:	6593      	str	r3, [r2, #88]	; 0x58
 8001544:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001550:	f7ff fa16 	bl	8000980 <HAL_PWREx_GetVoltageRange>
 8001554:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001556:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155a:	4a1d      	ldr	r2, [pc, #116]	; (80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800155c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001560:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001568:	d10b      	bne.n	8001582 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b80      	cmp	r3, #128	; 0x80
 800156e:	d919      	bls.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2ba0      	cmp	r3, #160	; 0xa0
 8001574:	d902      	bls.n	800157c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001576:	2302      	movs	r3, #2
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	e013      	b.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800157c:	2301      	movs	r3, #1
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	e010      	b.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b80      	cmp	r3, #128	; 0x80
 8001586:	d902      	bls.n	800158e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001588:	2303      	movs	r3, #3
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	e00a      	b.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b80      	cmp	r3, #128	; 0x80
 8001592:	d102      	bne.n	800159a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001594:	2302      	movs	r3, #2
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	e004      	b.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b70      	cmp	r3, #112	; 0x70
 800159e:	d101      	bne.n	80015a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015a0:	2301      	movs	r3, #1
 80015a2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80015a4:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f023 0207 	bic.w	r2, r3, #7
 80015ac:	4909      	ldr	r1, [pc, #36]	; (80015d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d001      	beq.n	80015c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3718      	adds	r7, #24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40022000 	.word	0x40022000

080015d8 <memset>:
 80015d8:	4402      	add	r2, r0
 80015da:	4603      	mov	r3, r0
 80015dc:	4293      	cmp	r3, r2
 80015de:	d100      	bne.n	80015e2 <memset+0xa>
 80015e0:	4770      	bx	lr
 80015e2:	f803 1b01 	strb.w	r1, [r3], #1
 80015e6:	e7f9      	b.n	80015dc <memset+0x4>

080015e8 <__libc_init_array>:
 80015e8:	b570      	push	{r4, r5, r6, lr}
 80015ea:	4d0d      	ldr	r5, [pc, #52]	; (8001620 <__libc_init_array+0x38>)
 80015ec:	4c0d      	ldr	r4, [pc, #52]	; (8001624 <__libc_init_array+0x3c>)
 80015ee:	1b64      	subs	r4, r4, r5
 80015f0:	10a4      	asrs	r4, r4, #2
 80015f2:	2600      	movs	r6, #0
 80015f4:	42a6      	cmp	r6, r4
 80015f6:	d109      	bne.n	800160c <__libc_init_array+0x24>
 80015f8:	4d0b      	ldr	r5, [pc, #44]	; (8001628 <__libc_init_array+0x40>)
 80015fa:	4c0c      	ldr	r4, [pc, #48]	; (800162c <__libc_init_array+0x44>)
 80015fc:	f000 f818 	bl	8001630 <_init>
 8001600:	1b64      	subs	r4, r4, r5
 8001602:	10a4      	asrs	r4, r4, #2
 8001604:	2600      	movs	r6, #0
 8001606:	42a6      	cmp	r6, r4
 8001608:	d105      	bne.n	8001616 <__libc_init_array+0x2e>
 800160a:	bd70      	pop	{r4, r5, r6, pc}
 800160c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001610:	4798      	blx	r3
 8001612:	3601      	adds	r6, #1
 8001614:	e7ee      	b.n	80015f4 <__libc_init_array+0xc>
 8001616:	f855 3b04 	ldr.w	r3, [r5], #4
 800161a:	4798      	blx	r3
 800161c:	3601      	adds	r6, #1
 800161e:	e7f2      	b.n	8001606 <__libc_init_array+0x1e>
 8001620:	08001738 	.word	0x08001738
 8001624:	08001738 	.word	0x08001738
 8001628:	08001738 	.word	0x08001738
 800162c:	0800173c 	.word	0x0800173c

08001630 <_init>:
 8001630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001632:	bf00      	nop
 8001634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001636:	bc08      	pop	{r3}
 8001638:	469e      	mov	lr, r3
 800163a:	4770      	bx	lr

0800163c <_fini>:
 800163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163e:	bf00      	nop
 8001640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001642:	bc08      	pop	{r3}
 8001644:	469e      	mov	lr, r3
 8001646:	4770      	bx	lr
