{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664030981269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664030981270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 20:19:41 2022 " "Processing started: Sat Sep 24 20:19:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664030981270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1664030981270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Lab -c ALU_Lab --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Lab -c ALU_Lab --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1664030981270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1664030981933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1664030981933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990421 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1664030990421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Lab-a1 " "Found design unit 1: ALU_Lab-a1" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Lab " "Found entity 1: ALU_Lab" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1664030990421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664030990439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1664030990439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1664030990544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Lab ALU_Lab:add_instance " "Elaborating entity \"ALU_Lab\" for hierarchy \"ALU_Lab:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1664030990556 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op ALU_Lab.vhd(130) " "VHDL Process Statement warning at ALU_Lab.vhd(130): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[0\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[1\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[2\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[3\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[4\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[5\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[6\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] ALU_Lab.vhd(130) " "Inferred latch for \"op\[7\]\" at ALU_Lab.vhd(130)" {  } { { "ALU_Lab.vhd" "" { Text "C:/Users/HP/Desktop/Third Sem/EE-214/Experiment/210070094_Lab_06/ALU_Lab/ALU_Lab.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664030990572 "|DUT|ALU_Lab:add_instance"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664030990782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 20:19:50 2022 " "Processing ended: Sat Sep 24 20:19:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664030990782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664030990782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664030990782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1664030990782 ""}
