// Seed: 1613244603
`default_nettype wire `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = id_0;
endmodule
