# SETTINGS ./simusched ej7/lote7.tsk 2 1 2 SchedRR 3 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 1  0 0
CPU 1  1 1
CPU 2  0 0
CPU 2  1 1
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
BLOCK 4  0
# CONTEXT CPU 0 4
CPU 4  1 1
LOAD 5  3
UNBLOCK 5  0
CPU 5  2 0
CPU 5  1 1
CPU 6  2 0
# CONTEXT CPU 1 6
LOAD 7  4
CPU 7  2 0
# CONTEXT CPU 1 7
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 9  3 0
CPU 9  0 1
LOAD 10  5
CPU 10  3 0
CPU 10  0 1
BLOCK 11  3
# CONTEXT CPU 0 11
CPU 11  0 1
UNBLOCK 12  3
# CONTEXT CPU 0 12
CPU 12  0 1
# CONTEXT CPU 0 13
CPU 13  0 1
CPU 14  1 0
# CONTEXT CPU 1 14
CPU 15  1 0
CPU 15  4 1
CPU 16  1 0
CPU 16  4 1
# CONTEXT CPU 0 17
CPU 17  4 1
CPU 18  2 0
CPU 18  4 1
CPU 19  2 0
CPU 19  4 1
BLOCK 20  4
CPU 20  2 0
# CONTEXT CPU 1 20
UNBLOCK 21  4
# CONTEXT CPU 0 21
CPU 21  5 1
CPU 22  3 0
CPU 22  5 1
BLOCK 23  3
# CONTEXT CPU 0 23
CPU 23  5 1
BLOCK 24  5
UNBLOCK 24  3
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
UNBLOCK 25  5
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 26  0 0
# CONTEXT CPU 1 26
BLOCK 27  0
# CONTEXT CPU 0 27
CPU 27  1 1
UNBLOCK 28  0
# CONTEXT CPU 0 28
CPU 28  1 1
# CONTEXT CPU 0 29
CPU 29  1 1
BLOCK 30  1
CPU 30  4 0
# CONTEXT CPU 1 30
BLOCK 31  4
UNBLOCK 31  1
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
UNBLOCK 32  4
CPU 32  3 0
# CONTEXT CPU 1 32
CPU 33  3 0
CPU 33  2 1
CPU 34  3 0
CPU 34  2 1
# CONTEXT CPU 0 35
CPU 35  2 1
# CONTEXT CPU 0 36
CPU 36  2 1
# CONTEXT CPU 0 37
CPU 37  2 1
CPU 38  5 0
# CONTEXT CPU 1 38
CPU 39  5 0
# CONTEXT CPU 1 39
BLOCK 40  5
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
UNBLOCK 41  5
# CONTEXT CPU 0 41
CPU 41  0 1
# CONTEXT CPU 0 42
CPU 42  0 1
CPU 43  1 0
CPU 43  0 1
BLOCK 44  1
BLOCK 44  0
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
UNBLOCK 45  0
UNBLOCK 45  1
CPU 45  4 0
# CONTEXT CPU 1 45
CPU 46  4 0
# CONTEXT CPU 1 46
BLOCK 47  4
# CONTEXT CPU 0 47
CPU 47  3 1
UNBLOCK 48  4
# CONTEXT CPU 0 48
CPU 48  3 1
# CONTEXT CPU 0 49
CPU 49  3 1
CPU 50  2 0
CPU 50  3 1
BLOCK 51  3
CPU 51  2 0
# CONTEXT CPU 1 51
UNBLOCK 52  3
CPU 52  2 0
# CONTEXT CPU 1 52
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 54  1 0
CPU 54  5 1
CPU 55  1 0
CPU 55  5 1
BLOCK 56  5
CPU 56  1 0
# CONTEXT CPU 1 56
UNBLOCK 57  5
# CONTEXT CPU 0 57
CPU 57  0 1
CPU 58  4 0
CPU 58  0 1
CPU 59  4 0
CPU 59  0 1
CPU 60  4 0
CPU 60  0 1
# CONTEXT CPU 0 61
CPU 61  0 1
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 64  3 0
# CONTEXT CPU 1 64
CPU 65  3 0
CPU 65  2 1
BLOCK 66  3
# CONTEXT CPU 0 66
CPU 66  2 1
UNBLOCK 67  3
# CONTEXT CPU 0 67
CPU 67  2 1
# CONTEXT CPU 0 68
CPU 68  2 1
CPU 69  5 0
CPU 69  2 1
CPU 70  5 0
# CONTEXT CPU 1 70
BLOCK 71  5
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
UNBLOCK 72  5
CPU 72  4 0
# CONTEXT CPU 1 72
CPU 73  4 0
CPU 73  1 1
BLOCK 74  4
BLOCK 74  1
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
UNBLOCK 75  1
UNBLOCK 75  4
# CONTEXT CPU 0 75
# CONTEXT CPU 1 75
# CONTEXT CPU 0 76
# CONTEXT CPU 1 76
CPU 77  0 0
CPU 77  3 1
BLOCK 78  3
CPU 78  0 0
# CONTEXT CPU 1 78
UNBLOCK 79  3
CPU 79  0 0
CPU 79  2 1
# CONTEXT CPU 0 80
CPU 80  2 1
CPU 81  5 0
CPU 81  2 1
CPU 82  5 0
CPU 82  2 1
BLOCK 83  5
# CONTEXT CPU 0 83
CPU 83  2 1
UNBLOCK 84  5
CPU 84  4 0
# CONTEXT CPU 1 84
CPU 85  4 0
CPU 85  1 1
CPU 86  4 0
CPU 86  1 1
BLOCK 87  1
# CONTEXT CPU 0 87
# CONTEXT CPU 1 87
UNBLOCK 88  1
# CONTEXT CPU 0 88
# CONTEXT CPU 1 88
# CONTEXT CPU 0 89
# CONTEXT CPU 1 89
CPU 90  3 0
CPU 90  0 1
BLOCK 91  3
# CONTEXT CPU 0 91
CPU 91  0 1
UNBLOCK 92  3
CPU 92  5 0
CPU 92  0 1
CPU 93  5 0
CPU 93  0 1
CPU 94  5 0
CPU 94  0 1
# CONTEXT CPU 0 95
# CONTEXT CPU 1 95
# CONTEXT CPU 0 96
# CONTEXT CPU 1 96
# CONTEXT CPU 0 97
# CONTEXT CPU 1 97
CPU 98  2 0
CPU 98  4 1
CPU 99  2 0
CPU 99  4 1
EXIT 100  2 0
# CONTEXT CPU 0 100
CPU 100  4 1
# CONTEXT CPU 0 101
CPU 101  4 1
# CONTEXT CPU 0 102
CPU 102  4 1
CPU 103  1 0
# CONTEXT CPU 1 103
BLOCK 104  1
# CONTEXT CPU 0 104
# CONTEXT CPU 1 104
UNBLOCK 105  1
CPU 105  5 0
# CONTEXT CPU 1 105
CPU 106  5 0
CPU 106  3 1
CPU 107  5 0
CPU 107  3 1
BLOCK 108  3
# CONTEXT CPU 0 108
# CONTEXT CPU 1 108
UNBLOCK 109  3
# CONTEXT CPU 0 109
CPU 109  4 1
# CONTEXT CPU 0 110
CPU 110  4 1
CPU 111  0 0
CPU 111  4 1
EXIT 112  0 0
BLOCK 112  4
# CONTEXT CPU 0 112
# CONTEXT CPU 1 112
UNBLOCK 113  4
CPU 113  1 0
# CONTEXT CPU 1 113
CPU 114  1 0
# CONTEXT CPU 1 114
CPU 115  1 0
CPU 115  5 1
BLOCK 116  1
BLOCK 116  5
# CONTEXT CPU 0 116
# CONTEXT CPU 1 116
UNBLOCK 117  1
UNBLOCK 117  5
# CONTEXT CPU 0 117
CPU 117  4 1
# CONTEXT CPU 0 118
CPU 118  4 1
EXIT 119  4 1
CPU 119  3 0
# CONTEXT CPU 1 119
CPU 120  3 0
# CONTEXT CPU 1 120
BLOCK 121  3
# CONTEXT CPU 0 121
# CONTEXT CPU 1 121
UNBLOCK 122  3
# CONTEXT CPU 0 122
CPU 122  1 1
# CONTEXT CPU 0 123
CPU 123  1 1
CPU 124  5 0
CPU 124  1 1
BLOCK 125  5
BLOCK 125  1
# CONTEXT CPU 0 125
# CONTEXT CPU 1 125
UNBLOCK 126  1
UNBLOCK 126  5
CPU 126  3 0
# CONTEXT CPU 1 126
BLOCK 127  3
# CONTEXT CPU 0 127
# CONTEXT CPU 1 127
UNBLOCK 128  3
# CONTEXT CPU 0 128
CPU 128  5 1
BLOCK 129  5
# CONTEXT CPU 0 129
# CONTEXT CPU 1 129
CPU 130  1 0
# CONTEXT CPU 1 130
EXIT 131  1 0
# CONTEXT CPU 0 131
# CONTEXT CPU 1 131
# CONTEXT CPU 0 132
CPU 132  3 1
# CONTEXT CPU 0 133
CPU 133  3 1
CPU 134  5 0
CPU 134  3 1
BLOCK 135  5
CPU 135  5 0
CPU 135  3 1
BLOCK 136  5
BLOCK 136  3
UNBLOCK 136  5
CPU 136  5 0
CPU 136  3 1
BLOCK 137  3
UNBLOCK 137  3
CPU 137  5 0
CPU 137  3 1
CPU 138  5 0
CPU 138  3 1
BLOCK 139  5
CPU 139  5 0
CPU 139  3 1
BLOCK 140  5
EXIT 140  3 1
UNBLOCK 140  5
CPU 140  5 0
CPU 140 -1 1
CPU 141  5 0
CPU 141 -1 1
CPU 142  5 0
CPU 142 -1 1
EXIT 143  5 0
CPU 143 -1 0
CPU 143 -1 1
