# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:54 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ula
# -- Compiling architecture comportamental of ula
# End time: 20:35:54 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:54 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_alu
# -- Compiling architecture estimulos of tb_alu
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(29): (vcom-1136) Unknown identifier "largura_dado".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(29): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(29): Type error in range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(30): (vcom-1136) Unknown identifier "largura_dado".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(30): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(30): Type error in range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(32): (vcom-1136) Unknown identifier "largura_dado".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(32): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(32): Type error in range expression.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(34): near "constant": (vcom-1576) expecting ';'.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(37): (vcom-1136) Unknown identifier "saida".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(41): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(46): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(51): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(56): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(61): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(65): VHDL Compiler exiting
# End time: 20:35:54 on May 13,2022, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mini_risc_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd}"
do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:18 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ula
# -- Compiling architecture comportamental of ula
# End time: 20:40:18 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:18 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_alu
# -- Compiling architecture estimulos of tb_alu
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(34): near "constant": (vcom-1576) expecting ';'.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(37): (vcom-1136) Unknown identifier "saida".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(41): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(46): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(51): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(56): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(61): (vcom-1136) Unknown identifier "OFFSET".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd(65): VHDL Compiler exiting
# End time: 20:40:18 on May 13,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mini_risc_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd}"
do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:33 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/ula.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ula
# -- Compiling architecture comportamental of ula
# End time: 20:40:33 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:33 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_alu
# -- Compiling architecture estimulos of tb_alu
# End time: 20:40:33 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_alu
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_alu 
# Start time: 20:40:33 on May 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_alu(estimulos)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ula(comportamental)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/instancia
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/instancia
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/instancia
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/instancia
# WARNING: No extended dataflow license exists
