#include "../bsp.h"
#if defined (XPAR_XCSI2TX_NUM_INSTANCES)

#if (XPAR_XCSI2TX_NUM_INSTANCES >= 1U)
XCsi2TxSs Csi2TxSsInst_0;
#endif
#if (XPAR_XCSI2TX_NUM_INSTANCES >= 2U)
XCsi2TxSs Csi2TxSsInst_1;
#endif
#if (XPAR_XCSI2TX_NUM_INSTANCES >= 3U)
XCsi2TxSs Csi2TxSsInst_2;
#endif
#if (XPAR_XCSI2TX_NUM_INSTANCES >= 4U)
XCsi2TxSs Csi2TxSsInst_3;
#endif

int Csi2TxSs_Init(XCsi2TxSs *InstancePtr, u32 DeviceId)
{
	int Status;
	XCsi2TxSs_Config *ConfigPtr;

	/* Obtain the device configuration for the MIPI CSI2 TX Subsystem */
	ConfigPtr = XCsi2TxSs_LookupConfig(DeviceId);
	if (!ConfigPtr) {
		return XST_FAILURE;
	}

//	ConfigPtr->DataType = 0x24; // RGB888
//	ConfigPtr->DataType = 0x2A; // RAW8
//	ConfigPtr->DataType = 0x2B; // RAW10
//	ConfigPtr->DataType = 0x2C;
//	ConfigPtr->DataType = 0x1E;
	/* Copy the device configuration into the Csi2TxSsInst's Config
	 * structure. */
	Status = XCsi2TxSs_CfgInitialize(InstancePtr, ConfigPtr,
					ConfigPtr->BaseAddr);
	if (Status != XST_SUCCESS) {
		bsp_printf("MIPI CSI2 TX SS config initialization failed.\n\r");
		return XST_FAILURE;
	}

	return XST_SUCCESS;
}

int csi_tx_config(void)
{
	int Status;

	Status = Csi2TxSs_Init(&Csi2TxSsInst_0, XPAR_CSI2TXSS_0_DEVICE_ID);
	if (Status != XST_SUCCESS)
	{
		Xil_Assert(__FILE__, __LINE__);
		return XST_FAILURE;
	}
    XCsi2TxSs_SetClkMode(&Csi2TxSsInst_0, 0);

    Status = XCsi2TxSs_SetLineCountForVC(&Csi2TxSsInst_0, 0, 1080);
    if (Status != XST_SUCCESS)
    {
    	Xil_Assert(__FILE__, __LINE__);
		return Status;
	}
//    Status = XCsi2TxSs_SetLineCountForVC(&Csi2TxSsInst_0, 1, 1080);
//    if (Status != XST_SUCCESS)
//    {
//		Xil_Assert(__FILE__, __LINE__);
//		return Status;
//	}

    Status = XCsi2TxSs_Activate(&Csi2TxSsInst_0, XCSI2TX_ENABLE);
	if (Status != XST_SUCCESS)
	{
		Xil_Assert(__FILE__, __LINE__);
		return XST_FAILURE;
	}

    return XST_SUCCESS;
}

#endif // XPAR_XCSI2TX_NUM_INSTANCES
