
imgtransfer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b00  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00040030  08002cc4  08002cc4  00003cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08042cf4  08042cf4  0004405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08042cf4  08042cf4  00043cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08042cfc  08042cfc  0004405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08042cfc  08042cfc  00043cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08042d00  08042d00  00043d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08042d04  00044000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015b4  2000005c  08042d60  0004405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001610  08042d60  00044610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008020  00000000  00000000  0004408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000158f  00000000  00000000  0004c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0004d640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00020c28  00000000  00000000  0004dd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008db6  00000000  00000000  0006e958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000c84b3  00000000  00000000  0007770e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0013fbc1  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000053e  00000000  00000000  0013fc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001e94  00000000  00000000  00140144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00141fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000005c 	.word	0x2000005c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002cac 	.word	0x08002cac

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000060 	.word	0x20000060
 8000200:	08002cac 	.word	0x08002cac

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <clamp_u8>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static inline uint8_t clamp_u8(int x) {
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  if (x < 0)   return 0;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2b00      	cmp	r3, #0
 800053c:	da01      	bge.n	8000542 <clamp_u8+0x12>
 800053e:	2300      	movs	r3, #0
 8000540:	e006      	b.n	8000550 <clamp_u8+0x20>
  if (x > 255) return 255;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2bff      	cmp	r3, #255	@ 0xff
 8000546:	dd01      	ble.n	800054c <clamp_u8+0x1c>
 8000548:	23ff      	movs	r3, #255	@ 0xff
 800054a:	e001      	b.n	8000550 <clamp_u8+0x20>
  return (uint8_t)x;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	b2db      	uxtb	r3, r3
}
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <image_negative>:

// a) Negative
static void image_negative(const uint8_t* src, uint8_t* dst, size_t n) {
 800055c:	b480      	push	{r7}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	60f8      	str	r0, [r7, #12]
 8000564:	60b9      	str	r1, [r7, #8]
 8000566:	607a      	str	r2, [r7, #4]
  for (size_t i = 0; i < n; ++i) dst[i] = (uint8_t)(255 - src[i]);
 8000568:	2300      	movs	r3, #0
 800056a:	617b      	str	r3, [r7, #20]
 800056c:	e00c      	b.n	8000588 <image_negative+0x2c>
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	4413      	add	r3, r2
 8000574:	781a      	ldrb	r2, [r3, #0]
 8000576:	68b9      	ldr	r1, [r7, #8]
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	440b      	add	r3, r1
 800057c:	43d2      	mvns	r2, r2
 800057e:	b2d2      	uxtb	r2, r2
 8000580:	701a      	strb	r2, [r3, #0]
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	3301      	adds	r3, #1
 8000586:	617b      	str	r3, [r7, #20]
 8000588:	697a      	ldr	r2, [r7, #20]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	429a      	cmp	r2, r3
 800058e:	d3ee      	bcc.n	800056e <image_negative+0x12>
}
 8000590:	bf00      	nop
 8000592:	bf00      	nop
 8000594:	371c      	adds	r7, #28
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <image_threshold>:

// b) Threshold
static void image_threshold(const uint8_t* src, uint8_t* dst, size_t n,
                            uint8_t T, uint8_t lowVal, uint8_t highVal) {
 800059e:	b480      	push	{r7}
 80005a0:	b087      	sub	sp, #28
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	60f8      	str	r0, [r7, #12]
 80005a6:	60b9      	str	r1, [r7, #8]
 80005a8:	607a      	str	r2, [r7, #4]
 80005aa:	70fb      	strb	r3, [r7, #3]
  for (size_t i = 0; i < n; ++i) dst[i] = (src[i] >= T) ? highVal : lowVal;
 80005ac:	2300      	movs	r3, #0
 80005ae:	617b      	str	r3, [r7, #20]
 80005b0:	e012      	b.n	80005d8 <image_threshold+0x3a>
 80005b2:	68fa      	ldr	r2, [r7, #12]
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	4413      	add	r3, r2
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	78fa      	ldrb	r2, [r7, #3]
 80005bc:	429a      	cmp	r2, r3
 80005be:	d802      	bhi.n	80005c6 <image_threshold+0x28>
 80005c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005c4:	e001      	b.n	80005ca <image_threshold+0x2c>
 80005c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005ca:	68b9      	ldr	r1, [r7, #8]
 80005cc:	697a      	ldr	r2, [r7, #20]
 80005ce:	440a      	add	r2, r1
 80005d0:	7013      	strb	r3, [r2, #0]
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	3301      	adds	r3, #1
 80005d6:	617b      	str	r3, [r7, #20]
 80005d8:	697a      	ldr	r2, [r7, #20]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	429a      	cmp	r2, r3
 80005de:	d3e8      	bcc.n	80005b2 <image_threshold+0x14>
}
 80005e0:	bf00      	nop
 80005e2:	bf00      	nop
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
	...

080005f0 <build_gamma_lut>:

// c) Gamma LUT
static void build_gamma_lut(float gamma, uint8_t lut[256]) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b086      	sub	sp, #24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80005fa:	6038      	str	r0, [r7, #0]
  for (int v = 0; v < 256; ++v) {
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	e030      	b.n	8000664 <build_gamma_lut+0x74>
    float x = (float)v / 255.0f;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	ee07 3a90 	vmov	s15, r3
 8000608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800060c:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8000674 <build_gamma_lut+0x84>
 8000610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000614:	edc7 7a04 	vstr	s15, [r7, #16]
    float y = powf(x, gamma);
 8000618:	edd7 0a01 	vldr	s1, [r7, #4]
 800061c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000620:	f001 ff50 	bl	80024c4 <powf>
 8000624:	ed87 0a03 	vstr	s0, [r7, #12]
    int   u = (int)lroundf(y * 255.0f);
 8000628:	edd7 7a03 	vldr	s15, [r7, #12]
 800062c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000674 <build_gamma_lut+0x84>
 8000630:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000634:	eeb0 0a67 	vmov.f32	s0, s15
 8000638:	f001 ffa5 	bl	8002586 <lroundf>
 800063c:	60b8      	str	r0, [r7, #8]
    lut[v] = (uint8_t)((u < 0) ? 0 : (u > 255 ? 255 : u));
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	2b00      	cmp	r3, #0
 8000642:	db07      	blt.n	8000654 <build_gamma_lut+0x64>
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	2bff      	cmp	r3, #255	@ 0xff
 8000648:	dc02      	bgt.n	8000650 <build_gamma_lut+0x60>
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	e002      	b.n	8000656 <build_gamma_lut+0x66>
 8000650:	23ff      	movs	r3, #255	@ 0xff
 8000652:	e000      	b.n	8000656 <build_gamma_lut+0x66>
 8000654:	2300      	movs	r3, #0
 8000656:	697a      	ldr	r2, [r7, #20]
 8000658:	6839      	ldr	r1, [r7, #0]
 800065a:	440a      	add	r2, r1
 800065c:	7013      	strb	r3, [r2, #0]
  for (int v = 0; v < 256; ++v) {
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	3301      	adds	r3, #1
 8000662:	617b      	str	r3, [r7, #20]
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	2bff      	cmp	r3, #255	@ 0xff
 8000668:	ddcb      	ble.n	8000602 <build_gamma_lut+0x12>
  }
}
 800066a:	bf00      	nop
 800066c:	bf00      	nop
 800066e:	3718      	adds	r7, #24
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	437f0000 	.word	0x437f0000

08000678 <image_gamma_lut>:

static void image_gamma_lut(const uint8_t* src, uint8_t* dst, size_t n,
                            const uint8_t lut[256]) {
 8000678:	b480      	push	{r7}
 800067a:	b087      	sub	sp, #28
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
 8000684:	603b      	str	r3, [r7, #0]
  for (size_t i = 0; i < n; ++i) dst[i] = lut[src[i]];
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
 800068a:	e00e      	b.n	80006aa <image_gamma_lut+0x32>
 800068c:	68fa      	ldr	r2, [r7, #12]
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	4413      	add	r3, r2
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	461a      	mov	r2, r3
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	441a      	add	r2, r3
 800069a:	68b9      	ldr	r1, [r7, #8]
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	440b      	add	r3, r1
 80006a0:	7812      	ldrb	r2, [r2, #0]
 80006a2:	701a      	strb	r2, [r3, #0]
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	3301      	adds	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
 80006aa:	697a      	ldr	r2, [r7, #20]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d3ec      	bcc.n	800068c <image_gamma_lut+0x14>
}
 80006b2:	bf00      	nop
 80006b4:	bf00      	nop
 80006b6:	371c      	adds	r7, #28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <image_piecewise_linear>:

// d) Piecewise linear (T altı/üstü ayrı doğrular)
static void image_piecewise_linear(const uint8_t* src, uint8_t* dst, size_t n,
                                   uint8_t T, uint8_t lowMax, uint8_t highMin) {
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b08b      	sub	sp, #44	@ 0x2c
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
 80006cc:	70fb      	strb	r3, [r7, #3]
  float k1 = (T == 0)   ? 0.0f : ((float)lowMax) / (float)T;
 80006ce:	78fb      	ldrb	r3, [r7, #3]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00d      	beq.n	80006f0 <image_piecewise_linear+0x30>
 80006d4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80006d8:	ee07 3a90 	vmov	s15, r3
 80006dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	ee07 3a90 	vmov	s15, r3
 80006e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80006ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006ee:	e001      	b.n	80006f4 <image_piecewise_linear+0x34>
 80006f0:	eddf 7a34 	vldr	s15, [pc, #208]	@ 80007c4 <image_piecewise_linear+0x104>
 80006f4:	edc7 7a08 	vstr	s15, [r7, #32]
  float k2 = (T == 255) ? 0.0f : ((255.0f - (float)highMin) / (255.0f - (float)T));
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2bff      	cmp	r3, #255	@ 0xff
 80006fc:	d015      	beq.n	800072a <image_piecewise_linear+0x6a>
 80006fe:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000702:	ee07 3a90 	vmov	s15, r3
 8000706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800070a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80007c8 <image_piecewise_linear+0x108>
 800070e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000712:	78fb      	ldrb	r3, [r7, #3]
 8000714:	ee07 3a90 	vmov	s15, r3
 8000718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800071c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80007c8 <image_piecewise_linear+0x108>
 8000720:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000728:	e001      	b.n	800072e <image_piecewise_linear+0x6e>
 800072a:	eddf 7a26 	vldr	s15, [pc, #152]	@ 80007c4 <image_piecewise_linear+0x104>
 800072e:	edc7 7a07 	vstr	s15, [r7, #28]
  for (size_t i = 0; i < n; ++i) {
 8000732:	2300      	movs	r3, #0
 8000734:	627b      	str	r3, [r7, #36]	@ 0x24
 8000736:	e03b      	b.n	80007b0 <image_piecewise_linear+0xf0>
    uint8_t x = src[i];
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800073c:	4413      	add	r3, r2
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	76fb      	strb	r3, [r7, #27]
    int y = (x <= T)
          ? (int)lroundf(k1 * (float)x)
          : (int)lroundf((float)highMin + k2 * (float)(x - T));
 8000742:	7efa      	ldrb	r2, [r7, #27]
 8000744:	78fb      	ldrb	r3, [r7, #3]
 8000746:	429a      	cmp	r2, r3
 8000748:	d80e      	bhi.n	8000768 <image_piecewise_linear+0xa8>
          ? (int)lroundf(k1 * (float)x)
 800074a:	7efb      	ldrb	r3, [r7, #27]
 800074c:	ee07 3a90 	vmov	s15, r3
 8000750:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000754:	edd7 7a08 	vldr	s15, [r7, #32]
 8000758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800075c:	eeb0 0a67 	vmov.f32	s0, s15
 8000760:	f001 ff11 	bl	8002586 <lroundf>
 8000764:	4603      	mov	r3, r0
 8000766:	e017      	b.n	8000798 <image_piecewise_linear+0xd8>
          : (int)lroundf((float)highMin + k2 * (float)(x - T));
 8000768:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800076c:	ee07 3a90 	vmov	s15, r3
 8000770:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000774:	7efa      	ldrb	r2, [r7, #27]
 8000776:	78fb      	ldrb	r3, [r7, #3]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	ee07 3a90 	vmov	s15, r3
 800077e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000782:	edd7 7a07 	vldr	s15, [r7, #28]
 8000786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800078a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800078e:	eeb0 0a67 	vmov.f32	s0, s15
 8000792:	f001 fef8 	bl	8002586 <lroundf>
 8000796:	4603      	mov	r3, r0
    int y = (x <= T)
 8000798:	617b      	str	r3, [r7, #20]
    dst[i] = clamp_u8(y);
 800079a:	68ba      	ldr	r2, [r7, #8]
 800079c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079e:	18d4      	adds	r4, r2, r3
 80007a0:	6978      	ldr	r0, [r7, #20]
 80007a2:	f7ff fec5 	bl	8000530 <clamp_u8>
 80007a6:	4603      	mov	r3, r0
 80007a8:	7023      	strb	r3, [r4, #0]
  for (size_t i = 0; i < n; ++i) {
 80007aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ac:	3301      	adds	r3, #1
 80007ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80007b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d3bf      	bcc.n	8000738 <image_piecewise_linear+0x78>
  }
}
 80007b8:	bf00      	nop
 80007ba:	bf00      	nop
 80007bc:	372c      	adds	r7, #44	@ 0x2c
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd90      	pop	{r4, r7, pc}
 80007c2:	bf00      	nop
 80007c4:	00000000 	.word	0x00000000
 80007c8:	437f0000 	.word	0x437f0000

080007cc <run_image_ops>:

// Tek yerden çalıştırma fonksiyonu (OUT_N kadar)
static void run_image_ops(void) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80007d2:	af02      	add	r7, sp, #8
  // Güvenlik: OFFSET + OUT_N, toplam pikselleri aşmasın
  size_t safeN = OUT_N;
 80007d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007d8:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
  if ((size_t)OFFSET + (size_t)OUT_N > (size_t)IMG_PIXELS) {
    safeN = (size_t)IMG_PIXELS - (size_t)OFFSET;
  }

  // Orijinal piksel örneği (Memory Window doğrulama için)
  for (int i = 0; i < 20; i++) first_pixels[i] = IMG[i];
 80007dc:	2300      	movs	r3, #0
 80007de:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
 80007e2:	e00f      	b.n	8000804 <run_image_ops+0x38>
 80007e4:	4a2e      	ldr	r2, [pc, #184]	@ (80008a0 <run_image_ops+0xd4>)
 80007e6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80007ea:	4413      	add	r3, r2
 80007ec:	7819      	ldrb	r1, [r3, #0]
 80007ee:	4a2d      	ldr	r2, [pc, #180]	@ (80008a4 <run_image_ops+0xd8>)
 80007f0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80007f4:	4413      	add	r3, r2
 80007f6:	460a      	mov	r2, r1
 80007f8:	701a      	strb	r2, [r3, #0]
 80007fa:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80007fe:	3301      	adds	r3, #1
 8000800:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
 8000804:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000808:	2b13      	cmp	r3, #19
 800080a:	ddeb      	ble.n	80007e4 <run_image_ops+0x18>

  // Kaynaktan işlem yapılacak dilim
  const uint8_t* SRC = &IMG[OFFSET];
 800080c:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <run_image_ops+0xd4>)
 800080e:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204

  // a) Negative
  image_negative(SRC, (uint8_t*)img_neg, safeN);
 8000812:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000816:	4924      	ldr	r1, [pc, #144]	@ (80008a8 <run_image_ops+0xdc>)
 8000818:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 800081c:	f7ff fe9e 	bl	800055c <image_negative>

  // b) Threshold
  const uint8_t T = 128;                // eşiği istersen değiştir
 8000820:	2380      	movs	r3, #128	@ 0x80
 8000822:	f887 3203 	strb.w	r3, [r7, #515]	@ 0x203
  image_threshold(SRC, (uint8_t*)img_th, safeN, T, 0, 255);
 8000826:	f897 3203 	ldrb.w	r3, [r7, #515]	@ 0x203
 800082a:	22ff      	movs	r2, #255	@ 0xff
 800082c:	9201      	str	r2, [sp, #4]
 800082e:	2200      	movs	r2, #0
 8000830:	9200      	str	r2, [sp, #0]
 8000832:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000836:	491d      	ldr	r1, [pc, #116]	@ (80008ac <run_image_ops+0xe0>)
 8000838:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 800083c:	f7ff feaf 	bl	800059e <image_threshold>

  // c) Gamma (γ=3 ve γ=1/3) LUT ile
  uint8_t lut_g3[256], lut_g13[256];
  build_gamma_lut(3.0f,      lut_g3);
 8000840:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000844:	4618      	mov	r0, r3
 8000846:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800084a:	f7ff fed1 	bl	80005f0 <build_gamma_lut>
  build_gamma_lut(1.0f/3.0f, lut_g13);
 800084e:	463b      	mov	r3, r7
 8000850:	4618      	mov	r0, r3
 8000852:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 80008b0 <run_image_ops+0xe4>
 8000856:	f7ff fecb 	bl	80005f0 <build_gamma_lut>
  image_gamma_lut(SRC, (uint8_t*)img_gam3,  safeN, lut_g3);
 800085a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800085e:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000862:	4914      	ldr	r1, [pc, #80]	@ (80008b4 <run_image_ops+0xe8>)
 8000864:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 8000868:	f7ff ff06 	bl	8000678 <image_gamma_lut>
  image_gamma_lut(SRC, (uint8_t*)img_gam13, safeN, lut_g13);
 800086c:	463b      	mov	r3, r7
 800086e:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000872:	4911      	ldr	r1, [pc, #68]	@ (80008b8 <run_image_ops+0xec>)
 8000874:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 8000878:	f7ff fefe 	bl	8000678 <image_gamma_lut>

  // d) Piecewise linear (b’deki T ile tutarlı)
  // Örnek parametreler: alt aralık [0..T] -> [0..100], üst aralık [T..255] -> [180..255]
  image_piecewise_linear(SRC, (uint8_t*)img_pw, safeN, T, 100, 180);
 800087c:	f897 3203 	ldrb.w	r3, [r7, #515]	@ 0x203
 8000880:	22b4      	movs	r2, #180	@ 0xb4
 8000882:	9201      	str	r2, [sp, #4]
 8000884:	2264      	movs	r2, #100	@ 0x64
 8000886:	9200      	str	r2, [sp, #0]
 8000888:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 800088c:	490b      	ldr	r1, [pc, #44]	@ (80008bc <run_image_ops+0xf0>)
 800088e:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 8000892:	f7ff ff15 	bl	80006c0 <image_piecewise_linear>
}
 8000896:	bf00      	nop
 8000898:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	08002cc4 	.word	0x08002cc4
 80008a4:	200000c0 	.word	0x200000c0
 80008a8:	200000d4 	.word	0x200000d4
 80008ac:	200004d4 	.word	0x200004d4
 80008b0:	3eaaaaab 	.word	0x3eaaaaab
 80008b4:	200008d4 	.word	0x200008d4
 80008b8:	20000cd4 	.word	0x20000cd4
 80008bc:	200010d4 	.word	0x200010d4

080008c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80008c4:	f000 f9f6 	bl	8000cb4 <HAL_Init>
  SystemClock_Config();
 80008c8:	f000 f80c 	bl	80008e4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008cc:	f000 f8a2 	bl	8000a14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008d0:	f000 f876 	bl	80009c0 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  // Tüm dönüşümleri hesapla → Memory Window’dan bakacaksın
  run_image_ops();
 80008d4:	f7ff ff7a 	bl	80007cc <run_image_ops>

  /* Infinite loop */
  while (1)
  {
    // İstersen burada breakpoint koyup buffer’ları izleyebilirsin.
    HAL_Delay(1000);
 80008d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008dc:	f000 fa5c 	bl	8000d98 <HAL_Delay>
 80008e0:	e7fa      	b.n	80008d8 <main+0x18>
	...

080008e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b094      	sub	sp, #80	@ 0x50
 80008e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	2234      	movs	r2, #52	@ 0x34
 80008f0:	2100      	movs	r1, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f001 fdb4 	bl	8002460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f8:	f107 0308 	add.w	r3, r7, #8
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000908:	2300      	movs	r3, #0
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	4b2a      	ldr	r3, [pc, #168]	@ (80009b8 <SystemClock_Config+0xd4>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	4a29      	ldr	r2, [pc, #164]	@ (80009b8 <SystemClock_Config+0xd4>)
 8000912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000916:	6413      	str	r3, [r2, #64]	@ 0x40
 8000918:	4b27      	ldr	r3, [pc, #156]	@ (80009b8 <SystemClock_Config+0xd4>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000924:	2300      	movs	r3, #0
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <SystemClock_Config+0xd8>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000930:	4a22      	ldr	r2, [pc, #136]	@ (80009bc <SystemClock_Config+0xd8>)
 8000932:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000936:	6013      	str	r3, [r2, #0]
 8000938:	4b20      	ldr	r3, [pc, #128]	@ (80009bc <SystemClock_Config+0xd8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000944:	2302      	movs	r3, #2
 8000946:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000948:	2301      	movs	r3, #1
 800094a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094c:	2310      	movs	r3, #16
 800094e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000950:	2302      	movs	r3, #2
 8000952:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000954:	2300      	movs	r3, #0
 8000956:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000958:	2310      	movs	r3, #16
 800095a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800095c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000960:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000962:	2304      	movs	r3, #4
 8000964:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000966:	2302      	movs	r3, #2
 8000968:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800096a:	2302      	movs	r3, #2
 800096c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4618      	mov	r0, r3
 8000974:	f001 f812 	bl	800199c <HAL_RCC_OscConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x9e>
    Error_Handler();
 800097e:	f000 f8b7 	bl	8000af0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	230f      	movs	r3, #15
 8000984:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000986:	2302      	movs	r3, #2
 8000988:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800098e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000998:	f107 0308 	add.w	r3, r7, #8
 800099c:	2102      	movs	r1, #2
 800099e:	4618      	mov	r0, r3
 80009a0:	f000 fcb2 	bl	8001308 <HAL_RCC_ClockConfig>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <SystemClock_Config+0xca>
    Error_Handler();
 80009aa:	f000 f8a1 	bl	8000af0 <Error_Handler>
  }
}
 80009ae:	bf00      	nop
 80009b0:	3750      	adds	r7, #80	@ 0x50
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40007000 	.word	0x40007000

080009c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	@ (8000a10 <MX_USART2_UART_Init+0x50>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009f8:	f001 fa6e 	bl	8001ed8 <HAL_UART_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8000a02:	f000 f875 	bl	8000af0 <Error_Handler>
  }
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000078 	.word	0x20000078
 8000a10:	40004400 	.word	0x40004400

08000a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	@ 0x28
 8000a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	4a2c      	ldr	r2, [pc, #176]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a34:	f043 0304 	orr.w	r3, r3, #4
 8000a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	f003 0304 	and.w	r3, r3, #4
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a25      	ldr	r2, [pc, #148]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	4812      	ldr	r0, [pc, #72]	@ (8000ae8 <MX_GPIO_Init+0xd4>)
 8000aa0:	f000 fc18 	bl	80012d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000aaa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	480c      	ldr	r0, [pc, #48]	@ (8000aec <MX_GPIO_Init+0xd8>)
 8000abc:	f000 fa76 	bl	8000fac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ac0:	2320      	movs	r3, #32
 8000ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <MX_GPIO_Init+0xd4>)
 8000ad8:	f000 fa68 	bl	8000fac <HAL_GPIO_Init>
}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	@ 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020800 	.word	0x40020800

08000af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af4:	b672      	cpsid	i
}
 8000af6:	bf00      	nop
  __disable_irq();
  while (1) { }
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <Error_Handler+0x8>

08000afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	603b      	str	r3, [r7, #0]
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b3a:	2007      	movs	r0, #7
 8000b3c:	f000 fa02 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40023800 	.word	0x40023800

08000b4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <HAL_UART_MspInit+0x84>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d12b      	bne.n	8000bc6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a10      	ldr	r2, [pc, #64]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bb6:	2307      	movs	r3, #7
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <HAL_UART_MspInit+0x8c>)
 8000bc2:	f000 f9f3 	bl	8000fac <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bc6:	bf00      	nop
 8000bc8:	3728      	adds	r7, #40	@ 0x28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40004400 	.word	0x40004400
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020000 	.word	0x40020000

08000bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <NMI_Handler+0x4>

08000be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <HardFault_Handler+0x4>

08000bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <MemManage_Handler+0x4>

08000bf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <BusFault_Handler+0x4>

08000bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <UsageFault_Handler+0x4>

08000c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c32:	f000 f891 	bl	8000d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <SystemInit+0x20>)
 8000c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c46:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <SystemInit+0x20>)
 8000c48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c64:	f7ff ffea 	bl	8000c3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c68:	480c      	ldr	r0, [pc, #48]	@ (8000c9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c6a:	490d      	ldr	r1, [pc, #52]	@ (8000ca0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c80:	4c0a      	ldr	r4, [pc, #40]	@ (8000cac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f001 fbf5 	bl	800247c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c92:	f7ff fe15 	bl	80008c0 <main>
  bx  lr    
 8000c96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ca4:	08042d04 	.word	0x08042d04
  ldr r2, =_sbss
 8000ca8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cac:	20001610 	.word	0x20001610

08000cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC_IRQHandler>
	...

08000cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <HAL_Init+0x40>)
 8000cbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf4 <HAL_Init+0x40>)
 8000cca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	@ (8000cf4 <HAL_Init+0x40>)
 8000cd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 f931 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f000 f808 	bl	8000cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce8:	f7ff ff08 	bl	8000afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023c00 	.word	0x40023c00

08000cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d00:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <HAL_InitTick+0x54>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <HAL_InitTick+0x58>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f93b 	bl	8000f92 <HAL_SYSTICK_Config>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e00e      	b.n	8000d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b0f      	cmp	r3, #15
 8000d2a:	d80a      	bhi.n	8000d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	f04f 30ff 	mov.w	r0, #4294967295
 8000d34:	f000 f911 	bl	8000f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <HAL_InitTick+0x5c>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e000      	b.n	8000d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000000 	.word	0x20000000
 8000d50:	20000008 	.word	0x20000008
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_IncTick+0x20>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	461a      	mov	r2, r3
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <HAL_IncTick+0x24>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4413      	add	r3, r2
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_IncTick+0x24>)
 8000d6a:	6013      	str	r3, [r2, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	200014d4 	.word	0x200014d4

08000d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return uwTick;
 8000d84:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <HAL_GetTick+0x14>)
 8000d86:	681b      	ldr	r3, [r3, #0]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	200014d4 	.word	0x200014d4

08000d98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da0:	f7ff ffee 	bl	8000d80 <HAL_GetTick>
 8000da4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db0:	d005      	beq.n	8000dbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000db2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_Delay+0x44>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dbe:	bf00      	nop
 8000dc0:	f7ff ffde 	bl	8000d80 <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d8f7      	bhi.n	8000dc0 <HAL_Delay+0x28>
  {
  }
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000008 	.word	0x20000008

08000de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e12:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	60d3      	str	r3, [r2, #12]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e2c:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <__NVIC_GetPriorityGrouping+0x18>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	f003 0307 	and.w	r3, r3, #7
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	db0a      	blt.n	8000e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	490c      	ldr	r1, [pc, #48]	@ (8000e90 <__NVIC_SetPriority+0x4c>)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6c:	e00a      	b.n	8000e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4908      	ldr	r1, [pc, #32]	@ (8000e94 <__NVIC_SetPriority+0x50>)
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	3b04      	subs	r3, #4
 8000e7c:	0112      	lsls	r2, r2, #4
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	440b      	add	r3, r1
 8000e82:	761a      	strb	r2, [r3, #24]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000e100 	.word	0xe000e100
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b089      	sub	sp, #36	@ 0x24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f1c3 0307 	rsb	r3, r3, #7
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	bf28      	it	cs
 8000eb6:	2304      	movcs	r3, #4
 8000eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	2b06      	cmp	r3, #6
 8000ec0:	d902      	bls.n	8000ec8 <NVIC_EncodePriority+0x30>
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3b03      	subs	r3, #3
 8000ec6:	e000      	b.n	8000eca <NVIC_EncodePriority+0x32>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	401a      	ands	r2, r3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eea:	43d9      	mvns	r1, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	4313      	orrs	r3, r2
         );
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3724      	adds	r7, #36	@ 0x24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
	...

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f10:	d301      	bcc.n	8000f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00f      	b.n	8000f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <SysTick_Config+0x40>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f1e:	210f      	movs	r1, #15
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f7ff ff8e 	bl	8000e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <SysTick_Config+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2e:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <SysTick_Config+0x40>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff47 	bl	8000de0 <__NVIC_SetPriorityGrouping>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f6c:	f7ff ff5c 	bl	8000e28 <__NVIC_GetPriorityGrouping>
 8000f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	6978      	ldr	r0, [r7, #20]
 8000f78:	f7ff ff8e 	bl	8000e98 <NVIC_EncodePriority>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff5d 	bl	8000e44 <__NVIC_SetPriority>
}
 8000f8a:	bf00      	nop
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffb0 	bl	8000f00 <SysTick_Config>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	e165      	b.n	8001294 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	f040 8154 	bne.w	800128e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0303 	and.w	r3, r3, #3
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d005      	beq.n	8000ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d130      	bne.n	8001060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	2203      	movs	r2, #3
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43db      	mvns	r3, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4013      	ands	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	68da      	ldr	r2, [r3, #12]
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4313      	orrs	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001034:	2201      	movs	r2, #1
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	091b      	lsrs	r3, r3, #4
 800104a:	f003 0201 	and.w	r2, r3, #1
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b03      	cmp	r3, #3
 800106a:	d017      	beq.n	800109c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	2203      	movs	r2, #3
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	689a      	ldr	r2, [r3, #8]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d123      	bne.n	80010f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	08da      	lsrs	r2, r3, #3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3208      	adds	r2, #8
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	220f      	movs	r2, #15
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	08da      	lsrs	r2, r3, #3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3208      	adds	r2, #8
 80010ea:	69b9      	ldr	r1, [r7, #24]
 80010ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0203 	and.w	r2, r3, #3
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 80ae 	beq.w	800128e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b5d      	ldr	r3, [pc, #372]	@ (80012ac <HAL_GPIO_Init+0x300>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113a:	4a5c      	ldr	r2, [pc, #368]	@ (80012ac <HAL_GPIO_Init+0x300>)
 800113c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001140:	6453      	str	r3, [r2, #68]	@ 0x44
 8001142:	4b5a      	ldr	r3, [pc, #360]	@ (80012ac <HAL_GPIO_Init+0x300>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800114e:	4a58      	ldr	r2, [pc, #352]	@ (80012b0 <HAL_GPIO_Init+0x304>)
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	220f      	movs	r2, #15
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4f      	ldr	r2, [pc, #316]	@ (80012b4 <HAL_GPIO_Init+0x308>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d025      	beq.n	80011c6 <HAL_GPIO_Init+0x21a>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4e      	ldr	r2, [pc, #312]	@ (80012b8 <HAL_GPIO_Init+0x30c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d01f      	beq.n	80011c2 <HAL_GPIO_Init+0x216>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a4d      	ldr	r2, [pc, #308]	@ (80012bc <HAL_GPIO_Init+0x310>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d019      	beq.n	80011be <HAL_GPIO_Init+0x212>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a4c      	ldr	r2, [pc, #304]	@ (80012c0 <HAL_GPIO_Init+0x314>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d013      	beq.n	80011ba <HAL_GPIO_Init+0x20e>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a4b      	ldr	r2, [pc, #300]	@ (80012c4 <HAL_GPIO_Init+0x318>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d00d      	beq.n	80011b6 <HAL_GPIO_Init+0x20a>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a4a      	ldr	r2, [pc, #296]	@ (80012c8 <HAL_GPIO_Init+0x31c>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d007      	beq.n	80011b2 <HAL_GPIO_Init+0x206>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a49      	ldr	r2, [pc, #292]	@ (80012cc <HAL_GPIO_Init+0x320>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d101      	bne.n	80011ae <HAL_GPIO_Init+0x202>
 80011aa:	2306      	movs	r3, #6
 80011ac:	e00c      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011ae:	2307      	movs	r3, #7
 80011b0:	e00a      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011b2:	2305      	movs	r3, #5
 80011b4:	e008      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011b6:	2304      	movs	r3, #4
 80011b8:	e006      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011ba:	2303      	movs	r3, #3
 80011bc:	e004      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011be:	2302      	movs	r3, #2
 80011c0:	e002      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <HAL_GPIO_Init+0x21c>
 80011c6:	2300      	movs	r3, #0
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	f002 0203 	and.w	r2, r2, #3
 80011ce:	0092      	lsls	r2, r2, #2
 80011d0:	4093      	lsls	r3, r2
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011d8:	4935      	ldr	r1, [pc, #212]	@ (80012b0 <HAL_GPIO_Init+0x304>)
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	089b      	lsrs	r3, r3, #2
 80011de:	3302      	adds	r3, #2
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011e6:	4b3a      	ldr	r3, [pc, #232]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800120a:	4a31      	ldr	r2, [pc, #196]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001210:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	43db      	mvns	r3, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4013      	ands	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d003      	beq.n	8001234 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001234:	4a26      	ldr	r2, [pc, #152]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800123a:	4b25      	ldr	r3, [pc, #148]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	43db      	mvns	r3, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4013      	ands	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	4313      	orrs	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800125e:	4a1c      	ldr	r2, [pc, #112]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001264:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001288:	4a11      	ldr	r2, [pc, #68]	@ (80012d0 <HAL_GPIO_Init+0x324>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3301      	adds	r3, #1
 8001292:	61fb      	str	r3, [r7, #28]
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	2b0f      	cmp	r3, #15
 8001298:	f67f ae96 	bls.w	8000fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3724      	adds	r7, #36	@ 0x24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40013800 	.word	0x40013800
 80012b4:	40020000 	.word	0x40020000
 80012b8:	40020400 	.word	0x40020400
 80012bc:	40020800 	.word	0x40020800
 80012c0:	40020c00 	.word	0x40020c00
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40021400 	.word	0x40021400
 80012cc:	40021800 	.word	0x40021800
 80012d0:	40013c00 	.word	0x40013c00

080012d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	807b      	strh	r3, [r7, #2]
 80012e0:	4613      	mov	r3, r2
 80012e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e4:	787b      	ldrb	r3, [r7, #1]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ea:	887a      	ldrh	r2, [r7, #2]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012f0:	e003      	b.n	80012fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	041a      	lsls	r2, r3, #16
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	619a      	str	r2, [r3, #24]
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0cc      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800131c:	4b68      	ldr	r3, [pc, #416]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d90c      	bls.n	8001344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132a:	4b65      	ldr	r3, [pc, #404]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001332:	4b63      	ldr	r3, [pc, #396]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d001      	beq.n	8001344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0b8      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d020      	beq.n	8001392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	2b00      	cmp	r3, #0
 800135a:	d005      	beq.n	8001368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800135c:	4b59      	ldr	r3, [pc, #356]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	4a58      	ldr	r2, [pc, #352]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001366:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001374:	4b53      	ldr	r3, [pc, #332]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	4a52      	ldr	r2, [pc, #328]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800137e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001380:	4b50      	ldr	r3, [pc, #320]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	494d      	ldr	r1, [pc, #308]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800138e:	4313      	orrs	r3, r2
 8001390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d044      	beq.n	8001428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b47      	ldr	r3, [pc, #284]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d119      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e07f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d003      	beq.n	80013c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d107      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c6:	4b3f      	ldr	r3, [pc, #252]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d109      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e06f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d6:	4b3b      	ldr	r3, [pc, #236]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e067      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e6:	4b37      	ldr	r3, [pc, #220]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f023 0203 	bic.w	r2, r3, #3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4934      	ldr	r1, [pc, #208]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f8:	f7ff fcc2 	bl	8000d80 <HAL_GetTick>
 80013fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fe:	e00a      	b.n	8001416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001400:	f7ff fcbe 	bl	8000d80 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140e:	4293      	cmp	r3, r2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e04f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	f003 020c 	and.w	r2, r3, #12
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	429a      	cmp	r2, r3
 8001426:	d1eb      	bne.n	8001400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001428:	4b25      	ldr	r3, [pc, #148]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d20c      	bcs.n	8001450 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001436:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800143e:	4b20      	ldr	r3, [pc, #128]	@ (80014c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	d001      	beq.n	8001450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e032      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d008      	beq.n	800146e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800145c:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	4916      	ldr	r1, [pc, #88]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800146a:	4313      	orrs	r3, r2
 800146c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	2b00      	cmp	r3, #0
 8001478:	d009      	beq.n	800148e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800147a:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	490e      	ldr	r1, [pc, #56]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800148e:	f000 f855 	bl	800153c <HAL_RCC_GetSysClockFreq>
 8001492:	4602      	mov	r2, r0
 8001494:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	091b      	lsrs	r3, r3, #4
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	490a      	ldr	r1, [pc, #40]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 80014a0:	5ccb      	ldrb	r3, [r1, r3]
 80014a2:	fa22 f303 	lsr.w	r3, r2, r3
 80014a6:	4a09      	ldr	r2, [pc, #36]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fc22 	bl	8000cf8 <HAL_InitTick>

  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023c00 	.word	0x40023c00
 80014c4:	40023800 	.word	0x40023800
 80014c8:	08042cc4 	.word	0x08042cc4
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000004 	.word	0x20000004

080014d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000000 	.word	0x20000000

080014ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f0:	f7ff fff0 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 80014f4:	4602      	mov	r2, r0
 80014f6:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	0a9b      	lsrs	r3, r3, #10
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	4903      	ldr	r1, [pc, #12]	@ (8001510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001502:	5ccb      	ldrb	r3, [r1, r3]
 8001504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	08042cd4 	.word	0x08042cd4

08001514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001518:	f7ff ffdc 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 800151c:	4602      	mov	r2, r0
 800151e:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	0b5b      	lsrs	r3, r3, #13
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	4903      	ldr	r1, [pc, #12]	@ (8001538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800152a:	5ccb      	ldrb	r3, [r1, r3]
 800152c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40023800 	.word	0x40023800
 8001538:	08042cd4 	.word	0x08042cd4

0800153c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800153c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001540:	b0ae      	sub	sp, #184	@ 0xb8
 8001542:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001544:	2300      	movs	r3, #0
 8001546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001562:	4bcb      	ldr	r3, [pc, #812]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 030c 	and.w	r3, r3, #12
 800156a:	2b0c      	cmp	r3, #12
 800156c:	f200 8206 	bhi.w	800197c <HAL_RCC_GetSysClockFreq+0x440>
 8001570:	a201      	add	r2, pc, #4	@ (adr r2, 8001578 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	080015ad 	.word	0x080015ad
 800157c:	0800197d 	.word	0x0800197d
 8001580:	0800197d 	.word	0x0800197d
 8001584:	0800197d 	.word	0x0800197d
 8001588:	080015b5 	.word	0x080015b5
 800158c:	0800197d 	.word	0x0800197d
 8001590:	0800197d 	.word	0x0800197d
 8001594:	0800197d 	.word	0x0800197d
 8001598:	080015bd 	.word	0x080015bd
 800159c:	0800197d 	.word	0x0800197d
 80015a0:	0800197d 	.word	0x0800197d
 80015a4:	0800197d 	.word	0x0800197d
 80015a8:	080017ad 	.word	0x080017ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015ac:	4bb9      	ldr	r3, [pc, #740]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x358>)
 80015ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015b2:	e1e7      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015b4:	4bb8      	ldr	r3, [pc, #736]	@ (8001898 <HAL_RCC_GetSysClockFreq+0x35c>)
 80015b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015ba:	e1e3      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015bc:	4bb4      	ldr	r3, [pc, #720]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d071      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d4:	4bae      	ldr	r3, [pc, #696]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	099b      	lsrs	r3, r3, #6
 80015da:	2200      	movs	r2, #0
 80015dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015e0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80015e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015f0:	2300      	movs	r3, #0
 80015f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80015fa:	4622      	mov	r2, r4
 80015fc:	462b      	mov	r3, r5
 80015fe:	f04f 0000 	mov.w	r0, #0
 8001602:	f04f 0100 	mov.w	r1, #0
 8001606:	0159      	lsls	r1, r3, #5
 8001608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800160c:	0150      	lsls	r0, r2, #5
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4621      	mov	r1, r4
 8001614:	1a51      	subs	r1, r2, r1
 8001616:	6439      	str	r1, [r7, #64]	@ 0x40
 8001618:	4629      	mov	r1, r5
 800161a:	eb63 0301 	sbc.w	r3, r3, r1
 800161e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800162c:	4649      	mov	r1, r9
 800162e:	018b      	lsls	r3, r1, #6
 8001630:	4641      	mov	r1, r8
 8001632:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001636:	4641      	mov	r1, r8
 8001638:	018a      	lsls	r2, r1, #6
 800163a:	4641      	mov	r1, r8
 800163c:	1a51      	subs	r1, r2, r1
 800163e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001640:	4649      	mov	r1, r9
 8001642:	eb63 0301 	sbc.w	r3, r3, r1
 8001646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001654:	4649      	mov	r1, r9
 8001656:	00cb      	lsls	r3, r1, #3
 8001658:	4641      	mov	r1, r8
 800165a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800165e:	4641      	mov	r1, r8
 8001660:	00ca      	lsls	r2, r1, #3
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	4603      	mov	r3, r0
 8001668:	4622      	mov	r2, r4
 800166a:	189b      	adds	r3, r3, r2
 800166c:	633b      	str	r3, [r7, #48]	@ 0x30
 800166e:	462b      	mov	r3, r5
 8001670:	460a      	mov	r2, r1
 8001672:	eb42 0303 	adc.w	r3, r2, r3
 8001676:	637b      	str	r3, [r7, #52]	@ 0x34
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	f04f 0300 	mov.w	r3, #0
 8001680:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001684:	4629      	mov	r1, r5
 8001686:	024b      	lsls	r3, r1, #9
 8001688:	4621      	mov	r1, r4
 800168a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800168e:	4621      	mov	r1, r4
 8001690:	024a      	lsls	r2, r1, #9
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800169a:	2200      	movs	r2, #0
 800169c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80016a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80016a8:	f7fe fdac 	bl	8000204 <__aeabi_uldivmod>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4613      	mov	r3, r2
 80016b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016b6:	e067      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016b8:	4b75      	ldr	r3, [pc, #468]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	099b      	lsrs	r3, r3, #6
 80016be:	2200      	movs	r2, #0
 80016c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016c4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016d2:	2300      	movs	r3, #0
 80016d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016da:	4622      	mov	r2, r4
 80016dc:	462b      	mov	r3, r5
 80016de:	f04f 0000 	mov.w	r0, #0
 80016e2:	f04f 0100 	mov.w	r1, #0
 80016e6:	0159      	lsls	r1, r3, #5
 80016e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016ec:	0150      	lsls	r0, r2, #5
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4621      	mov	r1, r4
 80016f4:	1a51      	subs	r1, r2, r1
 80016f6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80016f8:	4629      	mov	r1, r5
 80016fa:	eb63 0301 	sbc.w	r3, r3, r1
 80016fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	f04f 0300 	mov.w	r3, #0
 8001708:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800170c:	4649      	mov	r1, r9
 800170e:	018b      	lsls	r3, r1, #6
 8001710:	4641      	mov	r1, r8
 8001712:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001716:	4641      	mov	r1, r8
 8001718:	018a      	lsls	r2, r1, #6
 800171a:	4641      	mov	r1, r8
 800171c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001720:	4649      	mov	r1, r9
 8001722:	eb63 0b01 	sbc.w	fp, r3, r1
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001732:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800173a:	4692      	mov	sl, r2
 800173c:	469b      	mov	fp, r3
 800173e:	4623      	mov	r3, r4
 8001740:	eb1a 0303 	adds.w	r3, sl, r3
 8001744:	623b      	str	r3, [r7, #32]
 8001746:	462b      	mov	r3, r5
 8001748:	eb4b 0303 	adc.w	r3, fp, r3
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	f04f 0300 	mov.w	r3, #0
 8001756:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800175a:	4629      	mov	r1, r5
 800175c:	028b      	lsls	r3, r1, #10
 800175e:	4621      	mov	r1, r4
 8001760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001764:	4621      	mov	r1, r4
 8001766:	028a      	lsls	r2, r1, #10
 8001768:	4610      	mov	r0, r2
 800176a:	4619      	mov	r1, r3
 800176c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001770:	2200      	movs	r2, #0
 8001772:	673b      	str	r3, [r7, #112]	@ 0x70
 8001774:	677a      	str	r2, [r7, #116]	@ 0x74
 8001776:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800177a:	f7fe fd43 	bl	8000204 <__aeabi_uldivmod>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4613      	mov	r3, r2
 8001784:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001788:	4b41      	ldr	r3, [pc, #260]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	0c1b      	lsrs	r3, r3, #16
 800178e:	f003 0303 	and.w	r3, r3, #3
 8001792:	3301      	adds	r3, #1
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800179a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800179e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017aa:	e0eb      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017ac:	4b38      	ldr	r3, [pc, #224]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017b8:	4b35      	ldr	r3, [pc, #212]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d06b      	beq.n	800189c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c4:	4b32      	ldr	r3, [pc, #200]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x354>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	2200      	movs	r2, #0
 80017cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80017d8:	2300      	movs	r3, #0
 80017da:	667b      	str	r3, [r7, #100]	@ 0x64
 80017dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80017e0:	4622      	mov	r2, r4
 80017e2:	462b      	mov	r3, r5
 80017e4:	f04f 0000 	mov.w	r0, #0
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	0159      	lsls	r1, r3, #5
 80017ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017f2:	0150      	lsls	r0, r2, #5
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4621      	mov	r1, r4
 80017fa:	1a51      	subs	r1, r2, r1
 80017fc:	61b9      	str	r1, [r7, #24]
 80017fe:	4629      	mov	r1, r5
 8001800:	eb63 0301 	sbc.w	r3, r3, r1
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001812:	4659      	mov	r1, fp
 8001814:	018b      	lsls	r3, r1, #6
 8001816:	4651      	mov	r1, sl
 8001818:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800181c:	4651      	mov	r1, sl
 800181e:	018a      	lsls	r2, r1, #6
 8001820:	4651      	mov	r1, sl
 8001822:	ebb2 0801 	subs.w	r8, r2, r1
 8001826:	4659      	mov	r1, fp
 8001828:	eb63 0901 	sbc.w	r9, r3, r1
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001838:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800183c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001840:	4690      	mov	r8, r2
 8001842:	4699      	mov	r9, r3
 8001844:	4623      	mov	r3, r4
 8001846:	eb18 0303 	adds.w	r3, r8, r3
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	462b      	mov	r3, r5
 800184e:	eb49 0303 	adc.w	r3, r9, r3
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001860:	4629      	mov	r1, r5
 8001862:	024b      	lsls	r3, r1, #9
 8001864:	4621      	mov	r1, r4
 8001866:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800186a:	4621      	mov	r1, r4
 800186c:	024a      	lsls	r2, r1, #9
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001876:	2200      	movs	r2, #0
 8001878:	65bb      	str	r3, [r7, #88]	@ 0x58
 800187a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800187c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001880:	f7fe fcc0 	bl	8000204 <__aeabi_uldivmod>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4613      	mov	r3, r2
 800188a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800188e:	e065      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x420>
 8001890:	40023800 	.word	0x40023800
 8001894:	00f42400 	.word	0x00f42400
 8001898:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800189c:	4b3d      	ldr	r3, [pc, #244]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x458>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	099b      	lsrs	r3, r3, #6
 80018a2:	2200      	movs	r2, #0
 80018a4:	4618      	mov	r0, r3
 80018a6:	4611      	mov	r1, r2
 80018a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80018ae:	2300      	movs	r3, #0
 80018b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80018b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80018b6:	4642      	mov	r2, r8
 80018b8:	464b      	mov	r3, r9
 80018ba:	f04f 0000 	mov.w	r0, #0
 80018be:	f04f 0100 	mov.w	r1, #0
 80018c2:	0159      	lsls	r1, r3, #5
 80018c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018c8:	0150      	lsls	r0, r2, #5
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4641      	mov	r1, r8
 80018d0:	1a51      	subs	r1, r2, r1
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	4649      	mov	r1, r9
 80018d6:	eb63 0301 	sbc.w	r3, r3, r1
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018e8:	4659      	mov	r1, fp
 80018ea:	018b      	lsls	r3, r1, #6
 80018ec:	4651      	mov	r1, sl
 80018ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018f2:	4651      	mov	r1, sl
 80018f4:	018a      	lsls	r2, r1, #6
 80018f6:	4651      	mov	r1, sl
 80018f8:	1a54      	subs	r4, r2, r1
 80018fa:	4659      	mov	r1, fp
 80018fc:	eb63 0501 	sbc.w	r5, r3, r1
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	00eb      	lsls	r3, r5, #3
 800190a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800190e:	00e2      	lsls	r2, r4, #3
 8001910:	4614      	mov	r4, r2
 8001912:	461d      	mov	r5, r3
 8001914:	4643      	mov	r3, r8
 8001916:	18e3      	adds	r3, r4, r3
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	464b      	mov	r3, r9
 800191c:	eb45 0303 	adc.w	r3, r5, r3
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800192e:	4629      	mov	r1, r5
 8001930:	028b      	lsls	r3, r1, #10
 8001932:	4621      	mov	r1, r4
 8001934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001938:	4621      	mov	r1, r4
 800193a:	028a      	lsls	r2, r1, #10
 800193c:	4610      	mov	r0, r2
 800193e:	4619      	mov	r1, r3
 8001940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001944:	2200      	movs	r2, #0
 8001946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001948:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800194a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800194e:	f7fe fc59 	bl	8000204 <__aeabi_uldivmod>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4613      	mov	r3, r2
 8001958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x458>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	0f1b      	lsrs	r3, r3, #28
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800196a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800196e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001972:	fbb2 f3f3 	udiv	r3, r2, r3
 8001976:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800197a:	e003      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x45c>)
 800197e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001982:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001984:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001988:	4618      	mov	r0, r3
 800198a:	37b8      	adds	r7, #184	@ 0xb8
 800198c:	46bd      	mov	sp, r7
 800198e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001992:	bf00      	nop
 8001994:	40023800 	.word	0x40023800
 8001998:	00f42400 	.word	0x00f42400

0800199c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e28d      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 8083 	beq.w	8001ac2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019bc:	4b94      	ldr	r3, [pc, #592]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 030c 	and.w	r3, r3, #12
 80019c4:	2b04      	cmp	r3, #4
 80019c6:	d019      	beq.n	80019fc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019c8:	4b91      	ldr	r3, [pc, #580]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d106      	bne.n	80019e2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019d4:	4b8e      	ldr	r3, [pc, #568]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019e0:	d00c      	beq.n	80019fc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019e2:	4b8b      	ldr	r3, [pc, #556]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019ea:	2b0c      	cmp	r3, #12
 80019ec:	d112      	bne.n	8001a14 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ee:	4b88      	ldr	r3, [pc, #544]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019fa:	d10b      	bne.n	8001a14 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019fc:	4b84      	ldr	r3, [pc, #528]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d05b      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x124>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d157      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e25a      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a1c:	d106      	bne.n	8001a2c <HAL_RCC_OscConfig+0x90>
 8001a1e:	4b7c      	ldr	r3, [pc, #496]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a7b      	ldr	r2, [pc, #492]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a28:	6013      	str	r3, [r2, #0]
 8001a2a:	e01d      	b.n	8001a68 <HAL_RCC_OscConfig+0xcc>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a34:	d10c      	bne.n	8001a50 <HAL_RCC_OscConfig+0xb4>
 8001a36:	4b76      	ldr	r3, [pc, #472]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a75      	ldr	r2, [pc, #468]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	4b73      	ldr	r3, [pc, #460]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a72      	ldr	r2, [pc, #456]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	e00b      	b.n	8001a68 <HAL_RCC_OscConfig+0xcc>
 8001a50:	4b6f      	ldr	r3, [pc, #444]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a6e      	ldr	r2, [pc, #440]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a6b      	ldr	r2, [pc, #428]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d013      	beq.n	8001a98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a70:	f7ff f986 	bl	8000d80 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a78:	f7ff f982 	bl	8000d80 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b64      	cmp	r3, #100	@ 0x64
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e21f      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a8a:	4b61      	ldr	r3, [pc, #388]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d0f0      	beq.n	8001a78 <HAL_RCC_OscConfig+0xdc>
 8001a96:	e014      	b.n	8001ac2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a98:	f7ff f972 	bl	8000d80 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa0:	f7ff f96e 	bl	8000d80 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b64      	cmp	r3, #100	@ 0x64
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e20b      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab2:	4b57      	ldr	r3, [pc, #348]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d1f0      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x104>
 8001abe:	e000      	b.n	8001ac2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d06f      	beq.n	8001bae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ace:	4b50      	ldr	r3, [pc, #320]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 030c 	and.w	r3, r3, #12
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d017      	beq.n	8001b0a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ada:	4b4d      	ldr	r3, [pc, #308]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ae2:	2b08      	cmp	r3, #8
 8001ae4:	d105      	bne.n	8001af2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00b      	beq.n	8001b0a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001af2:	4b47      	ldr	r3, [pc, #284]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001afa:	2b0c      	cmp	r3, #12
 8001afc:	d11c      	bne.n	8001b38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001afe:	4b44      	ldr	r3, [pc, #272]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d116      	bne.n	8001b38 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0a:	4b41      	ldr	r3, [pc, #260]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d005      	beq.n	8001b22 <HAL_RCC_OscConfig+0x186>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d001      	beq.n	8001b22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e1d3      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b22:	4b3b      	ldr	r3, [pc, #236]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	4937      	ldr	r1, [pc, #220]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b36:	e03a      	b.n	8001bae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d020      	beq.n	8001b82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b40:	4b34      	ldr	r3, [pc, #208]	@ (8001c14 <HAL_RCC_OscConfig+0x278>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b46:	f7ff f91b 	bl	8000d80 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4c:	e008      	b.n	8001b60 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b4e:	f7ff f917 	bl	8000d80 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e1b4      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b60:	4b2b      	ldr	r3, [pc, #172]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d0f0      	beq.n	8001b4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6c:	4b28      	ldr	r3, [pc, #160]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	4925      	ldr	r1, [pc, #148]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]
 8001b80:	e015      	b.n	8001bae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b82:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <HAL_RCC_OscConfig+0x278>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7ff f8fa 	bl	8000d80 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff f8f6 	bl	8000d80 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e193      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0308 	and.w	r3, r3, #8
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d036      	beq.n	8001c28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d016      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc2:	4b15      	ldr	r3, [pc, #84]	@ (8001c18 <HAL_RCC_OscConfig+0x27c>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7ff f8da 	bl	8000d80 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd0:	f7ff f8d6 	bl	8000d80 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e173      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c10 <HAL_RCC_OscConfig+0x274>)
 8001be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x234>
 8001bee:	e01b      	b.n	8001c28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bf0:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_RCC_OscConfig+0x27c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf6:	f7ff f8c3 	bl	8000d80 <HAL_GetTick>
 8001bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bfc:	e00e      	b.n	8001c1c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bfe:	f7ff f8bf 	bl	8000d80 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d907      	bls.n	8001c1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e15c      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
 8001c10:	40023800 	.word	0x40023800
 8001c14:	42470000 	.word	0x42470000
 8001c18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1ea      	bne.n	8001bfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f000 8097 	beq.w	8001d64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c3a:	4b83      	ldr	r3, [pc, #524]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d10f      	bne.n	8001c66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b7c      	ldr	r3, [pc, #496]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c62:	2301      	movs	r3, #1
 8001c64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c66:	4b79      	ldr	r3, [pc, #484]	@ (8001e4c <HAL_RCC_OscConfig+0x4b0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d118      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c72:	4b76      	ldr	r3, [pc, #472]	@ (8001e4c <HAL_RCC_OscConfig+0x4b0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a75      	ldr	r2, [pc, #468]	@ (8001e4c <HAL_RCC_OscConfig+0x4b0>)
 8001c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c7e:	f7ff f87f 	bl	8000d80 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c86:	f7ff f87b 	bl	8000d80 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e118      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c98:	4b6c      	ldr	r3, [pc, #432]	@ (8001e4c <HAL_RCC_OscConfig+0x4b0>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0f0      	beq.n	8001c86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d106      	bne.n	8001cba <HAL_RCC_OscConfig+0x31e>
 8001cac:	4b66      	ldr	r3, [pc, #408]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb0:	4a65      	ldr	r2, [pc, #404]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cb8:	e01c      	b.n	8001cf4 <HAL_RCC_OscConfig+0x358>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	2b05      	cmp	r3, #5
 8001cc0:	d10c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x340>
 8001cc2:	4b61      	ldr	r3, [pc, #388]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc6:	4a60      	ldr	r2, [pc, #384]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cce:	4b5e      	ldr	r3, [pc, #376]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd2:	4a5d      	ldr	r2, [pc, #372]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cda:	e00b      	b.n	8001cf4 <HAL_RCC_OscConfig+0x358>
 8001cdc:	4b5a      	ldr	r3, [pc, #360]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce0:	4a59      	ldr	r2, [pc, #356]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001ce2:	f023 0301 	bic.w	r3, r3, #1
 8001ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce8:	4b57      	ldr	r3, [pc, #348]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cec:	4a56      	ldr	r2, [pc, #344]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	f023 0304 	bic.w	r3, r3, #4
 8001cf2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d015      	beq.n	8001d28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7ff f840 	bl	8000d80 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7ff f83c 	bl	8000d80 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e0d7      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d0ee      	beq.n	8001d04 <HAL_RCC_OscConfig+0x368>
 8001d26:	e014      	b.n	8001d52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d28:	f7ff f82a 	bl	8000d80 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d2e:	e00a      	b.n	8001d46 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d30:	f7ff f826 	bl	8000d80 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e0c1      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d46:	4b40      	ldr	r3, [pc, #256]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1ee      	bne.n	8001d30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d52:	7dfb      	ldrb	r3, [r7, #23]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d105      	bne.n	8001d64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d58:	4b3b      	ldr	r3, [pc, #236]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f000 80ad 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d6e:	4b36      	ldr	r3, [pc, #216]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 030c 	and.w	r3, r3, #12
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d060      	beq.n	8001e3c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d145      	bne.n	8001e0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d82:	4b33      	ldr	r3, [pc, #204]	@ (8001e50 <HAL_RCC_OscConfig+0x4b4>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7fe fffa 	bl	8000d80 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d90:	f7fe fff6 	bl	8000d80 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e093      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da2:	4b29      	ldr	r3, [pc, #164]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69da      	ldr	r2, [r3, #28]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbc:	019b      	lsls	r3, r3, #6
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc4:	085b      	lsrs	r3, r3, #1
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	041b      	lsls	r3, r3, #16
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd8:	071b      	lsls	r3, r3, #28
 8001dda:	491b      	ldr	r1, [pc, #108]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001de0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e50 <HAL_RCC_OscConfig+0x4b4>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de6:	f7fe ffcb 	bl	8000d80 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dee:	f7fe ffc7 	bl	8000d80 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e064      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e00:	4b11      	ldr	r3, [pc, #68]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x452>
 8001e0c:	e05c      	b.n	8001ec8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <HAL_RCC_OscConfig+0x4b4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e14:	f7fe ffb4 	bl	8000d80 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e1c:	f7fe ffb0 	bl	8000d80 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e04d      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_RCC_OscConfig+0x4ac>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0x480>
 8001e3a:	e045      	b.n	8001ec8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d107      	bne.n	8001e54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e040      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40007000 	.word	0x40007000
 8001e50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e54:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed4 <HAL_RCC_OscConfig+0x538>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d030      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d129      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d122      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e84:	4013      	ands	r3, r2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d119      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9a:	085b      	lsrs	r3, r3, #1
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d10f      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d001      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e042      	b.n	8001f70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d106      	bne.n	8001f04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7fe fe24 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2224      	movs	r2, #36	@ 0x24
 8001f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 f82b 	bl	8001f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	691a      	ldr	r2, [r3, #16]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2220      	movs	r2, #32
 8001f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f7c:	b0c0      	sub	sp, #256	@ 0x100
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f94:	68d9      	ldr	r1, [r3, #12]
 8001f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	ea40 0301 	orr.w	r3, r0, r1
 8001fa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001fd0:	f021 010c 	bic.w	r1, r1, #12
 8001fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001fde:	430b      	orrs	r3, r1
 8001fe0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ff2:	6999      	ldr	r1, [r3, #24]
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	ea40 0301 	orr.w	r3, r0, r1
 8001ffe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4b8f      	ldr	r3, [pc, #572]	@ (8002244 <UART_SetConfig+0x2cc>)
 8002008:	429a      	cmp	r2, r3
 800200a:	d005      	beq.n	8002018 <UART_SetConfig+0xa0>
 800200c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4b8d      	ldr	r3, [pc, #564]	@ (8002248 <UART_SetConfig+0x2d0>)
 8002014:	429a      	cmp	r2, r3
 8002016:	d104      	bne.n	8002022 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002018:	f7ff fa7c 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 800201c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002020:	e003      	b.n	800202a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002022:	f7ff fa63 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 8002026:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800202a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002034:	f040 810c 	bne.w	8002250 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002038:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800203c:	2200      	movs	r2, #0
 800203e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002042:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002046:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800204a:	4622      	mov	r2, r4
 800204c:	462b      	mov	r3, r5
 800204e:	1891      	adds	r1, r2, r2
 8002050:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002052:	415b      	adcs	r3, r3
 8002054:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002056:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800205a:	4621      	mov	r1, r4
 800205c:	eb12 0801 	adds.w	r8, r2, r1
 8002060:	4629      	mov	r1, r5
 8002062:	eb43 0901 	adc.w	r9, r3, r1
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	f04f 0300 	mov.w	r3, #0
 800206e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002072:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002076:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800207a:	4690      	mov	r8, r2
 800207c:	4699      	mov	r9, r3
 800207e:	4623      	mov	r3, r4
 8002080:	eb18 0303 	adds.w	r3, r8, r3
 8002084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002088:	462b      	mov	r3, r5
 800208a:	eb49 0303 	adc.w	r3, r9, r3
 800208e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800209e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80020a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80020a6:	460b      	mov	r3, r1
 80020a8:	18db      	adds	r3, r3, r3
 80020aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80020ac:	4613      	mov	r3, r2
 80020ae:	eb42 0303 	adc.w	r3, r2, r3
 80020b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80020b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80020b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80020bc:	f7fe f8a2 	bl	8000204 <__aeabi_uldivmod>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4b61      	ldr	r3, [pc, #388]	@ (800224c <UART_SetConfig+0x2d4>)
 80020c6:	fba3 2302 	umull	r2, r3, r3, r2
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	011c      	lsls	r4, r3, #4
 80020ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020d2:	2200      	movs	r2, #0
 80020d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80020d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80020dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80020e0:	4642      	mov	r2, r8
 80020e2:	464b      	mov	r3, r9
 80020e4:	1891      	adds	r1, r2, r2
 80020e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80020e8:	415b      	adcs	r3, r3
 80020ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80020f0:	4641      	mov	r1, r8
 80020f2:	eb12 0a01 	adds.w	sl, r2, r1
 80020f6:	4649      	mov	r1, r9
 80020f8:	eb43 0b01 	adc.w	fp, r3, r1
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	f04f 0300 	mov.w	r3, #0
 8002104:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002108:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800210c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002110:	4692      	mov	sl, r2
 8002112:	469b      	mov	fp, r3
 8002114:	4643      	mov	r3, r8
 8002116:	eb1a 0303 	adds.w	r3, sl, r3
 800211a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800211e:	464b      	mov	r3, r9
 8002120:	eb4b 0303 	adc.w	r3, fp, r3
 8002124:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002134:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002138:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800213c:	460b      	mov	r3, r1
 800213e:	18db      	adds	r3, r3, r3
 8002140:	643b      	str	r3, [r7, #64]	@ 0x40
 8002142:	4613      	mov	r3, r2
 8002144:	eb42 0303 	adc.w	r3, r2, r3
 8002148:	647b      	str	r3, [r7, #68]	@ 0x44
 800214a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800214e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002152:	f7fe f857 	bl	8000204 <__aeabi_uldivmod>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4611      	mov	r1, r2
 800215c:	4b3b      	ldr	r3, [pc, #236]	@ (800224c <UART_SetConfig+0x2d4>)
 800215e:	fba3 2301 	umull	r2, r3, r3, r1
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	2264      	movs	r2, #100	@ 0x64
 8002166:	fb02 f303 	mul.w	r3, r2, r3
 800216a:	1acb      	subs	r3, r1, r3
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002172:	4b36      	ldr	r3, [pc, #216]	@ (800224c <UART_SetConfig+0x2d4>)
 8002174:	fba3 2302 	umull	r2, r3, r3, r2
 8002178:	095b      	lsrs	r3, r3, #5
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002180:	441c      	add	r4, r3
 8002182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002186:	2200      	movs	r2, #0
 8002188:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800218c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002190:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002194:	4642      	mov	r2, r8
 8002196:	464b      	mov	r3, r9
 8002198:	1891      	adds	r1, r2, r2
 800219a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800219c:	415b      	adcs	r3, r3
 800219e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80021a4:	4641      	mov	r1, r8
 80021a6:	1851      	adds	r1, r2, r1
 80021a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80021aa:	4649      	mov	r1, r9
 80021ac:	414b      	adcs	r3, r1
 80021ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80021bc:	4659      	mov	r1, fp
 80021be:	00cb      	lsls	r3, r1, #3
 80021c0:	4651      	mov	r1, sl
 80021c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021c6:	4651      	mov	r1, sl
 80021c8:	00ca      	lsls	r2, r1, #3
 80021ca:	4610      	mov	r0, r2
 80021cc:	4619      	mov	r1, r3
 80021ce:	4603      	mov	r3, r0
 80021d0:	4642      	mov	r2, r8
 80021d2:	189b      	adds	r3, r3, r2
 80021d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80021d8:	464b      	mov	r3, r9
 80021da:	460a      	mov	r2, r1
 80021dc:	eb42 0303 	adc.w	r3, r2, r3
 80021e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80021f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80021f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80021f8:	460b      	mov	r3, r1
 80021fa:	18db      	adds	r3, r3, r3
 80021fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021fe:	4613      	mov	r3, r2
 8002200:	eb42 0303 	adc.w	r3, r2, r3
 8002204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002206:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800220a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800220e:	f7fd fff9 	bl	8000204 <__aeabi_uldivmod>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	4b0d      	ldr	r3, [pc, #52]	@ (800224c <UART_SetConfig+0x2d4>)
 8002218:	fba3 1302 	umull	r1, r3, r3, r2
 800221c:	095b      	lsrs	r3, r3, #5
 800221e:	2164      	movs	r1, #100	@ 0x64
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	3332      	adds	r3, #50	@ 0x32
 800222a:	4a08      	ldr	r2, [pc, #32]	@ (800224c <UART_SetConfig+0x2d4>)
 800222c:	fba2 2303 	umull	r2, r3, r2, r3
 8002230:	095b      	lsrs	r3, r3, #5
 8002232:	f003 0207 	and.w	r2, r3, #7
 8002236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4422      	add	r2, r4
 800223e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002240:	e106      	b.n	8002450 <UART_SetConfig+0x4d8>
 8002242:	bf00      	nop
 8002244:	40011000 	.word	0x40011000
 8002248:	40011400 	.word	0x40011400
 800224c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002254:	2200      	movs	r2, #0
 8002256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800225a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800225e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002262:	4642      	mov	r2, r8
 8002264:	464b      	mov	r3, r9
 8002266:	1891      	adds	r1, r2, r2
 8002268:	6239      	str	r1, [r7, #32]
 800226a:	415b      	adcs	r3, r3
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
 800226e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002272:	4641      	mov	r1, r8
 8002274:	1854      	adds	r4, r2, r1
 8002276:	4649      	mov	r1, r9
 8002278:	eb43 0501 	adc.w	r5, r3, r1
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	00eb      	lsls	r3, r5, #3
 8002286:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800228a:	00e2      	lsls	r2, r4, #3
 800228c:	4614      	mov	r4, r2
 800228e:	461d      	mov	r5, r3
 8002290:	4643      	mov	r3, r8
 8002292:	18e3      	adds	r3, r4, r3
 8002294:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002298:	464b      	mov	r3, r9
 800229a:	eb45 0303 	adc.w	r3, r5, r3
 800229e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80022a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80022ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80022be:	4629      	mov	r1, r5
 80022c0:	008b      	lsls	r3, r1, #2
 80022c2:	4621      	mov	r1, r4
 80022c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022c8:	4621      	mov	r1, r4
 80022ca:	008a      	lsls	r2, r1, #2
 80022cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80022d0:	f7fd ff98 	bl	8000204 <__aeabi_uldivmod>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4b60      	ldr	r3, [pc, #384]	@ (800245c <UART_SetConfig+0x4e4>)
 80022da:	fba3 2302 	umull	r2, r3, r3, r2
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	011c      	lsls	r4, r3, #4
 80022e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022e6:	2200      	movs	r2, #0
 80022e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80022f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80022f4:	4642      	mov	r2, r8
 80022f6:	464b      	mov	r3, r9
 80022f8:	1891      	adds	r1, r2, r2
 80022fa:	61b9      	str	r1, [r7, #24]
 80022fc:	415b      	adcs	r3, r3
 80022fe:	61fb      	str	r3, [r7, #28]
 8002300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002304:	4641      	mov	r1, r8
 8002306:	1851      	adds	r1, r2, r1
 8002308:	6139      	str	r1, [r7, #16]
 800230a:	4649      	mov	r1, r9
 800230c:	414b      	adcs	r3, r1
 800230e:	617b      	str	r3, [r7, #20]
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800231c:	4659      	mov	r1, fp
 800231e:	00cb      	lsls	r3, r1, #3
 8002320:	4651      	mov	r1, sl
 8002322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002326:	4651      	mov	r1, sl
 8002328:	00ca      	lsls	r2, r1, #3
 800232a:	4610      	mov	r0, r2
 800232c:	4619      	mov	r1, r3
 800232e:	4603      	mov	r3, r0
 8002330:	4642      	mov	r2, r8
 8002332:	189b      	adds	r3, r3, r2
 8002334:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002338:	464b      	mov	r3, r9
 800233a:	460a      	mov	r2, r1
 800233c:	eb42 0303 	adc.w	r3, r2, r3
 8002340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800234e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	f04f 0300 	mov.w	r3, #0
 8002358:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800235c:	4649      	mov	r1, r9
 800235e:	008b      	lsls	r3, r1, #2
 8002360:	4641      	mov	r1, r8
 8002362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002366:	4641      	mov	r1, r8
 8002368:	008a      	lsls	r2, r1, #2
 800236a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800236e:	f7fd ff49 	bl	8000204 <__aeabi_uldivmod>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4611      	mov	r1, r2
 8002378:	4b38      	ldr	r3, [pc, #224]	@ (800245c <UART_SetConfig+0x4e4>)
 800237a:	fba3 2301 	umull	r2, r3, r3, r1
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	2264      	movs	r2, #100	@ 0x64
 8002382:	fb02 f303 	mul.w	r3, r2, r3
 8002386:	1acb      	subs	r3, r1, r3
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	3332      	adds	r3, #50	@ 0x32
 800238c:	4a33      	ldr	r2, [pc, #204]	@ (800245c <UART_SetConfig+0x4e4>)
 800238e:	fba2 2303 	umull	r2, r3, r2, r3
 8002392:	095b      	lsrs	r3, r3, #5
 8002394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002398:	441c      	add	r4, r3
 800239a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800239e:	2200      	movs	r2, #0
 80023a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80023a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80023a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80023a8:	4642      	mov	r2, r8
 80023aa:	464b      	mov	r3, r9
 80023ac:	1891      	adds	r1, r2, r2
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	415b      	adcs	r3, r3
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023b8:	4641      	mov	r1, r8
 80023ba:	1851      	adds	r1, r2, r1
 80023bc:	6039      	str	r1, [r7, #0]
 80023be:	4649      	mov	r1, r9
 80023c0:	414b      	adcs	r3, r1
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023d0:	4659      	mov	r1, fp
 80023d2:	00cb      	lsls	r3, r1, #3
 80023d4:	4651      	mov	r1, sl
 80023d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023da:	4651      	mov	r1, sl
 80023dc:	00ca      	lsls	r2, r1, #3
 80023de:	4610      	mov	r0, r2
 80023e0:	4619      	mov	r1, r3
 80023e2:	4603      	mov	r3, r0
 80023e4:	4642      	mov	r2, r8
 80023e6:	189b      	adds	r3, r3, r2
 80023e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023ea:	464b      	mov	r3, r9
 80023ec:	460a      	mov	r2, r1
 80023ee:	eb42 0303 	adc.w	r3, r2, r3
 80023f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80023f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80023fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800240c:	4649      	mov	r1, r9
 800240e:	008b      	lsls	r3, r1, #2
 8002410:	4641      	mov	r1, r8
 8002412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002416:	4641      	mov	r1, r8
 8002418:	008a      	lsls	r2, r1, #2
 800241a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800241e:	f7fd fef1 	bl	8000204 <__aeabi_uldivmod>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <UART_SetConfig+0x4e4>)
 8002428:	fba3 1302 	umull	r1, r3, r3, r2
 800242c:	095b      	lsrs	r3, r3, #5
 800242e:	2164      	movs	r1, #100	@ 0x64
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	3332      	adds	r3, #50	@ 0x32
 800243a:	4a08      	ldr	r2, [pc, #32]	@ (800245c <UART_SetConfig+0x4e4>)
 800243c:	fba2 2303 	umull	r2, r3, r2, r3
 8002440:	095b      	lsrs	r3, r3, #5
 8002442:	f003 020f 	and.w	r2, r3, #15
 8002446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4422      	add	r2, r4
 800244e:	609a      	str	r2, [r3, #8]
}
 8002450:	bf00      	nop
 8002452:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002456:	46bd      	mov	sp, r7
 8002458:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800245c:	51eb851f 	.word	0x51eb851f

08002460 <memset>:
 8002460:	4402      	add	r2, r0
 8002462:	4603      	mov	r3, r0
 8002464:	4293      	cmp	r3, r2
 8002466:	d100      	bne.n	800246a <memset+0xa>
 8002468:	4770      	bx	lr
 800246a:	f803 1b01 	strb.w	r1, [r3], #1
 800246e:	e7f9      	b.n	8002464 <memset+0x4>

08002470 <__errno>:
 8002470:	4b01      	ldr	r3, [pc, #4]	@ (8002478 <__errno+0x8>)
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	2000000c 	.word	0x2000000c

0800247c <__libc_init_array>:
 800247c:	b570      	push	{r4, r5, r6, lr}
 800247e:	4d0d      	ldr	r5, [pc, #52]	@ (80024b4 <__libc_init_array+0x38>)
 8002480:	4c0d      	ldr	r4, [pc, #52]	@ (80024b8 <__libc_init_array+0x3c>)
 8002482:	1b64      	subs	r4, r4, r5
 8002484:	10a4      	asrs	r4, r4, #2
 8002486:	2600      	movs	r6, #0
 8002488:	42a6      	cmp	r6, r4
 800248a:	d109      	bne.n	80024a0 <__libc_init_array+0x24>
 800248c:	4d0b      	ldr	r5, [pc, #44]	@ (80024bc <__libc_init_array+0x40>)
 800248e:	4c0c      	ldr	r4, [pc, #48]	@ (80024c0 <__libc_init_array+0x44>)
 8002490:	f000 fc0c 	bl	8002cac <_init>
 8002494:	1b64      	subs	r4, r4, r5
 8002496:	10a4      	asrs	r4, r4, #2
 8002498:	2600      	movs	r6, #0
 800249a:	42a6      	cmp	r6, r4
 800249c:	d105      	bne.n	80024aa <__libc_init_array+0x2e>
 800249e:	bd70      	pop	{r4, r5, r6, pc}
 80024a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a4:	4798      	blx	r3
 80024a6:	3601      	adds	r6, #1
 80024a8:	e7ee      	b.n	8002488 <__libc_init_array+0xc>
 80024aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ae:	4798      	blx	r3
 80024b0:	3601      	adds	r6, #1
 80024b2:	e7f2      	b.n	800249a <__libc_init_array+0x1e>
 80024b4:	08042cfc 	.word	0x08042cfc
 80024b8:	08042cfc 	.word	0x08042cfc
 80024bc:	08042cfc 	.word	0x08042cfc
 80024c0:	08042d00 	.word	0x08042d00

080024c4 <powf>:
 80024c4:	b508      	push	{r3, lr}
 80024c6:	ed2d 8b04 	vpush	{d8-d9}
 80024ca:	eeb0 8a60 	vmov.f32	s16, s1
 80024ce:	eeb0 9a40 	vmov.f32	s18, s0
 80024d2:	f000 f885 	bl	80025e0 <__ieee754_powf>
 80024d6:	eeb4 8a48 	vcmp.f32	s16, s16
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	eef0 8a40 	vmov.f32	s17, s0
 80024e2:	d63e      	bvs.n	8002562 <powf+0x9e>
 80024e4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d112      	bne.n	8002514 <powf+0x50>
 80024ee:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80024f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f6:	d039      	beq.n	800256c <powf+0xa8>
 80024f8:	eeb0 0a48 	vmov.f32	s0, s16
 80024fc:	f000 f839 	bl	8002572 <finitef>
 8002500:	b378      	cbz	r0, 8002562 <powf+0x9e>
 8002502:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250a:	d52a      	bpl.n	8002562 <powf+0x9e>
 800250c:	f7ff ffb0 	bl	8002470 <__errno>
 8002510:	2322      	movs	r3, #34	@ 0x22
 8002512:	e014      	b.n	800253e <powf+0x7a>
 8002514:	f000 f82d 	bl	8002572 <finitef>
 8002518:	b998      	cbnz	r0, 8002542 <powf+0x7e>
 800251a:	eeb0 0a49 	vmov.f32	s0, s18
 800251e:	f000 f828 	bl	8002572 <finitef>
 8002522:	b170      	cbz	r0, 8002542 <powf+0x7e>
 8002524:	eeb0 0a48 	vmov.f32	s0, s16
 8002528:	f000 f823 	bl	8002572 <finitef>
 800252c:	b148      	cbz	r0, 8002542 <powf+0x7e>
 800252e:	eef4 8a68 	vcmp.f32	s17, s17
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d7e9      	bvc.n	800250c <powf+0x48>
 8002538:	f7ff ff9a 	bl	8002470 <__errno>
 800253c:	2321      	movs	r3, #33	@ 0x21
 800253e:	6003      	str	r3, [r0, #0]
 8002540:	e00f      	b.n	8002562 <powf+0x9e>
 8002542:	eef5 8a40 	vcmp.f32	s17, #0.0
 8002546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254a:	d10a      	bne.n	8002562 <powf+0x9e>
 800254c:	eeb0 0a49 	vmov.f32	s0, s18
 8002550:	f000 f80f 	bl	8002572 <finitef>
 8002554:	b128      	cbz	r0, 8002562 <powf+0x9e>
 8002556:	eeb0 0a48 	vmov.f32	s0, s16
 800255a:	f000 f80a 	bl	8002572 <finitef>
 800255e:	2800      	cmp	r0, #0
 8002560:	d1d4      	bne.n	800250c <powf+0x48>
 8002562:	eeb0 0a68 	vmov.f32	s0, s17
 8002566:	ecbd 8b04 	vpop	{d8-d9}
 800256a:	bd08      	pop	{r3, pc}
 800256c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8002570:	e7f7      	b.n	8002562 <powf+0x9e>

08002572 <finitef>:
 8002572:	ee10 3a10 	vmov	r3, s0
 8002576:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800257a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800257e:	bfac      	ite	ge
 8002580:	2000      	movge	r0, #0
 8002582:	2001      	movlt	r0, #1
 8002584:	4770      	bx	lr

08002586 <lroundf>:
 8002586:	ee10 1a10 	vmov	r1, s0
 800258a:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800258e:	2900      	cmp	r1, #0
 8002590:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8002594:	bfac      	ite	ge
 8002596:	2001      	movge	r0, #1
 8002598:	f04f 30ff 	movlt.w	r0, #4294967295
 800259c:	2a1e      	cmp	r2, #30
 800259e:	dc1a      	bgt.n	80025d6 <lroundf+0x50>
 80025a0:	2a00      	cmp	r2, #0
 80025a2:	da03      	bge.n	80025ac <lroundf+0x26>
 80025a4:	3201      	adds	r2, #1
 80025a6:	bf18      	it	ne
 80025a8:	2000      	movne	r0, #0
 80025aa:	4770      	bx	lr
 80025ac:	2a16      	cmp	r2, #22
 80025ae:	bfd8      	it	le
 80025b0:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 80025b4:	f3c1 0116 	ubfx	r1, r1, #0, #23
 80025b8:	bfd8      	it	le
 80025ba:	4113      	asrle	r3, r2
 80025bc:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80025c0:	bfcd      	iteet	gt
 80025c2:	3b96      	subgt	r3, #150	@ 0x96
 80025c4:	185b      	addle	r3, r3, r1
 80025c6:	f1c2 0217 	rsble	r2, r2, #23
 80025ca:	fa01 f303 	lslgt.w	r3, r1, r3
 80025ce:	bfd8      	it	le
 80025d0:	40d3      	lsrle	r3, r2
 80025d2:	4358      	muls	r0, r3
 80025d4:	4770      	bx	lr
 80025d6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80025da:	ee17 0a90 	vmov	r0, s15
 80025de:	4770      	bx	lr

080025e0 <__ieee754_powf>:
 80025e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e4:	ee10 4a90 	vmov	r4, s1
 80025e8:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80025ec:	ed2d 8b02 	vpush	{d8}
 80025f0:	ee10 6a10 	vmov	r6, s0
 80025f4:	eeb0 8a40 	vmov.f32	s16, s0
 80025f8:	eef0 8a60 	vmov.f32	s17, s1
 80025fc:	d10c      	bne.n	8002618 <__ieee754_powf+0x38>
 80025fe:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8002602:	0076      	lsls	r6, r6, #1
 8002604:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8002608:	f240 8274 	bls.w	8002af4 <__ieee754_powf+0x514>
 800260c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8002610:	ecbd 8b02 	vpop	{d8}
 8002614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002618:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800261c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8002620:	d802      	bhi.n	8002628 <__ieee754_powf+0x48>
 8002622:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8002626:	d908      	bls.n	800263a <__ieee754_powf+0x5a>
 8002628:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800262c:	d1ee      	bne.n	800260c <__ieee754_powf+0x2c>
 800262e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8002632:	0064      	lsls	r4, r4, #1
 8002634:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8002638:	e7e6      	b.n	8002608 <__ieee754_powf+0x28>
 800263a:	2e00      	cmp	r6, #0
 800263c:	da1f      	bge.n	800267e <__ieee754_powf+0x9e>
 800263e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8002642:	f080 8260 	bcs.w	8002b06 <__ieee754_powf+0x526>
 8002646:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800264a:	d32f      	bcc.n	80026ac <__ieee754_powf+0xcc>
 800264c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8002650:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8002654:	fa49 f503 	asr.w	r5, r9, r3
 8002658:	fa05 f303 	lsl.w	r3, r5, r3
 800265c:	454b      	cmp	r3, r9
 800265e:	d123      	bne.n	80026a8 <__ieee754_powf+0xc8>
 8002660:	f005 0501 	and.w	r5, r5, #1
 8002664:	f1c5 0502 	rsb	r5, r5, #2
 8002668:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800266c:	d11f      	bne.n	80026ae <__ieee754_powf+0xce>
 800266e:	2c00      	cmp	r4, #0
 8002670:	f280 8246 	bge.w	8002b00 <__ieee754_powf+0x520>
 8002674:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8002678:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800267c:	e7c8      	b.n	8002610 <__ieee754_powf+0x30>
 800267e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8002682:	d111      	bne.n	80026a8 <__ieee754_powf+0xc8>
 8002684:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8002688:	f000 8234 	beq.w	8002af4 <__ieee754_powf+0x514>
 800268c:	d906      	bls.n	800269c <__ieee754_powf+0xbc>
 800268e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80029a4 <__ieee754_powf+0x3c4>
 8002692:	2c00      	cmp	r4, #0
 8002694:	bfa8      	it	ge
 8002696:	eeb0 0a68 	vmovge.f32	s0, s17
 800269a:	e7b9      	b.n	8002610 <__ieee754_powf+0x30>
 800269c:	2c00      	cmp	r4, #0
 800269e:	f280 822c 	bge.w	8002afa <__ieee754_powf+0x51a>
 80026a2:	eeb1 0a68 	vneg.f32	s0, s17
 80026a6:	e7b3      	b.n	8002610 <__ieee754_powf+0x30>
 80026a8:	2500      	movs	r5, #0
 80026aa:	e7dd      	b.n	8002668 <__ieee754_powf+0x88>
 80026ac:	2500      	movs	r5, #0
 80026ae:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80026b2:	d102      	bne.n	80026ba <__ieee754_powf+0xda>
 80026b4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80026b8:	e7aa      	b.n	8002610 <__ieee754_powf+0x30>
 80026ba:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80026be:	f040 8227 	bne.w	8002b10 <__ieee754_powf+0x530>
 80026c2:	2e00      	cmp	r6, #0
 80026c4:	f2c0 8224 	blt.w	8002b10 <__ieee754_powf+0x530>
 80026c8:	eeb0 0a48 	vmov.f32	s0, s16
 80026cc:	ecbd 8b02 	vpop	{d8}
 80026d0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026d4:	f000 bae6 	b.w	8002ca4 <__ieee754_sqrtf>
 80026d8:	2d01      	cmp	r5, #1
 80026da:	d199      	bne.n	8002610 <__ieee754_powf+0x30>
 80026dc:	eeb1 0a40 	vneg.f32	s0, s0
 80026e0:	e796      	b.n	8002610 <__ieee754_powf+0x30>
 80026e2:	0ff0      	lsrs	r0, r6, #31
 80026e4:	3801      	subs	r0, #1
 80026e6:	ea55 0300 	orrs.w	r3, r5, r0
 80026ea:	d104      	bne.n	80026f6 <__ieee754_powf+0x116>
 80026ec:	ee38 8a48 	vsub.f32	s16, s16, s16
 80026f0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80026f4:	e78c      	b.n	8002610 <__ieee754_powf+0x30>
 80026f6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80026fa:	d96d      	bls.n	80027d8 <__ieee754_powf+0x1f8>
 80026fc:	4baa      	ldr	r3, [pc, #680]	@ (80029a8 <__ieee754_powf+0x3c8>)
 80026fe:	4598      	cmp	r8, r3
 8002700:	d808      	bhi.n	8002714 <__ieee754_powf+0x134>
 8002702:	2c00      	cmp	r4, #0
 8002704:	da0b      	bge.n	800271e <__ieee754_powf+0x13e>
 8002706:	2000      	movs	r0, #0
 8002708:	ecbd 8b02 	vpop	{d8}
 800270c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002710:	f000 bac2 	b.w	8002c98 <__math_oflowf>
 8002714:	4ba5      	ldr	r3, [pc, #660]	@ (80029ac <__ieee754_powf+0x3cc>)
 8002716:	4598      	cmp	r8, r3
 8002718:	d908      	bls.n	800272c <__ieee754_powf+0x14c>
 800271a:	2c00      	cmp	r4, #0
 800271c:	dcf3      	bgt.n	8002706 <__ieee754_powf+0x126>
 800271e:	2000      	movs	r0, #0
 8002720:	ecbd 8b02 	vpop	{d8}
 8002724:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002728:	f000 bab0 	b.w	8002c8c <__math_uflowf>
 800272c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8002730:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002734:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80029b0 <__ieee754_powf+0x3d0>
 8002738:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800273c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8002740:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002744:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8002748:	ee20 7a00 	vmul.f32	s14, s0, s0
 800274c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80029b4 <__ieee754_powf+0x3d4>
 8002750:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002754:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80029b8 <__ieee754_powf+0x3d8>
 8002758:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800275c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80029bc <__ieee754_powf+0x3dc>
 8002760:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002764:	eeb0 7a67 	vmov.f32	s14, s15
 8002768:	eea0 7a26 	vfma.f32	s14, s0, s13
 800276c:	ee17 3a10 	vmov	r3, s14
 8002770:	f36f 030b 	bfc	r3, #0, #12
 8002774:	ee07 3a10 	vmov	s14, r3
 8002778:	eeb0 6a47 	vmov.f32	s12, s14
 800277c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8002780:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002784:	3d01      	subs	r5, #1
 8002786:	4305      	orrs	r5, r0
 8002788:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800278c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8002790:	f36f 040b 	bfc	r4, #0, #12
 8002794:	bf18      	it	ne
 8002796:	eeb0 8a66 	vmovne.f32	s16, s13
 800279a:	ee06 4a90 	vmov	s13, r4
 800279e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80027a2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80027a6:	ee67 7a26 	vmul.f32	s15, s14, s13
 80027aa:	eee6 0a07 	vfma.f32	s1, s12, s14
 80027ae:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80027b2:	ee17 1a10 	vmov	r1, s14
 80027b6:	2900      	cmp	r1, #0
 80027b8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80027bc:	f340 80dd 	ble.w	800297a <__ieee754_powf+0x39a>
 80027c0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80027c4:	f240 80ca 	bls.w	800295c <__ieee754_powf+0x37c>
 80027c8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80027cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d0:	bf4c      	ite	mi
 80027d2:	2001      	movmi	r0, #1
 80027d4:	2000      	movpl	r0, #0
 80027d6:	e797      	b.n	8002708 <__ieee754_powf+0x128>
 80027d8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80027dc:	bf01      	itttt	eq
 80027de:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80029c0 <__ieee754_powf+0x3e0>
 80027e2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80027e6:	f06f 0317 	mvneq.w	r3, #23
 80027ea:	ee17 7a90 	vmoveq	r7, s15
 80027ee:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80027f2:	bf18      	it	ne
 80027f4:	2300      	movne	r3, #0
 80027f6:	3a7f      	subs	r2, #127	@ 0x7f
 80027f8:	441a      	add	r2, r3
 80027fa:	4b72      	ldr	r3, [pc, #456]	@ (80029c4 <__ieee754_powf+0x3e4>)
 80027fc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8002800:	429f      	cmp	r7, r3
 8002802:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8002806:	dd06      	ble.n	8002816 <__ieee754_powf+0x236>
 8002808:	4b6f      	ldr	r3, [pc, #444]	@ (80029c8 <__ieee754_powf+0x3e8>)
 800280a:	429f      	cmp	r7, r3
 800280c:	f340 80a4 	ble.w	8002958 <__ieee754_powf+0x378>
 8002810:	3201      	adds	r2, #1
 8002812:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8002816:	2600      	movs	r6, #0
 8002818:	4b6c      	ldr	r3, [pc, #432]	@ (80029cc <__ieee754_powf+0x3ec>)
 800281a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800281e:	ee07 1a10 	vmov	s14, r1
 8002822:	edd3 5a00 	vldr	s11, [r3]
 8002826:	4b6a      	ldr	r3, [pc, #424]	@ (80029d0 <__ieee754_powf+0x3f0>)
 8002828:	ee75 7a87 	vadd.f32	s15, s11, s14
 800282c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002830:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8002834:	1049      	asrs	r1, r1, #1
 8002836:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800283a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800283e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8002842:	ee37 6a65 	vsub.f32	s12, s14, s11
 8002846:	ee07 1a90 	vmov	s15, r1
 800284a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800284e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8002852:	ee15 7a10 	vmov	r7, s10
 8002856:	401f      	ands	r7, r3
 8002858:	ee06 7a90 	vmov	s13, r7
 800285c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8002860:	ee37 7a65 	vsub.f32	s14, s14, s11
 8002864:	ee65 7a05 	vmul.f32	s15, s10, s10
 8002868:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800286c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80029d4 <__ieee754_powf+0x3f4>
 8002870:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80029d8 <__ieee754_powf+0x3f8>
 8002874:	eee7 5a87 	vfma.f32	s11, s15, s14
 8002878:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80029dc <__ieee754_powf+0x3fc>
 800287c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8002880:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80029b0 <__ieee754_powf+0x3d0>
 8002884:	eee7 5a27 	vfma.f32	s11, s14, s15
 8002888:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80029e0 <__ieee754_powf+0x400>
 800288c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8002890:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80029e4 <__ieee754_powf+0x404>
 8002894:	ee26 6a24 	vmul.f32	s12, s12, s9
 8002898:	eee7 5a27 	vfma.f32	s11, s14, s15
 800289c:	ee35 7a26 	vadd.f32	s14, s10, s13
 80028a0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80028a4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80028a8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80028ac:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80028b0:	eef0 5a67 	vmov.f32	s11, s15
 80028b4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80028b8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80028bc:	ee15 1a90 	vmov	r1, s11
 80028c0:	4019      	ands	r1, r3
 80028c2:	ee05 1a90 	vmov	s11, r1
 80028c6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80028ca:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80028ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d2:	ee67 7a85 	vmul.f32	s15, s15, s10
 80028d6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80028da:	eeb0 6a67 	vmov.f32	s12, s15
 80028de:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80028e2:	ee16 1a10 	vmov	r1, s12
 80028e6:	4019      	ands	r1, r3
 80028e8:	ee06 1a10 	vmov	s12, r1
 80028ec:	eeb0 7a46 	vmov.f32	s14, s12
 80028f0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80028f4:	493c      	ldr	r1, [pc, #240]	@ (80029e8 <__ieee754_powf+0x408>)
 80028f6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80028fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028fe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80029ec <__ieee754_powf+0x40c>
 8002902:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80029f0 <__ieee754_powf+0x410>
 8002906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80029f4 <__ieee754_powf+0x414>
 800290e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002912:	ed91 7a00 	vldr	s14, [r1]
 8002916:	ee77 7a87 	vadd.f32	s15, s15, s14
 800291a:	ee07 2a10 	vmov	s14, r2
 800291e:	4a36      	ldr	r2, [pc, #216]	@ (80029f8 <__ieee754_powf+0x418>)
 8002920:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002924:	eeb0 7a67 	vmov.f32	s14, s15
 8002928:	eea6 7a25 	vfma.f32	s14, s12, s11
 800292c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8002930:	ed92 5a00 	vldr	s10, [r2]
 8002934:	ee37 7a05 	vadd.f32	s14, s14, s10
 8002938:	ee37 7a26 	vadd.f32	s14, s14, s13
 800293c:	ee17 2a10 	vmov	r2, s14
 8002940:	401a      	ands	r2, r3
 8002942:	ee07 2a10 	vmov	s14, r2
 8002946:	ee77 6a66 	vsub.f32	s13, s14, s13
 800294a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800294e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8002952:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002956:	e715      	b.n	8002784 <__ieee754_powf+0x1a4>
 8002958:	2601      	movs	r6, #1
 800295a:	e75d      	b.n	8002818 <__ieee754_powf+0x238>
 800295c:	d152      	bne.n	8002a04 <__ieee754_powf+0x424>
 800295e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80029fc <__ieee754_powf+0x41c>
 8002962:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002966:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800296a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800296e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002972:	f73f af29 	bgt.w	80027c8 <__ieee754_powf+0x1e8>
 8002976:	2386      	movs	r3, #134	@ 0x86
 8002978:	e048      	b.n	8002a0c <__ieee754_powf+0x42c>
 800297a:	4a21      	ldr	r2, [pc, #132]	@ (8002a00 <__ieee754_powf+0x420>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d907      	bls.n	8002990 <__ieee754_powf+0x3b0>
 8002980:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002988:	bf4c      	ite	mi
 800298a:	2001      	movmi	r0, #1
 800298c:	2000      	movpl	r0, #0
 800298e:	e6c7      	b.n	8002720 <__ieee754_powf+0x140>
 8002990:	d138      	bne.n	8002a04 <__ieee754_powf+0x424>
 8002992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002996:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800299a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800299e:	dbea      	blt.n	8002976 <__ieee754_powf+0x396>
 80029a0:	e7ee      	b.n	8002980 <__ieee754_powf+0x3a0>
 80029a2:	bf00      	nop
 80029a4:	00000000 	.word	0x00000000
 80029a8:	3f7ffff3 	.word	0x3f7ffff3
 80029ac:	3f800007 	.word	0x3f800007
 80029b0:	3eaaaaab 	.word	0x3eaaaaab
 80029b4:	3fb8aa00 	.word	0x3fb8aa00
 80029b8:	3fb8aa3b 	.word	0x3fb8aa3b
 80029bc:	36eca570 	.word	0x36eca570
 80029c0:	4b800000 	.word	0x4b800000
 80029c4:	001cc471 	.word	0x001cc471
 80029c8:	005db3d6 	.word	0x005db3d6
 80029cc:	08042cec 	.word	0x08042cec
 80029d0:	fffff000 	.word	0xfffff000
 80029d4:	3e6c3255 	.word	0x3e6c3255
 80029d8:	3e53f142 	.word	0x3e53f142
 80029dc:	3e8ba305 	.word	0x3e8ba305
 80029e0:	3edb6db7 	.word	0x3edb6db7
 80029e4:	3f19999a 	.word	0x3f19999a
 80029e8:	08042cdc 	.word	0x08042cdc
 80029ec:	3f76384f 	.word	0x3f76384f
 80029f0:	3f763800 	.word	0x3f763800
 80029f4:	369dc3a0 	.word	0x369dc3a0
 80029f8:	08042ce4 	.word	0x08042ce4
 80029fc:	3338aa3c 	.word	0x3338aa3c
 8002a00:	43160000 	.word	0x43160000
 8002a04:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8002a08:	d96f      	bls.n	8002aea <__ieee754_powf+0x50a>
 8002a0a:	15db      	asrs	r3, r3, #23
 8002a0c:	3b7e      	subs	r3, #126	@ 0x7e
 8002a0e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002a12:	4118      	asrs	r0, r3
 8002a14:	4408      	add	r0, r1
 8002a16:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8002a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8002b54 <__ieee754_powf+0x574>)
 8002a1c:	3b7f      	subs	r3, #127	@ 0x7f
 8002a1e:	411a      	asrs	r2, r3
 8002a20:	4002      	ands	r2, r0
 8002a22:	ee07 2a10 	vmov	s14, r2
 8002a26:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8002a2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8002a2e:	f1c3 0317 	rsb	r3, r3, #23
 8002a32:	4118      	asrs	r0, r3
 8002a34:	2900      	cmp	r1, #0
 8002a36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a3a:	bfb8      	it	lt
 8002a3c:	4240      	neglt	r0, r0
 8002a3e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8002a42:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002b58 <__ieee754_powf+0x578>
 8002a46:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8002b5c <__ieee754_powf+0x57c>
 8002a4a:	ee16 3a90 	vmov	r3, s13
 8002a4e:	f36f 030b 	bfc	r3, #0, #12
 8002a52:	ee06 3a90 	vmov	s13, r3
 8002a56:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a5a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002a5e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8002a62:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8002b60 <__ieee754_powf+0x580>
 8002a66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a6a:	eee0 7a87 	vfma.f32	s15, s1, s14
 8002a6e:	eeb0 7a67 	vmov.f32	s14, s15
 8002a72:	eea6 7a86 	vfma.f32	s14, s13, s12
 8002a76:	eef0 5a47 	vmov.f32	s11, s14
 8002a7a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8002a7e:	ee67 6a07 	vmul.f32	s13, s14, s14
 8002a82:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8002a86:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8002b64 <__ieee754_powf+0x584>
 8002a8a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8002b68 <__ieee754_powf+0x588>
 8002a8e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8002a92:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8002b6c <__ieee754_powf+0x58c>
 8002a96:	eee6 5a26 	vfma.f32	s11, s12, s13
 8002a9a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8002b70 <__ieee754_powf+0x590>
 8002a9e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8002aa2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002b74 <__ieee754_powf+0x594>
 8002aa6:	eee6 5a26 	vfma.f32	s11, s12, s13
 8002aaa:	eeb0 6a47 	vmov.f32	s12, s14
 8002aae:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8002ab2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ab6:	ee67 5a06 	vmul.f32	s11, s14, s12
 8002aba:	ee36 6a66 	vsub.f32	s12, s12, s13
 8002abe:	eee7 7a27 	vfma.f32	s15, s14, s15
 8002ac2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8002ac6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002aca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ace:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002ad2:	ee10 3a10 	vmov	r3, s0
 8002ad6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8002ada:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ade:	da06      	bge.n	8002aee <__ieee754_powf+0x50e>
 8002ae0:	f000 f854 	bl	8002b8c <scalbnf>
 8002ae4:	ee20 0a08 	vmul.f32	s0, s0, s16
 8002ae8:	e592      	b.n	8002610 <__ieee754_powf+0x30>
 8002aea:	2000      	movs	r0, #0
 8002aec:	e7a7      	b.n	8002a3e <__ieee754_powf+0x45e>
 8002aee:	ee00 3a10 	vmov	s0, r3
 8002af2:	e7f7      	b.n	8002ae4 <__ieee754_powf+0x504>
 8002af4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002af8:	e58a      	b.n	8002610 <__ieee754_powf+0x30>
 8002afa:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8002b78 <__ieee754_powf+0x598>
 8002afe:	e587      	b.n	8002610 <__ieee754_powf+0x30>
 8002b00:	eeb0 0a48 	vmov.f32	s0, s16
 8002b04:	e584      	b.n	8002610 <__ieee754_powf+0x30>
 8002b06:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8002b0a:	f43f adbb 	beq.w	8002684 <__ieee754_powf+0xa4>
 8002b0e:	2502      	movs	r5, #2
 8002b10:	eeb0 0a48 	vmov.f32	s0, s16
 8002b14:	f000 f832 	bl	8002b7c <fabsf>
 8002b18:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8002b1c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8002b20:	4647      	mov	r7, r8
 8002b22:	d003      	beq.n	8002b2c <__ieee754_powf+0x54c>
 8002b24:	f1b8 0f00 	cmp.w	r8, #0
 8002b28:	f47f addb 	bne.w	80026e2 <__ieee754_powf+0x102>
 8002b2c:	2c00      	cmp	r4, #0
 8002b2e:	bfbc      	itt	lt
 8002b30:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8002b34:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8002b38:	2e00      	cmp	r6, #0
 8002b3a:	f6bf ad69 	bge.w	8002610 <__ieee754_powf+0x30>
 8002b3e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8002b42:	ea58 0805 	orrs.w	r8, r8, r5
 8002b46:	f47f adc7 	bne.w	80026d8 <__ieee754_powf+0xf8>
 8002b4a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002b4e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8002b52:	e55d      	b.n	8002610 <__ieee754_powf+0x30>
 8002b54:	ff800000 	.word	0xff800000
 8002b58:	3f317218 	.word	0x3f317218
 8002b5c:	3f317200 	.word	0x3f317200
 8002b60:	35bfbe8c 	.word	0x35bfbe8c
 8002b64:	b5ddea0e 	.word	0xb5ddea0e
 8002b68:	3331bb4c 	.word	0x3331bb4c
 8002b6c:	388ab355 	.word	0x388ab355
 8002b70:	bb360b61 	.word	0xbb360b61
 8002b74:	3e2aaaab 	.word	0x3e2aaaab
 8002b78:	00000000 	.word	0x00000000

08002b7c <fabsf>:
 8002b7c:	ee10 3a10 	vmov	r3, s0
 8002b80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b84:	ee00 3a10 	vmov	s0, r3
 8002b88:	4770      	bx	lr
	...

08002b8c <scalbnf>:
 8002b8c:	ee10 3a10 	vmov	r3, s0
 8002b90:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8002b94:	d02b      	beq.n	8002bee <scalbnf+0x62>
 8002b96:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002b9a:	d302      	bcc.n	8002ba2 <scalbnf+0x16>
 8002b9c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002ba0:	4770      	bx	lr
 8002ba2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8002ba6:	d123      	bne.n	8002bf0 <scalbnf+0x64>
 8002ba8:	4b24      	ldr	r3, [pc, #144]	@ (8002c3c <scalbnf+0xb0>)
 8002baa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8002c40 <scalbnf+0xb4>
 8002bae:	4298      	cmp	r0, r3
 8002bb0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002bb4:	db17      	blt.n	8002be6 <scalbnf+0x5a>
 8002bb6:	ee10 3a10 	vmov	r3, s0
 8002bba:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002bbe:	3a19      	subs	r2, #25
 8002bc0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002bc4:	4288      	cmp	r0, r1
 8002bc6:	dd15      	ble.n	8002bf4 <scalbnf+0x68>
 8002bc8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8002c44 <scalbnf+0xb8>
 8002bcc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002c48 <scalbnf+0xbc>
 8002bd0:	ee10 3a10 	vmov	r3, s0
 8002bd4:	eeb0 7a67 	vmov.f32	s14, s15
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bfb8      	it	lt
 8002bdc:	eef0 7a66 	vmovlt.f32	s15, s13
 8002be0:	ee27 0a87 	vmul.f32	s0, s15, s14
 8002be4:	4770      	bx	lr
 8002be6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002c4c <scalbnf+0xc0>
 8002bea:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002bee:	4770      	bx	lr
 8002bf0:	0dd2      	lsrs	r2, r2, #23
 8002bf2:	e7e5      	b.n	8002bc0 <scalbnf+0x34>
 8002bf4:	4410      	add	r0, r2
 8002bf6:	28fe      	cmp	r0, #254	@ 0xfe
 8002bf8:	dce6      	bgt.n	8002bc8 <scalbnf+0x3c>
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	dd06      	ble.n	8002c0c <scalbnf+0x80>
 8002bfe:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8002c02:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8002c06:	ee00 3a10 	vmov	s0, r3
 8002c0a:	4770      	bx	lr
 8002c0c:	f110 0f16 	cmn.w	r0, #22
 8002c10:	da09      	bge.n	8002c26 <scalbnf+0x9a>
 8002c12:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8002c4c <scalbnf+0xc0>
 8002c16:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002c50 <scalbnf+0xc4>
 8002c1a:	ee10 3a10 	vmov	r3, s0
 8002c1e:	eeb0 7a67 	vmov.f32	s14, s15
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	e7d9      	b.n	8002bda <scalbnf+0x4e>
 8002c26:	3019      	adds	r0, #25
 8002c28:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8002c2c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8002c30:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8002c54 <scalbnf+0xc8>
 8002c34:	ee07 3a90 	vmov	s15, r3
 8002c38:	e7d7      	b.n	8002bea <scalbnf+0x5e>
 8002c3a:	bf00      	nop
 8002c3c:	ffff3cb0 	.word	0xffff3cb0
 8002c40:	4c000000 	.word	0x4c000000
 8002c44:	7149f2ca 	.word	0x7149f2ca
 8002c48:	f149f2ca 	.word	0xf149f2ca
 8002c4c:	0da24260 	.word	0x0da24260
 8002c50:	8da24260 	.word	0x8da24260
 8002c54:	33000000 	.word	0x33000000

08002c58 <with_errnof>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	ed2d 8b02 	vpush	{d8}
 8002c5e:	eeb0 8a40 	vmov.f32	s16, s0
 8002c62:	4604      	mov	r4, r0
 8002c64:	f7ff fc04 	bl	8002470 <__errno>
 8002c68:	eeb0 0a48 	vmov.f32	s0, s16
 8002c6c:	ecbd 8b02 	vpop	{d8}
 8002c70:	6004      	str	r4, [r0, #0]
 8002c72:	bd10      	pop	{r4, pc}

08002c74 <xflowf>:
 8002c74:	b130      	cbz	r0, 8002c84 <xflowf+0x10>
 8002c76:	eef1 7a40 	vneg.f32	s15, s0
 8002c7a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002c7e:	2022      	movs	r0, #34	@ 0x22
 8002c80:	f7ff bfea 	b.w	8002c58 <with_errnof>
 8002c84:	eef0 7a40 	vmov.f32	s15, s0
 8002c88:	e7f7      	b.n	8002c7a <xflowf+0x6>
	...

08002c8c <__math_uflowf>:
 8002c8c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8002c94 <__math_uflowf+0x8>
 8002c90:	f7ff bff0 	b.w	8002c74 <xflowf>
 8002c94:	10000000 	.word	0x10000000

08002c98 <__math_oflowf>:
 8002c98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8002ca0 <__math_oflowf+0x8>
 8002c9c:	f7ff bfea 	b.w	8002c74 <xflowf>
 8002ca0:	70000000 	.word	0x70000000

08002ca4 <__ieee754_sqrtf>:
 8002ca4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8002ca8:	4770      	bx	lr
	...

08002cac <_init>:
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cae:	bf00      	nop
 8002cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb2:	bc08      	pop	{r3}
 8002cb4:	469e      	mov	lr, r3
 8002cb6:	4770      	bx	lr

08002cb8 <_fini>:
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	bf00      	nop
 8002cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cbe:	bc08      	pop	{r3}
 8002cc0:	469e      	mov	lr, r3
 8002cc2:	4770      	bx	lr
