Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Nov 20 12:41:31 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_design_analysis -file ./report/corr_accel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Synthesized
--------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                         Path #1                                                                                                                        |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                                                                                 |
| Path Delay                | 6.443                                                                                                                                                                                                                                                  |
| Logic Delay               | 4.147(65%)                                                                                                                                                                                                                                             |
| Net Delay                 | 2.296(35%)                                                                                                                                                                                                                                             |
| Clock Skew                | 0.011                                                                                                                                                                                                                                                  |
| Slack                     | 3.263                                                                                                                                                                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                  |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                           |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                             |
| Logic Levels              | 21                                                                                                                                                                                                                                                     |
| Routes                    | NA                                                                                                                                                                                                                                                     |
| Logical Path              | FDRE/C-(5)-LUT4-(1)-CARRY8-DSP_PREADD_DATA-(1)-DSP_PREADD-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-LUT5-(1)-CARRY8-LUT3-(3)-LUT6-(2)-LUT5-(3)-LUT6-CARRY8-DSP_C_DATA-(2)-DSP_ALU-DSP_OUTPUT-LUT3-(1)-LUT5-(1)-RAMB36E2/DINBDIN[14] |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                 |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                 |
| DSP Block                 | Comb                                                                                                                                                                                                                                                   |
| RAM Registers             | None-None                                                                                                                                                                                                                                              |
| IO Crossings              | 0                                                                                                                                                                                                                                                      |
| SLR Crossings             | 0                                                                                                                                                                                                                                                      |
| PBlocks                   | 0                                                                                                                                                                                                                                                      |
| High Fanout               | 5                                                                                                                                                                                                                                                      |
| Dont Touch                | 0                                                                                                                                                                                                                                                      |
| Mark Debug                | 0                                                                                                                                                                                                                                                      |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                 |
| End Point Pin Primitive   | RAMB36E2/DINBDIN[14]                                                                                                                                                                                                                                   |
| Start Point Pin           | din1_buf1_reg[1]/C                                                                                                                                                                                                                                     |
| End Point Pin             | ram_reg_bram_0/DINBDIN[14]                                                                                                                                                                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2 |  3 |  4  |  5  |  6  |  7 |  8 | 12 | 13 | 14 | 20 | 21 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 72 | 98 | 233 | 211 | 150 | 97 | 62 | 30 | 15 |  2 | 14 | 16 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


