<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 6 devices have a very regular I/O bank structure. There are up to four I/O columns in the device:</p>
<ul>
<li>outer left (sometimes present)</li>
<li>inner left (always present)</li>
<li>inner right (always present)</li>
<li>outer right (sometimes present)</li>
</ul>
<p>These columns consist entirely of <code>IO</code> tiles, with one tile per two interconnect rows. Every tile contains two I/O pads: <code>IOB0</code> and <code>IOB1</code>.  <code>IOB0</code> is located in the bottom row of the tile, while <code>IOB1</code> is located in the top row.  Every I/O bank consists of exactly one region, or 40 I/O pads.  The banks are numbered as follows:</p>
<ul>
<li>the bank in region <code>c + i</code> of outer left column (where <code>c</code> is the region containing the top half of the <code>CFG</code> tile) has number <code>15 + i</code></li>
<li>the bank in region <code>c + i</code> of inner left column has number <code>25 + i</code></li>
<li>the bank in region <code>c + i</code> of inner right column has number <code>35 + i</code></li>
<li>the bank in region <code>c + i</code> of outer right column has number <code>45 + i</code></li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the “true” pin of the pair, while <code>IOB0</code> is the “complemented” pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code>IOB1</code> pads in the 8 rows surrounding the HCLK row (that is, rows 17, 19, 21, 23) are considered “clock-capable”.  They can drive <code>BUFIODQS</code> buffers via dedicated connections.  The ones in rows 19 and 21 can drive <code>BUFR</code> buffers in this and two surrounding regions, and are considered “multi-region clock capable”, while the ones in rows 17 and 23 are considered “single-region clock capable”. While Xilinx documentation also considers corresponding <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>There are 8 <code>IOB1</code>\ s that are considered “global clock-capable” and can drive <code>BUFGCTRL</code> global buffers via dedicated interconnect.  They are:</p>
<ul>
<li>bank 24 rows 37, 39</li>
<li>bank 25 rows 1, 3</li>
<li>bank 34 rows 37, 39</li>
<li>bank 35 rows 1, 3</li>
</ul>
<p>The <code>IOB0</code> in rows 10 and 30 of every region is capable of being used as a VREF pad.</p>
<p>Each bank has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 24: rows 4-5</li>
<li>bank 34: rows 0-1</li>
<li>banks 15, 25, 35: rows 6-7</li>
<li>all other banks: rows 14-15</li>
</ul>
<p>In parallel or SPI configuration modes, some I/O pads in banks 24 and 34 are borrowed for configuration use:</p>
<ul>
<li>bank 24 row 6: <code>CSO_B</code></li>
<li>bank 24 row 7: <code>RS[0]</code></li>
<li>bank 24 row 8: <code>RS[1]</code></li>
<li>bank 24 row 9: <code>FWE_B</code></li>
<li>bank 24 row 10: <code>FOE_B/MOSI</code></li>
<li>bank 24 row 11: <code>FCS_B</code></li>
<li>bank 24 row 12: <code>D[0]/FS[0]</code></li>
<li>bank 24 row 13: <code>D[1]/FS[1]</code></li>
<li>bank 24 row 14: <code>D[2]/FS[2]</code></li>
<li>bank 24 row 15: <code>D[3]</code></li>
<li>bank 24 row 24: <code>D[4]</code></li>
<li>bank 24 row 25: <code>D[5]</code></li>
<li>bank 24 row 26: <code>D[6]</code></li>
<li>bank 24 row 27: <code>D[7]</code></li>
<li>bank 24 row 28: <code>D[8]</code></li>
<li>bank 24 row 29: <code>D[9]</code></li>
<li>bank 24 row 30: <code>D[10]</code></li>
<li>bank 24 row 31: <code>D[11]</code></li>
<li>bank 24 row 32: <code>D[12]</code></li>
<li>bank 24 row 33: <code>D[13]</code></li>
<li>bank 24 row 34: <code>D[14]</code></li>
<li>bank 24 row 35: <code>D[15]</code></li>
<li>bank 34 row 2: <code>A[16]</code></li>
<li>bank 34 row 3: <code>A[17]</code></li>
<li>bank 34 row 4: <code>A[18]</code></li>
<li>bank 34 row 5: <code>A[19]</code></li>
<li>bank 34 row 6: <code>A[20]</code></li>
<li>bank 34 row 7: <code>A[21]</code></li>
<li>bank 34 row 8: <code>A[22]</code></li>
<li>bank 34 row 9: <code>A[23]</code></li>
<li>bank 34 row 10: <code>A[24]</code></li>
<li>bank 34 row 11: <code>A[25]</code></li>
<li>bank 34 row 12: <code>D[16]/A[0]</code></li>
<li>bank 34 row 13: <code>D[17]/A[1]</code></li>
<li>bank 34 row 14: <code>D[18]/A[2]</code></li>
<li>bank 34 row 15: <code>D[19]/A[3]</code></li>
<li>bank 34 row 24: <code>D[20]/A[4]</code></li>
<li>bank 34 row 25: <code>D[21]/A[5]</code></li>
<li>bank 34 row 26: <code>D[22]/A[6]</code></li>
<li>bank 34 row 27: <code>D[23]/A[7]</code></li>
<li>bank 34 row 28: <code>D[24]/A[8]</code></li>
<li>bank 34 row 29: <code>D[25]/A[9]</code></li>
<li>bank 34 row 30: <code>D[26]/A[10]</code></li>
<li>bank 34 row 31: <code>D[27]/A[11]</code></li>
<li>bank 34 row 32: <code>D[28]/A[12]</code></li>
<li>bank 34 row 33: <code>D[29]/A[13]</code></li>
<li>bank 34 row 34: <code>D[30]/A[14]</code></li>
<li>bank 34 row 35: <code>D[31]/A[15]</code></li>
</ul>
<p>The <code>SYSMON</code> present on the device can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. If the device has a outer left IO column, the IOBs are located in banks 15 and 35; otherwise, they are located in banks 25 and 35. The IOBs are in the following tiles:</p>
<ul>
<li><code>VP0/VN0</code>: bank 35 rows 34-35</li>
<li><code>VP1/VN1</code>: bank 35 rows 32-33</li>
<li><code>VP2/VN2</code>: bank 35 rows 28-29</li>
<li><code>VP3/VN3</code>: bank 35 rows 26-27</li>
<li><code>VP4/VN4</code>: bank 35 rows 24-25</li>
<li><code>VP5/VN5</code>: bank 35 rows 14-15</li>
<li><code>VP6/VN6</code>: bank 35 rows 12-13</li>
<li><code>VP7/VN7</code>: bank 35 rows 8-9</li>
<li><code>VP8/VN8</code>: bank 15/25 rows 34-35</li>
<li><code>VP9/VN9</code>: bank 15/25 rows 32-33</li>
<li><code>VP10/VN10</code>: bank 15/25 rows 28-29</li>
<li><code>VP11/VN11</code>: bank 15/25 rows 26-27</li>
<li><code>VP12/VN12</code>: bank 15/25 rows 24-25</li>
<li><code>VP13/VN13</code>: bank 15/25 rows 14-15</li>
<li><code>VP14/VN14</code>: bank 15/25 rows 12-13</li>
<li><code>VP15/VN15</code>: bank 15/25 rows 8-9</li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code>CFG</code> tile. It has the following pins:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CSI_B</code></li>
<li><code>DIN</code></li>
<li><code>DONE</code></li>
<li><code>DOUT_BUSY</code></li>
<li><code>HSWAPEN</code></li>
<li><code>INIT_B</code></li>
<li><code>M0</code>, <code>M1</code>, <code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code>, <code>TDI</code>, <code>TDO</code>, <code>TMS</code></li>
</ul>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_SPEC[0]</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[0].IMUX_SPEC[2]</td><td>CELL[0].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[2]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_ICLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10"><a href="#virtex6-IO-bit-MAIN[0][34][8]">MAIN[0][34][8]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9"><a href="#virtex6-IO-bit-MAIN[0][34][3]">MAIN[0][34][3]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8"><a href="#virtex6-IO-bit-MAIN[0][35][2]">MAIN[0][35][2]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7"><a href="#virtex6-IO-bit-MAIN[0][35][8]">MAIN[0][35][8]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6"><a href="#virtex6-IO-bit-MAIN[0][35][9]">MAIN[0][35][9]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5"><a href="#virtex6-IO-bit-MAIN[0][34][1]">MAIN[0][34][1]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4"><a href="#virtex6-IO-bit-MAIN[0][34][9]">MAIN[0][34][9]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3"><a href="#virtex6-IO-bit-MAIN[0][34][6]">MAIN[0][34][6]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2"><a href="#virtex6-IO-bit-MAIN[0][34][0]">MAIN[0][34][0]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1"><a href="#virtex6-IO-bit-MAIN[0][35][10]">MAIN[0][35][10]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0"><a href="#virtex6-IO-bit-MAIN[0][35][7]">MAIN[0][35][7]</a></td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10"><a href="#virtex6-IO-bit-MAIN[1][34][55]">MAIN[1][34][55]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9"><a href="#virtex6-IO-bit-MAIN[1][35][55]">MAIN[1][35][55]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8"><a href="#virtex6-IO-bit-MAIN[1][35][60]">MAIN[1][35][60]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7"><a href="#virtex6-IO-bit-MAIN[1][34][61]">MAIN[1][34][61]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6"><a href="#virtex6-IO-bit-MAIN[1][34][53]">MAIN[1][34][53]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5"><a href="#virtex6-IO-bit-MAIN[1][34][56]">MAIN[1][34][56]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4"><a href="#virtex6-IO-bit-MAIN[1][34][54]">MAIN[1][34][54]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3"><a href="#virtex6-IO-bit-MAIN[1][35][62]">MAIN[1][35][62]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2"><a href="#virtex6-IO-bit-MAIN[1][35][54]">MAIN[1][35][54]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1"><a href="#virtex6-IO-bit-MAIN[1][35][57]">MAIN[1][35][57]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0"><a href="#virtex6-IO-bit-MAIN[1][35][63]">MAIN[1][35][63]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[14]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IMUX_IMUX[15]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IOCLK[3]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[4]</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[5]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[6]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[7]</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].IOCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].IOCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].IOCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].IOCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[0]</td><td>CELL[1].IMUX_IMUX[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_ICLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10"><a href="#virtex6-IO-bit-MAIN[0][34][39]">MAIN[0][34][39]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9"><a href="#virtex6-IO-bit-MAIN[0][34][34]">MAIN[0][34][34]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8"><a href="#virtex6-IO-bit-MAIN[0][35][33]">MAIN[0][35][33]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7"><a href="#virtex6-IO-bit-MAIN[0][35][39]">MAIN[0][35][39]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6"><a href="#virtex6-IO-bit-MAIN[0][34][38]">MAIN[0][34][38]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5"><a href="#virtex6-IO-bit-MAIN[0][35][40]">MAIN[0][35][40]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4"><a href="#virtex6-IO-bit-MAIN[0][34][32]">MAIN[0][34][32]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3"><a href="#virtex6-IO-bit-MAIN[0][34][37]">MAIN[0][34][37]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2"><a href="#virtex6-IO-bit-MAIN[0][34][31]">MAIN[0][34][31]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1"><a href="#virtex6-IO-bit-MAIN[0][34][41]">MAIN[0][34][41]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0"><a href="#virtex6-IO-bit-MAIN[0][35][35]">MAIN[0][35][35]</a></td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10"><a href="#virtex6-IO-bit-MAIN[1][34][24]">MAIN[1][34][24]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9"><a href="#virtex6-IO-bit-MAIN[1][35][24]">MAIN[1][35][24]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8"><a href="#virtex6-IO-bit-MAIN[1][35][29]">MAIN[1][35][29]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7"><a href="#virtex6-IO-bit-MAIN[1][34][30]">MAIN[1][34][30]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6"><a href="#virtex6-IO-bit-MAIN[1][35][22]">MAIN[1][35][22]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5"><a href="#virtex6-IO-bit-MAIN[1][34][28]">MAIN[1][34][28]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4"><a href="#virtex6-IO-bit-MAIN[1][35][25]">MAIN[1][35][25]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3"><a href="#virtex6-IO-bit-MAIN[1][34][23]">MAIN[1][34][23]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2"><a href="#virtex6-IO-bit-MAIN[1][35][31]">MAIN[1][35][31]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1"><a href="#virtex6-IO-bit-MAIN[1][35][26]">MAIN[1][35][26]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0"><a href="#virtex6-IO-bit-MAIN[1][35][32]">MAIN[1][35][32]</a></td><td>-</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[14]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IMUX_IMUX[15]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IOCLK[3]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[4]</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[5]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[6]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[7]</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].IOCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].IOCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].IOCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].IOCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[1].IMUX_IMUX[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[0]</td><td>CELL[1].IMUX_IMUX[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_OCLK[0]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10"><a href="#virtex6-IO-bit-MAIN[0][34][19]">MAIN[0][34][19]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9"><a href="#virtex6-IO-bit-MAIN[0][35][13]">MAIN[0][35][13]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8"><a href="#virtex6-IO-bit-MAIN[0][34][13]">MAIN[0][34][13]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7"><a href="#virtex6-IO-bit-MAIN[0][35][19]">MAIN[0][35][19]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6"><a href="#virtex6-IO-bit-MAIN[0][34][22]">MAIN[0][34][22]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5"><a href="#virtex6-IO-bit-MAIN[0][34][18]">MAIN[0][34][18]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4"><a href="#virtex6-IO-bit-MAIN[0][35][14]">MAIN[0][35][14]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3"><a href="#virtex6-IO-bit-MAIN[0][34][17]">MAIN[0][34][17]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2"><a href="#virtex6-IO-bit-MAIN[0][34][14]">MAIN[0][34][14]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1"><a href="#virtex6-IO-bit-MAIN[0][34][11]">MAIN[0][34][11]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0"><a href="#virtex6-IO-bit-MAIN[0][34][21]">MAIN[0][34][21]</a></td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10"><a href="#virtex6-IO-bit-MAIN[1][34][44]">MAIN[1][34][44]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9"><a href="#virtex6-IO-bit-MAIN[1][35][44]">MAIN[1][35][44]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8"><a href="#virtex6-IO-bit-MAIN[1][34][50]">MAIN[1][34][50]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7"><a href="#virtex6-IO-bit-MAIN[1][35][50]">MAIN[1][35][50]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6"><a href="#virtex6-IO-bit-MAIN[1][35][41]">MAIN[1][35][41]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5"><a href="#virtex6-IO-bit-MAIN[1][35][42]">MAIN[1][35][42]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4"><a href="#virtex6-IO-bit-MAIN[1][35][45]">MAIN[1][35][45]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3"><a href="#virtex6-IO-bit-MAIN[1][34][49]">MAIN[1][34][49]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2"><a href="#virtex6-IO-bit-MAIN[1][35][46]">MAIN[1][35][46]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1"><a href="#virtex6-IO-bit-MAIN[1][35][49]">MAIN[1][35][49]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0"><a href="#virtex6-IO-bit-MAIN[1][35][52]">MAIN[1][35][52]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[21]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IOCLK[3]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IOCLK[4]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[5]</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[6]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[7]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].IOCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].IOCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].IOCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[0].IOCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[0]</td><td>CELL[1].IMUX_IMUX[21]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_OCLK[1]</caption>
<thead>
<tr><th colspan="11">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10"><a href="#virtex6-IO-bit-MAIN[0][34][50]">MAIN[0][34][50]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9"><a href="#virtex6-IO-bit-MAIN[0][34][45]">MAIN[0][34][45]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8"><a href="#virtex6-IO-bit-MAIN[0][35][44]">MAIN[0][35][44]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7"><a href="#virtex6-IO-bit-MAIN[0][35][50]">MAIN[0][35][50]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6"><a href="#virtex6-IO-bit-MAIN[0][34][53]">MAIN[0][34][53]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5"><a href="#virtex6-IO-bit-MAIN[0][35][48]">MAIN[0][35][48]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4"><a href="#virtex6-IO-bit-MAIN[0][34][52]">MAIN[0][34][52]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3"><a href="#virtex6-IO-bit-MAIN[0][34][48]">MAIN[0][34][48]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2"><a href="#virtex6-IO-bit-MAIN[0][34][42]">MAIN[0][34][42]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1"><a href="#virtex6-IO-bit-MAIN[0][35][47]">MAIN[0][35][47]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0"><a href="#virtex6-IO-bit-MAIN[0][35][43]">MAIN[0][35][43]</a></td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10"><a href="#virtex6-IO-bit-MAIN[1][34][13]">MAIN[1][34][13]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9"><a href="#virtex6-IO-bit-MAIN[1][35][13]">MAIN[1][35][13]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8"><a href="#virtex6-IO-bit-MAIN[1][35][18]">MAIN[1][35][18]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7"><a href="#virtex6-IO-bit-MAIN[1][34][19]">MAIN[1][34][19]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6"><a href="#virtex6-IO-bit-MAIN[1][35][10]">MAIN[1][35][10]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5"><a href="#virtex6-IO-bit-MAIN[1][34][20]">MAIN[1][34][20]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4"><a href="#virtex6-IO-bit-MAIN[1][34][15]">MAIN[1][34][15]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3"><a href="#virtex6-IO-bit-MAIN[1][35][11]">MAIN[1][35][11]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2"><a href="#virtex6-IO-bit-MAIN[1][35][15]">MAIN[1][35][15]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1"><a href="#virtex6-IO-bit-MAIN[1][35][21]">MAIN[1][35][21]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0"><a href="#virtex6-IO-bit-MAIN[1][34][16]">MAIN[1][34][16]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><th colspan="11"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[21]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IOCLK[3]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IOCLK[4]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[5]</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[6]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[7]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[0].IOCLK[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].IOCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>CELL[0].IOCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].IOCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[0].IOCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[0]</td><td>CELL[1].IMUX_IMUX[21]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IOCLK[2]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[0]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-8"><a href="#virtex6-IO-bit-MAIN[0][34][25]">MAIN[0][34][25]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-7"><a href="#virtex6-IO-bit-MAIN[0][34][28]">MAIN[0][34][28]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-6"><a href="#virtex6-IO-bit-MAIN[0][35][25]">MAIN[0][35][25]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-5"><a href="#virtex6-IO-bit-MAIN[0][34][23]">MAIN[0][34][23]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-4"><a href="#virtex6-IO-bit-MAIN[0][35][27]">MAIN[0][35][27]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-3"><a href="#virtex6-IO-bit-MAIN[0][34][27]">MAIN[0][34][27]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-2"><a href="#virtex6-IO-bit-MAIN[0][34][24]">MAIN[0][34][24]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex6-IO-bit-MAIN[0][35][23]">MAIN[0][35][23]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex6-IO-bit-MAIN[0][35][30]">MAIN[0][35][30]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-8"><a href="#virtex6-IO-bit-MAIN[1][35][38]">MAIN[1][35][38]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-7"><a href="#virtex6-IO-bit-MAIN[1][35][40]">MAIN[1][35][40]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-6"><a href="#virtex6-IO-bit-MAIN[1][35][35]">MAIN[1][35][35]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-5"><a href="#virtex6-IO-bit-MAIN[1][34][38]">MAIN[1][34][38]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-4"><a href="#virtex6-IO-bit-MAIN[1][34][33]">MAIN[1][34][33]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-3"><a href="#virtex6-IO-bit-MAIN[1][34][36]">MAIN[1][34][36]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-2"><a href="#virtex6-IO-bit-MAIN[1][35][36]">MAIN[1][35][36]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1"><a href="#virtex6-IO-bit-MAIN[1][35][39]">MAIN[1][35][39]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0"><a href="#virtex6-IO-bit-MAIN[1][34][40]">MAIN[1][34][40]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><th colspan="9"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_OCLKDIV[1]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-8"><a href="#virtex6-IO-bit-MAIN[0][34][61]">MAIN[0][34][61]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-7"><a href="#virtex6-IO-bit-MAIN[0][35][53]">MAIN[0][35][53]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-6"><a href="#virtex6-IO-bit-MAIN[0][35][56]">MAIN[0][35][56]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-5"><a href="#virtex6-IO-bit-MAIN[0][34][56]">MAIN[0][34][56]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-4"><a href="#virtex6-IO-bit-MAIN[0][35][58]">MAIN[0][35][58]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-3"><a href="#virtex6-IO-bit-MAIN[0][34][58]">MAIN[0][34][58]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-2"><a href="#virtex6-IO-bit-MAIN[0][34][55]">MAIN[0][34][55]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex6-IO-bit-MAIN[0][35][54]">MAIN[0][35][54]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex6-IO-bit-MAIN[0][35][61]">MAIN[0][35][61]</a></td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>-</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-8"><a href="#virtex6-IO-bit-MAIN[1][35][2]">MAIN[1][35][2]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-7"><a href="#virtex6-IO-bit-MAIN[1][35][7]">MAIN[1][35][7]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-6"><a href="#virtex6-IO-bit-MAIN[1][34][10]">MAIN[1][34][10]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-5"><a href="#virtex6-IO-bit-MAIN[1][34][7]">MAIN[1][34][7]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-4"><a href="#virtex6-IO-bit-MAIN[1][34][2]">MAIN[1][34][2]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-3"><a href="#virtex6-IO-bit-MAIN[1][34][5]">MAIN[1][34][5]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-2"><a href="#virtex6-IO-bit-MAIN[1][35][5]">MAIN[1][35][5]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1"><a href="#virtex6-IO-bit-MAIN[1][35][8]">MAIN[1][35][8]</a></td><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0"><a href="#virtex6-IO-bit-MAIN[1][34][9]">MAIN[1][34][9]</a></td><td>-</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><th colspan="9"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[2]</td><td>CELL[0].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[6]</td><td>CELL[0].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[10]</td><td>CELL[0].RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[2]</td><td>CELL[0].RCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[4]</td><td>CELL[0].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[0]</td><td>CELL[0].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[4]</td><td>CELL[0].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[8]</td><td>CELL[0].RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[0]</td><td>CELL[0].RCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].RCLK_IO[5]</td><td>CELL[0].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[1]</td><td>CELL[0].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[5]</td><td>CELL[0].HCLK_IO[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[9]</td><td>CELL[0].RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[1]</td><td>CELL[1].IMUX_IMUX[20]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_IO[3]</td><td>CELL[0].HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[7]</td><td>CELL[0].HCLK_IO[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_IO[11]</td><td>CELL[0].RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].RCLK_IO[3]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO switchbox SPEC_INT muxes IMUX_IOI_OCLKPERF</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKPERF-0"><a href="#virtex6-IO-bit-MAIN[0][36][44]">MAIN[0][36][44]</a></td><td>CELL[0].IMUX_IOI_OCLKPERF</td></tr>

<tr><td id="virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKPERF-0"><a href="#virtex6-IO-bit-MAIN[1][37][19]">MAIN[1][37][19]</a></td><td>CELL[1].IMUX_IOI_OCLKPERF</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[0].OCLK[0]</td></tr>

<tr><td>1</td><td>CELL[0].OCLK[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic"><a class="header" href="#bels-ilogic">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>CELL[1].IMUX_IOI_ICLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>CELL[1].IMUX_IOI_ICLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[1]</td><td>CELL[1].IMUX_CTRL[1]</td></tr>

<tr><td>CE1</td><td>in</td><td>CELL[0].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[10]</td></tr>

<tr><td>CE2</td><td>in</td><td>CELL[0].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[11]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[1].IMUX_IMUX[8]</td></tr>

<tr><td>DYNCLKSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[33]</td><td>CELL[1].IMUX_IMUX[33]</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[12]</td><td>CELL[1].IMUX_IMUX[12]</td></tr>

<tr><td>DYNOCLKSEL</td><td>in</td><td>CELL[0].IMUX_IMUX[13]</td><td>CELL[1].IMUX_IMUX[13]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[0].OUT_BEL[18]</td><td>CELL[1].OUT_BEL[18]</td></tr>

<tr><td>Q1</td><td>out</td><td>CELL[0].OUT_BEL[19]</td><td>CELL[1].OUT_BEL[19]</td></tr>

<tr><td>Q2</td><td>out</td><td>CELL[0].OUT_BEL[23]</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>Q3</td><td>out</td><td>CELL[0].OUT_BEL[20]</td><td>CELL[1].OUT_BEL[20]</td></tr>

<tr><td>Q4</td><td>out</td><td>CELL[0].OUT_BEL[16]</td><td>CELL[1].OUT_BEL[16]</td></tr>

<tr><td>Q5</td><td>out</td><td>CELL[0].OUT_BEL[17]</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>Q6</td><td>out</td><td>CELL[0].OUT_BEL[21]</td><td>CELL[1].OUT_BEL[21]</td></tr>

<tr><td>CLKPAD</td><td>out</td><td>-</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-ologic"><a class="header" href="#bels-ologic">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>CELL[1].IMUX_IOI_OCLK[0]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>CELL[1].IMUX_IOI_OCLK[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td></tr>

<tr><td>CLKDIVB</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td></tr>

<tr><td>CLKPERF</td><td>in</td><td>CELL[0].IMUX_IOI_OCLKPERF</td><td>CELL[1].IMUX_IOI_OCLKPERF</td></tr>

<tr><td>SR</td><td>in</td><td>CELL[0].IMUX_CTRL[0]</td><td>CELL[1].IMUX_CTRL[0]</td></tr>

<tr><td>OCE</td><td>in</td><td>CELL[0].IMUX_IMUX[35]</td><td>CELL[1].IMUX_IMUX[35]</td></tr>

<tr><td>TCE</td><td>in</td><td>CELL[0].IMUX_IMUX[34]</td><td>CELL[1].IMUX_IMUX[34]</td></tr>

<tr><td>D1</td><td>in</td><td>CELL[0].IMUX_IMUX[42]</td><td>CELL[1].IMUX_IMUX[42]</td></tr>

<tr><td>D2</td><td>in</td><td>CELL[0].IMUX_IMUX[43]</td><td>CELL[1].IMUX_IMUX[43]</td></tr>

<tr><td>D3</td><td>in</td><td>CELL[0].IMUX_IMUX[44]</td><td>CELL[1].IMUX_IMUX[44]</td></tr>

<tr><td>D4</td><td>in</td><td>CELL[0].IMUX_IMUX[45]</td><td>CELL[1].IMUX_IMUX[45]</td></tr>

<tr><td>D5</td><td>in</td><td>CELL[0].IMUX_IMUX[46]</td><td>CELL[1].IMUX_IMUX[46]</td></tr>

<tr><td>D6</td><td>in</td><td>CELL[0].IMUX_IMUX[47]</td><td>CELL[1].IMUX_IMUX[47]</td></tr>

<tr><td>T1</td><td>in</td><td>CELL[0].IMUX_IMUX[38]</td><td>CELL[1].IMUX_IMUX[38]</td></tr>

<tr><td>T2</td><td>in</td><td>CELL[0].IMUX_IMUX[39]</td><td>CELL[1].IMUX_IMUX[39]</td></tr>

<tr><td>T3</td><td>in</td><td>CELL[0].IMUX_IMUX[40]</td><td>CELL[1].IMUX_IMUX[40]</td></tr>

<tr><td>T4</td><td>in</td><td>CELL[0].IMUX_IMUX[41]</td><td>CELL[1].IMUX_IMUX[41]</td></tr>

<tr><td>ODV</td><td>in</td><td>CELL[0].IMUX_IMUX[16]</td><td>CELL[1].IMUX_IMUX[16]</td></tr>

<tr><td>WC</td><td>in</td><td>CELL[0].IMUX_IMUX[17]</td><td>CELL[1].IMUX_IMUX[17]</td></tr>

<tr><td>TFB</td><td>out</td><td>CELL[0].OUT_BEL[22]</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>IOCLKGLITCH</td><td>out</td><td>CELL[0].OUT_BEL[15]</td><td>CELL[1].OUT_BEL[15]</td></tr>

<tr><td>OCBEXTEND</td><td>out</td><td>CELL[0].OUT_BEL[5]</td><td>CELL[1].OUT_BEL[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bels-iodelay_v6"><a class="header" href="#bels-iodelay_v6">Bels IODELAY_V6</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO bel IODELAY_V6 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IODELAY[0]</th><th>IODELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>in</td><td>CELL[0].IMUX_CLK[0]</td><td>CELL[1].IMUX_CLK[0]</td></tr>

<tr><td>CINVCTRL</td><td>in</td><td>CELL[0].IMUX_IMUX[3]</td><td>CELL[1].IMUX_IMUX[3]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[0].IMUX_IMUX[6]</td><td>CELL[1].IMUX_IMUX[6]</td></tr>

<tr><td>DATAIN</td><td>in</td><td>CELL[0].IMUX_IMUX[37]</td><td>CELL[1].IMUX_IMUX[37]</td></tr>

<tr><td>INC</td><td>in</td><td>CELL[0].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[7]</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_IMUX[5]</td><td>CELL[1].IMUX_IMUX[5]</td></tr>

<tr><td>CNTVALUEIN[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[1]</td><td>CELL[1].IMUX_IMUX[1]</td></tr>

<tr><td>CNTVALUEIN[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[2]</td><td>CELL[1].IMUX_IMUX[2]</td></tr>

<tr><td>CNTVALUEIN[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td><td>CELL[1].IMUX_IMUX[0]</td></tr>

<tr><td>CNTVALUEIN[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[31]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>CNTVALUEIN[4]</td><td>in</td><td>CELL[0].IMUX_IMUX[36]</td><td>CELL[1].IMUX_IMUX[36]</td></tr>

<tr><td>CNTVALUEOUT[0]</td><td>out</td><td>CELL[0].OUT_BEL[10]</td><td>CELL[1].OUT_BEL[10]</td></tr>

<tr><td>CNTVALUEOUT[1]</td><td>out</td><td>CELL[0].OUT_BEL[14]</td><td>CELL[1].OUT_BEL[14]</td></tr>

<tr><td>CNTVALUEOUT[2]</td><td>out</td><td>CELL[0].OUT_BEL[13]</td><td>CELL[1].OUT_BEL[13]</td></tr>

<tr><td>CNTVALUEOUT[3]</td><td>out</td><td>CELL[0].OUT_BEL[9]</td><td>CELL[1].OUT_BEL[9]</td></tr>

<tr><td>CNTVALUEOUT[4]</td><td>out</td><td>CELL[0].OUT_BEL[12]</td><td>CELL[1].OUT_BEL[12]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob"><a class="header" href="#bels-iob">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
<tr><td>PD_INT_EN</td><td>in</td><td>CELL[0].IMUX_IMUX[18]</td><td>CELL[1].IMUX_IMUX[18]</td></tr>

<tr><td>PU_INT_EN</td><td>in</td><td>CELL[0].IMUX_IMUX[19]</td><td>CELL[1].IMUX_IMUX[19]</td></tr>

<tr><td>KEEPER_INT_EN</td><td>in</td><td>CELL[0].IMUX_IMUX[30]</td><td>CELL[1].IMUX_IMUX[25]</td></tr>

<tr><td>DIFF_TERM_INT_EN</td><td>in</td><td>CELL[1].IMUX_IMUX[30]</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV, IODELAY[0].C</td></tr>

<tr><td>CELL[0].IMUX_CTRL[0]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_CTRL[1]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>IODELAY[0].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>IODELAY[0].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>IODELAY[0].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>IODELAY[0].CINVCTRL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>IODELAY[0].RST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>IODELAY[0].CE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>IODELAY[0].INC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[8]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[11]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>ILOGIC[0].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[13]</td><td>ILOGIC[0].DYNOCLKSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[16]</td><td>OLOGIC[0].ODV</td></tr>

<tr><td>CELL[0].IMUX_IMUX[17]</td><td>OLOGIC[0].WC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[18]</td><td>IOB[0].PD_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[19]</td><td>IOB[0].PU_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>IOB[0].KEEPER_INT_EN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[31]</td><td>IODELAY[0].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>ILOGIC[0].DYNCLKSEL</td></tr>

<tr><td>CELL[0].IMUX_IMUX[34]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>IODELAY[0].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[37]</td><td>IODELAY[0].DATAIN</td></tr>

<tr><td>CELL[0].IMUX_IMUX[38]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[39]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[40]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[41]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[42]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[43]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[44]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>CELL[0].IMUX_IMUX[45]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>CELL[0].IMUX_IMUX[46]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>CELL[0].IMUX_IMUX[47]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>CELL[0].OUT_BEL[5]</td><td>OLOGIC[0].OCBEXTEND</td></tr>

<tr><td>CELL[0].OUT_BEL[9]</td><td>IODELAY[0].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[0].OUT_BEL[10]</td><td>IODELAY[0].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[12]</td><td>IODELAY[0].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[0].OUT_BEL[13]</td><td>IODELAY[0].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[14]</td><td>IODELAY[0].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>OLOGIC[0].IOCLKGLITCH</td></tr>

<tr><td>CELL[0].OUT_BEL[16]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>CELL[0].OUT_BEL[17]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>CELL[0].OUT_BEL[18]</td><td>ILOGIC[0].O</td></tr>

<tr><td>CELL[0].OUT_BEL[19]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>CELL[0].OUT_BEL[21]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>OLOGIC[0].TFB</td></tr>

<tr><td>CELL[0].OUT_BEL[23]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_ICLK[1]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLK[1]</td><td>OLOGIC[0].CLKB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[0].CLKDIVB</td></tr>

<tr><td>CELL[0].IMUX_IOI_OCLKPERF</td><td>OLOGIC[0].CLKPERF</td></tr>

<tr><td>CELL[1].IMUX_CLK[0]</td><td>ILOGIC[1].CLKDIV, IODELAY[1].C</td></tr>

<tr><td>CELL[1].IMUX_CTRL[0]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_CTRL[1]</td><td>ILOGIC[1].SR</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>IODELAY[1].CNTVALUEIN[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>IODELAY[1].CNTVALUEIN[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>IODELAY[1].CNTVALUEIN[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>IODELAY[1].CINVCTRL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>IODELAY[1].RST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>IODELAY[1].CE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>IODELAY[1].INC</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>ILOGIC[1].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[11]</td><td>ILOGIC[1].CE2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>ILOGIC[1].DYNCLKDIVSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>ILOGIC[1].DYNOCLKSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>OLOGIC[1].ODV</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>OLOGIC[1].WC</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>IOB[1].PD_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[19]</td><td>IOB[1].PU_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>IOB[1].KEEPER_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>IOB[0].DIFF_TERM_INT_EN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[31]</td><td>IODELAY[1].CNTVALUEIN[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>ILOGIC[1].DYNCLKSEL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[35]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>IODELAY[1].CNTVALUEIN[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>IODELAY[1].DATAIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[38]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[40]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[43]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>CELL[1].IMUX_IMUX[44]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>CELL[1].IMUX_IMUX[45]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>CELL[1].IMUX_IMUX[46]</td><td>OLOGIC[1].D5</td></tr>

<tr><td>CELL[1].IMUX_IMUX[47]</td><td>OLOGIC[1].D6</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>OLOGIC[1].OCBEXTEND</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>IODELAY[1].CNTVALUEOUT[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>IODELAY[1].CNTVALUEOUT[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[12]</td><td>IODELAY[1].CNTVALUEOUT[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[13]</td><td>IODELAY[1].CNTVALUEOUT[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>IODELAY[1].CNTVALUEOUT[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>OLOGIC[1].IOCLKGLITCH</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>ILOGIC[1].Q5</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>ILOGIC[1].O</td></tr>

<tr><td>CELL[1].OUT_BEL[19]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>CELL[1].OUT_BEL[21]</td><td>ILOGIC[1].Q6</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>OLOGIC[1].TFB</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>ILOGIC[1].CLKPAD</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[0]</td><td>ILOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_ICLK[1]</td><td>ILOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[0]</td><td>OLOGIC[1].CLK</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLK[1]</td><td>OLOGIC[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[0]</td><td>OLOGIC[1].CLKDIV</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKDIV[1]</td><td>OLOGIC[1].CLKDIVB</td></tr>

<tr><td>CELL[1].IMUX_IOI_OCLKPERF</td><td>OLOGIC[1].CLKPERF</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 IO rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="44">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][61]" title="MAIN[0][34][61]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 8</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][61]" title="MAIN[0][35][61]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][58]" title="MAIN[0][34][58]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][58]" title="MAIN[0][35][58]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][56]" title="MAIN[0][34][56]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 5</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][56]" title="MAIN[0][35][56]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][55]" title="MAIN[0][34][55]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][54]" title="MAIN[0][35][54]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][53]" title="MAIN[0][34][53]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][53]" title="MAIN[0][35][53]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][52]" title="MAIN[0][34][52]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][50]" title="MAIN[0][34][50]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][50]" title="MAIN[0][35][50]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][48]" title="MAIN[0][34][48]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][48]" title="MAIN[0][35][48]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][47]" title="MAIN[0][35][47]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][45]" title="MAIN[0][34][45]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][44]" title="MAIN[0][35][44]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][36][44]" title="MAIN[0][36][44]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKPERF-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKPERF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][43]" title="MAIN[0][35][43]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][42]" title="MAIN[0][34][42]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][41]" title="MAIN[0][34][41]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][40]" title="MAIN[0][35][40]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][39]" title="MAIN[0][34][39]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][39]" title="MAIN[0][35][39]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][38]" title="MAIN[0][34][38]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][37]" title="MAIN[0][34][37]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][35]" title="MAIN[0][35][35]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][34]" title="MAIN[0][34][34]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][33]" title="MAIN[0][35][33]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][32]" title="MAIN[0][34][32]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][31]" title="MAIN[0][34][31]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][30]" title="MAIN[0][35][30]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][28]" title="MAIN[0][34][28]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][27]" title="MAIN[0][34][27]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][27]" title="MAIN[0][35][27]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][25]" title="MAIN[0][34][25]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 8</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][25]" title="MAIN[0][35][25]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][24]" title="MAIN[0][34][24]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][23]" title="MAIN[0][34][23]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 5</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][23]" title="MAIN[0][35][23]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][22]" title="MAIN[0][34][22]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][21]" title="MAIN[0][34][21]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][19]" title="MAIN[0][34][19]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][19]" title="MAIN[0][35][19]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][18]" title="MAIN[0][34][18]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][17]" title="MAIN[0][34][17]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][14]" title="MAIN[0][34][14]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][14]" title="MAIN[0][35][14]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][13]" title="MAIN[0][34][13]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][13]" title="MAIN[0][35][13]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][11]" title="MAIN[0][34][11]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][10]" title="MAIN[0][35][10]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][9]" title="MAIN[0][34][9]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][9]" title="MAIN[0][35][9]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][8]" title="MAIN[0][34][8]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[0][35][8]" title="MAIN[0][35][8]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][7]" title="MAIN[0][35][7]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][6]" title="MAIN[0][34][6]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][3]" title="MAIN[0][34][3]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][35][2]" title="MAIN[0][35][2]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][1]" title="MAIN[0][34][1]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[0][34][0]" title="MAIN[0][34][0]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[0].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[0].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="44">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][63]" title="MAIN[1][35][63]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][62]" title="MAIN[1][35][62]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][61]" title="MAIN[1][34][61]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][60]" title="MAIN[1][35][60]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][57]" title="MAIN[1][35][57]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][56]" title="MAIN[1][34][56]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][55]" title="MAIN[1][34][55]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][55]" title="MAIN[1][35][55]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][54]" title="MAIN[1][34][54]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 4</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][54]" title="MAIN[1][35][54]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][53]" title="MAIN[1][34][53]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][52]" title="MAIN[1][35][52]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][50]" title="MAIN[1][34][50]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 8</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][50]" title="MAIN[1][35][50]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][49]" title="MAIN[1][34][49]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][49]" title="MAIN[1][35][49]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][46]" title="MAIN[1][35][46]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][45]" title="MAIN[1][35][45]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][44]" title="MAIN[1][34][44]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][44]" title="MAIN[1][35][44]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][42]" title="MAIN[1][35][42]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][41]" title="MAIN[1][35][41]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][40]" title="MAIN[1][34][40]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 0</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][40]" title="MAIN[1][35][40]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][39]" title="MAIN[1][35][39]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][38]" title="MAIN[1][34][38]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 5</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][38]" title="MAIN[1][35][38]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][36]" title="MAIN[1][34][36]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][36]" title="MAIN[1][35][36]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][35]" title="MAIN[1][35][35]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][33]" title="MAIN[1][34][33]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[0]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][32]" title="MAIN[1][35][32]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][31]" title="MAIN[1][35][31]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][30]" title="MAIN[1][34][30]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][29]" title="MAIN[1][35][29]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][28]" title="MAIN[1][34][28]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][26]" title="MAIN[1][35][26]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][25]" title="MAIN[1][35][25]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][24]" title="MAIN[1][34][24]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][24]" title="MAIN[1][35][24]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][23]" title="MAIN[1][34][23]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][22]" title="MAIN[1][35][22]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_ICLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][21]" title="MAIN[1][35][21]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][20]" title="MAIN[1][34][20]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][19]" title="MAIN[1][34][19]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][37][19]" title="MAIN[1][37][19]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKPERF-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKPERF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][18]" title="MAIN[1][35][18]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][16]" title="MAIN[1][34][16]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][15]" title="MAIN[1][34][15]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 4</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][15]" title="MAIN[1][35][15]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][13]" title="MAIN[1][34][13]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-10">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 10</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][13]" title="MAIN[1][35][13]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-9">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][11]" title="MAIN[1][35][11]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][10]" title="MAIN[1][34][10]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 6</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][10]" title="MAIN[1][35][10]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLK[1]-6">SPEC_INT: mux CELL[1].IMUX_IOI_OCLK[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][9]" title="MAIN[1][34][9]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-0">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][35][8]" title="MAIN[1][35][8]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-1">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][7]" title="MAIN[1][34][7]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-5">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 5</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][7]" title="MAIN[1][35][7]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-7">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][5]" title="MAIN[1][34][5]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-3">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 3</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][5]" title="MAIN[1][35][5]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-2">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-IO-bit-MAIN[1][34][2]" title="MAIN[1][34][2]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-4">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 4</a>
</td>
<td id="virtex6-IO-bit-MAIN[1][35][2]" title="MAIN[1][35][2]">
<a href="#virtex6-IO-SPEC_INT-mux-CELL[1].IMUX_IOI_OCLKDIV[1]-8">SPEC_INT: mux CELL[1].IMUX_IOI_OCLKDIV[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex6 IO rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B63">
<a href="#tile-virtex6-IO-ILOGIC[0]:RANK12_DLY">ILOGIC[0]:RANK12_DLY</a>
</td>
<td title="R0.F27.B63">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B63">
<a href="#tile-virtex6-IO-ILOGIC[0]:D_EMU_OPTION">ILOGIC[0]:D_EMU_OPTION[0]</a>
</td>
<td title="R0.F33.B63">
<a href="#tile-virtex6-IO-ILOGIC[0]:D_EMU_OPTION">ILOGIC[0]:D_EMU_OPTION[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B63">
<a href="#tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td title="R0.F37.B63">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B63">
<a href="#tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B62">
<a href="#tile-virtex6-IO-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE[0]</a>
</td>
<td title="R0.F27.B62">
<a href="#tile-virtex6-IO-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B62">
<a href="#tile-virtex6-IO-ILOGIC[0]:D_EMU_OPTION">ILOGIC[0]:D_EMU_OPTION[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B62">
<a href="#tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B62">
<a href="#tile-virtex6-IO-IOB[0]:DCI_T">IOB[0]:DCI_T</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B61">
<a href="#tile-virtex6-IO-ILOGIC[0]:READBACK_I">ILOGIC[0]:READBACK_I</a>
</td>
<td title="R0.F27.B61">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B61">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[8]</a>
</td>
<td title="R0.F37.B61">
<a href="#tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B61">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B60">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_CE">~ILOGIC[0]:INIT_CE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B60">
<a href="#tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[2]</a>
</td>
<td title="R0.F37.B60">
<a href="#tile-virtex6-IO-IODELAY[0]:EXTRA_DELAY">IODELAY[0]:EXTRA_DELAY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B59">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_CE">~ILOGIC[0]:INIT_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B59">
<a href="#tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[1]</a>
</td>
<td title="R0.F37.B59">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B58">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td title="R0.F33.B58">
<a href="#tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B58">
<a href="#tile-virtex6-IO-IOB[0]:DCI_MISC">IOB[0]:DCI_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B57">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B57">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">~IODELAY[0]:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B57">
<a href="#tile-virtex6-IO-IOB[0]:DCI_MISC">IOB[0]:DCI_MISC[1]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B56">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B56">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.CLK2">~OLOGIC[0]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[11]</a>
</td>
<td title="R0.F37.B56">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK2_PARTIAL">OLOGIC[0]:INIT_ORANK2_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B56">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B55">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF1_SRVAL">~ILOGIC[0]:IFF1_SRVAL</a>
</td>
<td title="R0.F27.B55">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_LATCH">~ILOGIC[0]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.CLK1">~OLOGIC[0]:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK2_PARTIAL">OLOGIC[0]:INIT_ORANK2_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B55">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B54">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_SR_SYNC">ILOGIC[0]:IFF_SR_SYNC</a>
</td>
<td title="R0.F27.B54">
<a href="#tile-virtex6-IO-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B54">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B54">
<a href="#tile-virtex6-IO-IOB[0]:DCIUPDATEMODE_ASREQUIRED">~IOB[0]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B53">
<a href="#tile-virtex6-IO-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[0]</a>
</td>
<td title="R0.F27.B53">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF2_SRVAL">~ILOGIC[0]:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B53">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[7]</a>
</td>
<td title="R0.F33.B53">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B53">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK2_PARTIAL">OLOGIC[0]:INIT_ORANK2_PARTIAL[1]</a>
</td>
<td title="R0.F37.B53">
<a href="#tile-virtex6-IO-IODELAY[0]:ENABLE">IODELAY[0]:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B52">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF1_INIT">~ILOGIC[0]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B52">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td title="R0.F33.B52">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B52">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK2_PARTIAL">OLOGIC[0]:INIT_ORANK2_PARTIAL[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE[4]</a>
</td>
<td>-</td>
<td title="R0.F40.B52">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B51">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B51">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[5]</a>
</td>
<td title="R0.F33.B51">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B51">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">~IODELAY[0]:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B51">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B50">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B50">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.T1">~OLOGIC[0]:INV.T1</a>
</td>
<td title="R0.F33.B50">
<a href="#tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B50">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</a>
</td>
<td title="R0.F37.B50">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[4]</a>
</td>
<td title="R0.F38.B50">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F40.B50">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B49">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B49">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.T3">~OLOGIC[0]:INV.T3</a>
</td>
<td title="R0.F33.B49">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.T2">~OLOGIC[0]:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B49">
<a href="#tile-virtex6-IO-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH[0]</a>
</td>
<td title="R0.F38.B49">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B49">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B48">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B48">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_TRANK1">OLOGIC[0]:INIT_TRANK1[3]</a>
</td>
<td title="R0.F33.B48">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.T4">~OLOGIC[0]:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B48">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B48">
<a href="#tile-virtex6-IO-IOB[0]:PULL">IOB[0]:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B47">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF2_INIT">~ILOGIC[0]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B47">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B47">
<a href="#tile-virtex6-IO-IOB[0]:PULL">IOB[0]:PULL[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B46">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex6-IO-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B46">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[0]</a>
</td>
<td title="R0.F37.B46">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B46">
<a href="#tile-virtex6-IO-IOB[0]:PULL">IOB[0]:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B45">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF3_INIT">~ILOGIC[0]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex6-IO-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B45">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[12]</a>
</td>
<td title="R0.F37.B45">
<a href="#tile-virtex6-IO-IODELAY[0]:HIGH_PERFORMANCE_MODE">IODELAY[0]:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B45">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B44">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex6-IO-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[2]</a>
</td>
<td title="R0.F33.B44">
<a href="#tile-virtex6-IO-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B44">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[2]</a>
</td>
<td title="R0.F38.B44">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F40.B44">
<a href="#tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B43">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B43">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC[0]</a>
</td>
<td title="R0.F33.B43">
<a href="#tile-virtex6-IO-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B43">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SRVAL">~OLOGIC[0]:TFF_SRVAL[1]</a>
</td>
<td title="R0.F38.B43">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">~IODELAY[0]:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B43">
<a href="#tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW[4]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B42">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B42">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_TRANK1">OLOGIC[0]:INIT_TRANK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B42">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[9]</a>
</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[4]</a>
</td>
<td>-</td>
<td title="R0.F40.B42">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B41">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF3_SRVAL">~ILOGIC[0]:IFF3_SRVAL</a>
</td>
<td title="R0.F27.B41">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF4_INIT">~ILOGIC[0]:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B41">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[5]</a>
</td>
<td>-</td>
<td title="R0.F38.B41">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B41">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B40">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF4_SRVAL">~ILOGIC[0]:IFF4_SRVAL</a>
</td>
<td title="R0.F27.B40">
<a href="#tile-virtex6-IO-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B40">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B40">
<a href="#tile-virtex6-IO-OLOGIC[0]:ODELAY_USED">OLOGIC[0]:ODELAY_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B39">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B39">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_INIT">~OLOGIC[0]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B39">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_INIT">~OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F37.B39">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B39">
<a href="#tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B38">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B38">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B37">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_TRANK1">OLOGIC[0]:INIT_TRANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B37">
<a href="#tile-virtex6-IO-IODELAY[0]:INV.DATAIN">~IODELAY[0]:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B37">
<a href="#tile-virtex6-IO-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B36">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B36">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SRVAL">~OLOGIC[0]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B36">
<a href="#tile-virtex6-IO-IOB[0]:OMUX">IOB[0]:OMUX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B35">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">~ILOGIC[0]:INIT_RANK1_PARTIAL[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B35">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">~IODELAY[0]:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B35">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B34">
<a href="#tile-virtex6-IO-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B34">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B34">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B33">
<a href="#tile-virtex6-IO-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B33">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_TRANK1">OLOGIC[0]:INIT_TRANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B33">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B33">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[5]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B32">
<a href="#tile-virtex6-IO-ILOGIC[0]:D_EMU">ILOGIC[0]:D_EMU</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B32">
<a href="#tile-virtex6-IO-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B32">
<a href="#tile-virtex6-IO-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B32">
<a href="#tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B31">
<a href="#tile-virtex6-IO-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE[0]</a>
</td>
<td title="R0.F27.B31">
<a href="#tile-virtex6-IO-ILOGIC[0]:BITSLIP_SYNC">ILOGIC[0]:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B31">
<a href="#tile-virtex6-IO-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B31">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B31">
<a href="#tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B30">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">~ILOGIC[0]:INIT_RANK3[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B30">
<a href="#tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B29">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">~ILOGIC[0]:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B29">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_LOADCNT">OLOGIC[0]:INIT_LOADCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B29">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B29">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B28">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B28">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B28">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B28">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B27">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">~ILOGIC[0]:INIT_RANK1_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B27">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B27">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">~IODELAY[0]:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B27">
<a href="#tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW[2]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B26">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">~ILOGIC[0]:INIT_RANK1_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B26">
<a href="#tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B26">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[1]</a>
</td>
<td title="R0.F37.B26">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[1]</a>
</td>
<td title="R0.F38.B26">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F40.B26">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B25">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIPCNT">~ILOGIC[0]:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B25">
<a href="#tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[2]</a>
</td>
<td title="R0.F33.B25">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B25">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B25">
<a href="#tile-virtex6-IO-IODELAY[0]:INV.IDATAIN">~IODELAY[0]:INV.IDATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B25">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B24">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</a>
</td>
<td title="R0.F27.B24">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B24">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[7]</a>
</td>
<td title="R0.F33.B24">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B24">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B23">
<a href="#tile-virtex6-IO-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[3]</a>
</td>
<td title="R0.F27.B23">
<a href="#tile-virtex6-IO-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B23">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[7]</a>
</td>
<td title="R0.F33.B23">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_LOADCNT">OLOGIC[0]:INIT_LOADCNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B23">
<a href="#tile-virtex6-IO-OLOGIC[0]:DDR3_BYPASS">OLOGIC[0]:DDR3_BYPASS</a>
</td>
<td title="R0.F37.B23">
<a href="#tile-virtex6-IO-OLOGIC[0]:DDR3_DATA">OLOGIC[0]:DDR3_DATA</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B23">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[4]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B22">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B22">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B22">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[5]</a>
</td>
<td title="R0.F37.B22">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.CLKPERF">~OLOGIC[0]:INV.CLKPERF</a>
</td>
<td title="R0.F38.B22">
<a href="#tile-virtex6-IO-IODELAY[0]:INV.C">IODELAY[0]:INV.C</a>
</td>
<td>-</td>
<td title="R0.F40.B22">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex6-IO-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[2]</a>
</td>
<td title="R0.F27.B21">
<a href="#tile-virtex6-IO-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B21">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[3]</a>
</td>
<td title="R0.F37.B21">
<a href="#tile-virtex6-IO-OLOGIC[0]:WC_DELAY">OLOGIC[0]:WC_DELAY</a>
</td>
<td title="R0.F38.B21">
<a href="#tile-virtex6-IO-IODELAY[0]:CINVCTRL_SEL">IODELAY[0]:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B21">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B20">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIPCNT">~ILOGIC[0]:INIT_BITSLIPCNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</a>
</td>
<td title="R0.F33.B20">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B20">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[0]</a>
</td>
<td title="R0.F38.B20">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F40.B20">
<a href="#tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B19">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIPCNT">~ILOGIC[0]:INIT_BITSLIPCNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B19">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_LOADCNT">OLOGIC[0]:INIT_LOADCNT[1]</a>
</td>
<td title="R0.F33.B19">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B19">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[4]</a>
</td>
<td title="R0.F37.B19">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[2]</a>
</td>
<td title="R0.F38.B19">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B19">
<a href="#tile-virtex6-IO-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[2]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex6-IO-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B18">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[3]</a>
</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F40.B18">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex6-IO-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH[0]</a>
</td>
<td title="R0.F27.B17">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.CLK">~ILOGIC[0]:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B17">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[2]</a>
</td>
<td title="R0.F38.B17">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B17">
<a href="#tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B16">
<a href="#tile-virtex6-IO-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[2]</a>
</td>
<td title="R0.F27.B16">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.OCLK1">~ILOGIC[0]:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B16">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B16">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex6-IO-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B15">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex6-IO-ILOGIC[0]:DYN_OCLK_INV_EN">ILOGIC[0]:DYN_OCLK_INV_EN[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B14">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</a>
</td>
<td title="R0.F33.B14">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B14">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[1]</a>
</td>
<td title="R0.F38.B14">
<a href="#tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE[0]</a>
</td>
<td>-</td>
<td title="R0.F40.B14">
<a href="#tile-virtex6-IO-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex6-IO-ILOGIC[0]:DYN_OCLK_INV_EN">ILOGIC[0]:DYN_OCLK_INV_EN[0]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.OCLK2">~ILOGIC[0]:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_LOADCNT">OLOGIC[0]:INIT_LOADCNT[0]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B13">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[5]</a>
</td>
<td title="R0.F38.B13">
<a href="#tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B13">
<a href="#tile-virtex6-IO-IOB[0]:VR">IOB[0]:VR</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B12">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIPCNT">~ILOGIC[0]:INIT_BITSLIPCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B12">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[2]</a>
</td>
<td title="R0.F37.B12">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[3]</a>
</td>
<td title="R0.F38.B12">
<a href="#tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE[2]</a>
</td>
<td>-</td>
<td title="R0.F40.B12">
<a href="#tile-virtex6-IO-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B11">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B11">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B11">
<a href="#tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex6-IO-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B10">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B10">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[6]</a>
</td>
<td title="R0.F38.B10">
<a href="#tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R0.F40.B10">
<a href="#tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex6-IO-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F27.B9">
<a href="#tile-virtex6-IO-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B9">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B9">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[1]</a>
</td>
<td title="R0.F38.B9">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B9">
<a href="#tile-virtex6-IO-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B8">
<a href="#tile-virtex6-IO-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F27.B8">
<a href="#tile-virtex6-IO-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B8">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B8">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[7]</a>
</td>
<td title="R0.F37.B8">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1[5]</a>
</td>
<td title="R0.F38.B8">
<a href="#tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE[2]</a>
</td>
<td>-</td>
<td title="R0.F40.B8">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F27.B7">
<a href="#tile-virtex6-IO-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B7">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B7">
<a href="#tile-virtex6-IO-IOB[0]:PDRIVE">IOB[0]:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B6">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">~ILOGIC[0]:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B6">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B6">
<a href="#tile-virtex6-IO-OLOGIC[0]:INTERFACE_TYPE">OLOGIC[0]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B6">
<a href="#tile-virtex6-IO-IOB[0]:NDRIVE">IOB[0]:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B5">
<a href="#tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">~ILOGIC[0]:INIT_RANK1_PARTIAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B5">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[9]</a>
</td>
<td title="R0.F33.B5">
<a href="#tile-virtex6-IO-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B5">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B5">
<a href="#tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B4">
<a href="#tile-virtex6-IO-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F27.B4">
<a href="#tile-virtex6-IO-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B4">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B4">
<a href="#tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B3">
<a href="#tile-virtex6-IO-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B3">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B3">
<a href="#tile-virtex6-IO-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B2">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B2">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B2">
<a href="#tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B1">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B1">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT[8]</a>
</td>
<td title="R0.F37.B1">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B1">
<a href="#tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B0">
<a href="#tile-virtex6-IO-ILOGIC[0]:INV.D">~ILOGIC[0]:INV.D</a>
</td>
<td title="R0.F27.B0">
<a href="#tile-virtex6-IO-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B0">
<a href="#tile-virtex6-IO-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B0">
<a href="#tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B0">
<a href="#tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 IO rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B63">
<a href="#tile-virtex6-IO-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</a>
</td>
<td title="R1.F27.B63">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.D">~ILOGIC[1]:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B63">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B63">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B63">
<a href="#tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B62">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B62">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[5]</a>
</td>
<td title="R1.F37.B62">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B62">
<a href="#tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B61">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[11]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B61">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B61">
<a href="#tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B60">
<a href="#tile-virtex6-IO-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B60">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B60">
<a href="#tile-virtex6-IO-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B59">
<a href="#tile-virtex6-IO-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</a>
</td>
<td title="R1.F27.B59">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B59">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B59">
<a href="#tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[4]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B58">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">~ILOGIC[1]:INIT_RANK1_PARTIAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B58">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</a>
</td>
<td title="R1.F33.B58">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B58">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[9]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B58">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B57">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">~ILOGIC[1]:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B57">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B57">
<a href="#tile-virtex6-IO-OLOGIC[1]:INTERFACE_TYPE">OLOGIC[1]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B57">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">IOB[1]:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B56">
<a href="#tile-virtex6-IO-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[0]</a>
</td>
<td title="R1.F27.B56">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B56">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[9]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B56">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">IOB[1]:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B55">
<a href="#tile-virtex6-IO-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT[1]</a>
</td>
<td title="R1.F27.B55">
<a href="#tile-virtex6-IO-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B55">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B55">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[5]</a>
</td>
<td title="R1.F37.B55">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[7]</a>
</td>
<td>-</td>
<td title="R1.F39.B55">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE[2]</a>
</td>
<td>-</td>
<td title="R1.F41.B55">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[1]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B54">
<a href="#tile-virtex6-IO-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</a>
</td>
<td title="R1.F27.B54">
<a href="#tile-virtex6-IO-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B54">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B54">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B54">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE[4]</a>
</td>
<td title="R1.F40.B54">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B53">
<a href="#tile-virtex6-IO-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B53">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B53">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B53">
<a href="#tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R1.F41.B53">
<a href="#tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW[4]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B52">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B52">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[4]</a>
</td>
<td>-</td>
<td title="R1.F39.B52">
<a href="#tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B51">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIPCNT">~ILOGIC[1]:INIT_BITSLIPCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B51">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[3]</a>
</td>
<td title="R1.F37.B51">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[2]</a>
</td>
<td>-</td>
<td title="R1.F39.B51">
<a href="#tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE[2]</a>
</td>
<td>-</td>
<td title="R1.F41.B51">
<a href="#tile-virtex6-IO-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B50">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.OCLK2">~ILOGIC[1]:INV.OCLK2</a>
</td>
<td title="R1.F27.B50">
<a href="#tile-virtex6-IO-ILOGIC[1]:DYN_OCLK_INV_EN">ILOGIC[1]:DYN_OCLK_INV_EN[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B50">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[9]</a>
</td>
<td title="R1.F33.B50">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_LOADCNT">OLOGIC[1]:INIT_LOADCNT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B50">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B50">
<a href="#tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE[1]</a>
</td>
<td title="R1.F40.B50">
<a href="#tile-virtex6-IO-IOB[1]:VR">IOB[1]:VR</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B49">
<a href="#tile-virtex6-IO-ILOGIC[1]:DYN_OCLK_INV_EN">ILOGIC[1]:DYN_OCLK_INV_EN[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B49">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[10]</a>
</td>
<td title="R1.F33.B49">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B49">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B49">
<a href="#tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE[0]</a>
</td>
<td>-</td>
<td title="R1.F41.B49">
<a href="#tile-virtex6-IO-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B48">
<a href="#tile-virtex6-IO-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B48">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B48">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[4]</a>
</td>
<td>-</td>
<td title="R1.F39.B48">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B47">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.OCLK1">~ILOGIC[1]:INV.OCLK1</a>
</td>
<td title="R1.F27.B47">
<a href="#tile-virtex6-IO-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B47">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B47">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B47">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B46">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[2]</a>
</td>
<td title="R1.F27.B46">
<a href="#tile-virtex6-IO-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B46">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B46">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B46">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT[3]</a>
</td>
<td title="R1.F40.B46">
<a href="#tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B45">
<a href="#tile-virtex6-IO-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B45">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[3]</a>
</td>
<td>-</td>
<td title="R1.F39.B45">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R1.F41.B45">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[2]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B44">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIPCNT">~ILOGIC[1]:INIT_BITSLIPCNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B44">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC[0]</a>
</td>
<td title="R1.F33.B44">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_LOADCNT">OLOGIC[1]:INIT_LOADCNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B44">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[2]</a>
</td>
<td title="R1.F37.B44">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[4]</a>
</td>
<td>-</td>
<td title="R1.F39.B44">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT[1]</a>
</td>
<td title="R1.F40.B44">
<a href="#tile-virtex6-IO-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B43">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIPCNT">~ILOGIC[1]:INIT_BITSLIPCNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B43">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[8]</a>
</td>
<td title="R1.F33.B43">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B43">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B43">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R1.F41.B43">
<a href="#tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B42">
<a href="#tile-virtex6-IO-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</a>
</td>
<td title="R1.F27.B42">
<a href="#tile-virtex6-IO-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B42">
<a href="#tile-virtex6-IO-OLOGIC[1]:WC_DELAY">OLOGIC[1]:WC_DELAY</a>
</td>
<td title="R1.F37.B42">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[3]</a>
</td>
<td>-</td>
<td title="R1.F39.B42">
<a href="#tile-virtex6-IO-IODELAY[1]:CINVCTRL_SEL">IODELAY[1]:CINVCTRL_SEL</a>
</td>
<td title="R1.F40.B42">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B41">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B41">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B41">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.CLKPERF">~OLOGIC[1]:INV.CLKPERF</a>
</td>
<td title="R1.F37.B41">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[5]</a>
</td>
<td>-</td>
<td title="R1.F39.B41">
<a href="#tile-virtex6-IO-IODELAY[1]:INV.C">IODELAY[1]:INV.C</a>
</td>
<td>-</td>
<td title="R1.F41.B41">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B40">
<a href="#tile-virtex6-IO-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</a>
</td>
<td title="R1.F27.B40">
<a href="#tile-virtex6-IO-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B40">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_LOADCNT">OLOGIC[1]:INIT_LOADCNT[2]</a>
</td>
<td title="R1.F33.B40">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B40">
<a href="#tile-virtex6-IO-OLOGIC[1]:DDR3_DATA">OLOGIC[1]:DDR3_DATA</a>
</td>
<td title="R1.F37.B40">
<a href="#tile-virtex6-IO-OLOGIC[1]:DDR3_BYPASS">OLOGIC[1]:DDR3_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B40">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B39">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.CLK">~ILOGIC[1]:INV.CLK[0]</a>
</td>
<td title="R1.F27.B39">
<a href="#tile-virtex6-IO-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B39">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</a>
</td>
<td title="R1.F33.B39">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B39">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B38">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIPCNT">~ILOGIC[1]:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B38">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[6]</a>
</td>
<td title="R1.F33.B38">
<a href="#tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B38">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B38">
<a href="#tile-virtex6-IO-IODELAY[1]:INV.IDATAIN">~IODELAY[1]:INV.IDATAIN</a>
</td>
<td title="R1.F40.B38">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B37">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">~ILOGIC[1]:INIT_RANK1_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B37">
<a href="#tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B37">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[1]</a>
</td>
<td title="R1.F37.B37">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[1]</a>
</td>
<td>-</td>
<td title="R1.F39.B37">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F41.B37">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B36">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">~ILOGIC[1]:INIT_RANK1_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B36">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B36">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">~IODELAY[1]:IDELAY_VALUE_CUR[0]</a>
</td>
<td title="R1.F40.B36">
<a href="#tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B35">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B35">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B35">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B35">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B34">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B34">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_LOADCNT">OLOGIC[1]:INIT_LOADCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B34">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B34">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B33">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B33">
<a href="#tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B32">
<a href="#tile-virtex6-IO-ILOGIC[1]:BITSLIP_SYNC">ILOGIC[1]:BITSLIP_SYNC</a>
</td>
<td title="R1.F27.B32">
<a href="#tile-virtex6-IO-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B32">
<a href="#tile-virtex6-IO-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B32">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B32">
<a href="#tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B31">
<a href="#tile-virtex6-IO-ILOGIC[1]:D_EMU">ILOGIC[1]:D_EMU</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B31">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B31">
<a href="#tile-virtex6-IO-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B31">
<a href="#tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW[2]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B30">
<a href="#tile-virtex6-IO-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B30">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_TRANK1">OLOGIC[1]:INIT_TRANK1[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B30">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B30">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B29">
<a href="#tile-virtex6-IO-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B29">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B29">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B28">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">~ILOGIC[1]:INIT_RANK1_PARTIAL[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B28">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">~IODELAY[1]:IDELAY_VALUE_CUR[1]</a>
</td>
<td title="R1.F40.B28">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B27">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B27">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B26">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B26">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_TRANK1">OLOGIC[1]:INIT_TRANK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B26">
<a href="#tile-virtex6-IO-IODELAY[1]:INV.DATAIN">~IODELAY[1]:INV.DATAIN</a>
</td>
<td title="R1.F40.B26">
<a href="#tile-virtex6-IO-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B25">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B25">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B25">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B25">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[6]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B24">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B24">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_INIT">~OLOGIC[1]:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B24">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[6]</a>
</td>
<td title="R1.F37.B24">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_INIT">~OLOGIC[1]:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B24">
<a href="#tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B23">
<a href="#tile-virtex6-IO-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[1]</a>
</td>
<td title="R1.F27.B23">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF4_SRVAL">~ILOGIC[1]:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B23">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SRVAL">~OLOGIC[1]:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B23">
<a href="#tile-virtex6-IO-OLOGIC[1]:ODELAY_USED">OLOGIC[1]:ODELAY_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B22">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF4_INIT">~ILOGIC[1]:IFF4_INIT</a>
</td>
<td title="R1.F27.B22">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF3_SRVAL">~ILOGIC[1]:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B22">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[5]</a>
</td>
<td>-</td>
<td title="R1.F39.B22">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[3]</a>
</td>
<td title="R1.F40.B22">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">IOB[1]:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B21">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B21">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_TRANK1">OLOGIC[1]:INIT_TRANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B21">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[9]</a>
</td>
<td>-</td>
<td title="R1.F39.B21">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[4]</a>
</td>
<td>-</td>
<td title="R1.F41.B21">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B20">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B20">
<a href="#tile-virtex6-IO-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</a>
</td>
<td title="R1.F33.B20">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B20">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B20">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">~IODELAY[1]:IDELAY_VALUE_CUR[2]</a>
</td>
<td title="R1.F40.B20">
<a href="#tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B19">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B19">
<a href="#tile-virtex6-IO-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[3]</a>
</td>
<td title="R1.F33.B19">
<a href="#tile-virtex6-IO-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B19">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B19">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R1.F41.B19">
<a href="#tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B18">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF3_INIT">~ILOGIC[1]:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B18">
<a href="#tile-virtex6-IO-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B18">
<a href="#tile-virtex6-IO-IODELAY[1]:HIGH_PERFORMANCE_MODE">IODELAY[1]:HIGH_PERFORMANCE_MODE</a>
</td>
<td title="R1.F37.B18">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[12]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B18">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B17">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B17">
<a href="#tile-virtex6-IO-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B17">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR[4]</a>
</td>
<td title="R1.F37.B17">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SRVAL">~OLOGIC[1]:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B17">
<a href="#tile-virtex6-IO-IOB[1]:PULL">IOB[1]:PULL[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B16">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF2_INIT">~ILOGIC[1]:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B16">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B16">
<a href="#tile-virtex6-IO-IOB[1]:PULL">IOB[1]:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B15">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B15">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.T4">~OLOGIC[1]:INV.T4</a>
</td>
<td title="R1.F33.B15">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_TRANK1">OLOGIC[1]:INIT_TRANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B15">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B15">
<a href="#tile-virtex6-IO-IOB[1]:PULL">IOB[1]:PULL[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B14">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B14">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.T2">~OLOGIC[1]:INV.T2</a>
</td>
<td title="R1.F33.B14">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.T3">~OLOGIC[1]:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B14">
<a href="#tile-virtex6-IO-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B14">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[0]</a>
</td>
<td title="R1.F40.B14">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B13">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B13">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[1]</a>
</td>
<td title="R1.F33.B13">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.T1">~OLOGIC[1]:INV.T1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B13">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[4]</a>
</td>
<td title="R1.F37.B13">
<a href="#tile-virtex6-IO-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R1.F39.B13">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R1.F41.B13">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[7]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B12">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B12">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[3]</a>
</td>
<td title="R1.F33.B12">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B12">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">~IODELAY[1]:IDELAY_VALUE_CUR[3]</a>
</td>
<td title="R1.F40.B12">
<a href="#tile-virtex6-IO-IOB[1]:OUTPUT_DELAY">IOB[1]:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B11">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF1_INIT">~ILOGIC[1]:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B11">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[6]</a>
</td>
<td title="R1.F33.B11">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B11">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK2_PARTIAL">OLOGIC[1]:INIT_ORANK2_PARTIAL[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B11">
<a href="#tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE[3]</a>
</td>
<td>-</td>
<td title="R1.F41.B11">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B10">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF2_SRVAL">~ILOGIC[1]:IFF2_SRVAL</a>
</td>
<td title="R1.F27.B10">
<a href="#tile-virtex6-IO-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B10">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[0]</a>
</td>
<td title="R1.F33.B10">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B10">
<a href="#tile-virtex6-IO-IODELAY[1]:ENABLE">IODELAY[1]:ENABLE</a>
</td>
<td title="R1.F37.B10">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK2_PARTIAL">OLOGIC[1]:INIT_ORANK2_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B9">
<a href="#tile-virtex6-IO-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</a>
</td>
<td title="R1.F27.B9">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_SR_SYNC">ILOGIC[1]:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B9">
<a href="#tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH[4]</a>
</td>
<td title="R1.F33.B9">
<a href="#tile-virtex6-IO-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B9">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B9">
<a href="#tile-virtex6-IO-IOB[1]:DCIUPDATEMODE_ASREQUIRED">~IOB[1]:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B8">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_LATCH">~ILOGIC[1]:IFF_LATCH</a>
</td>
<td title="R1.F27.B8">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF1_SRVAL">~ILOGIC[1]:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B8">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.CLK1">~OLOGIC[1]:INV.CLK1</a>
</td>
<td title="R1.F33.B8">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B8">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK2_PARTIAL">OLOGIC[1]:INIT_ORANK2_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B8">
<a href="#tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B7">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">~ILOGIC[1]:INIT_RANK3[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B7">
<a href="#tile-virtex6-IO-OLOGIC[1]:INV.CLK2">~OLOGIC[1]:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B7">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_ORANK2_PARTIAL">OLOGIC[1]:INIT_ORANK2_PARTIAL[3]</a>
</td>
<td title="R1.F37.B7">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B7">
<a href="#tile-virtex6-IO-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B6">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">~ILOGIC[1]:INIT_RANK2[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B6">
<a href="#tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B6">
<a href="#tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">~IODELAY[1]:IDELAY_VALUE_CUR[4]</a>
</td>
<td title="R1.F40.B6">
<a href="#tile-virtex6-IO-IOB[1]:DCI_MISC">IOB[1]:DCI_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B5">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B5">
<a href="#tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[3]</a>
</td>
<td title="R1.F33.B5">
<a href="#tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B5">
<a href="#tile-virtex6-IO-IOB[1]:DCI_MISC">IOB[1]:DCI_MISC[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B4">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_CE">~ILOGIC[1]:INIT_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B4">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[1]</a>
</td>
<td title="R1.F37.B4">
<a href="#tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B3">
<a href="#tile-virtex6-IO-ILOGIC[1]:INIT_CE">~ILOGIC[1]:INIT_CE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B3">
<a href="#tile-virtex6-IO-IODELAY[1]:EXTRA_DELAY">IODELAY[1]:EXTRA_DELAY</a>
</td>
<td title="R1.F37.B3">
<a href="#tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B2">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</a>
</td>
<td title="R1.F27.B2">
<a href="#tile-virtex6-IO-ILOGIC[1]:READBACK_I">ILOGIC[1]:READBACK_I</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B2">
<a href="#tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[3]</a>
</td>
<td title="R1.F37.B2">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B2">
<a href="#tile-virtex6-IO-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B1">
<a href="#tile-virtex6-IO-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</a>
</td>
<td title="R1.F27.B1">
<a href="#tile-virtex6-IO-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B1">
<a href="#tile-virtex6-IO-ILOGIC[1]:D_EMU_OPTION">ILOGIC[1]:D_EMU_OPTION[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B1">
<a href="#tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F41.B1">
<a href="#tile-virtex6-IO-IOB[1]:DCI_T">IOB[1]:DCI_T</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B0">
<a href="#tile-virtex6-IO-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</a>
</td>
<td title="R1.F27.B0">
<a href="#tile-virtex6-IO-ILOGIC[1]:RANK12_DLY">ILOGIC[1]:RANK12_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B0">
<a href="#tile-virtex6-IO-ILOGIC[1]:D_EMU_OPTION">ILOGIC[1]:D_EMU_OPTION[1]</a>
</td>
<td title="R1.F33.B0">
<a href="#tile-virtex6-IO-ILOGIC[1]:D_EMU_OPTION">ILOGIC[1]:D_EMU_OPTION[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F36.B0">
<a href="#tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT[3]</a>
</td>
<td title="R1.F37.B0">
<a href="#tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F40.B0">
<a href="#tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F27.B21</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:BITSLIP_SYNC">ILOGIC[0]:BITSLIP_SYNC</th>
<th>0.F27.B31</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:DYN_CLKDIV_INV_EN">ILOGIC[0]:DYN_CLKDIV_INV_EN</th>
<th>0.F27.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:DYN_CLK_INV_EN">ILOGIC[0]:DYN_CLK_INV_EN</th>
<th>0.F27.B23</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:D_EMU">ILOGIC[0]:D_EMU</th>
<th>0.F26.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F26.B4</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</th>
<th>0.F27.B61</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_SR_SYNC">ILOGIC[0]:IFF_SR_SYNC</th>
<th>0.F26.B54</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F27.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_TSBYPASS_ENABLE">ILOGIC[0]:IFF_TSBYPASS_ENABLE</th>
<th>0.F26.B7</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:INV.CLKDIV">ILOGIC[0]:INV.CLKDIV</th>
<th>0.F26.B24</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F27.B33</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:I_TSBYPASS_ENABLE">ILOGIC[0]:I_TSBYPASS_ENABLE</th>
<th>0.F26.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:RANK12_DLY">ILOGIC[0]:RANK12_DLY</th>
<th>0.F26.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:RANK23_DLY">ILOGIC[0]:RANK23_DLY</th>
<th>0.F27.B62</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:READBACK_I">ILOGIC[0]:READBACK_I</th>
<th>0.F26.B61</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:SERDES">ILOGIC[0]:SERDES</th>
<th>0.F27.B54</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</th>
<th>1.F26.B42</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:BITSLIP_SYNC">ILOGIC[1]:BITSLIP_SYNC</th>
<th>1.F26.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DYN_CLKDIV_INV_EN">ILOGIC[1]:DYN_CLKDIV_INV_EN</th>
<th>1.F26.B54</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DYN_CLK_INV_EN">ILOGIC[1]:DYN_CLK_INV_EN</th>
<th>1.F26.B40</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:D_EMU">ILOGIC[1]:D_EMU</th>
<th>1.F27.B31</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</th>
<th>1.F27.B59</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</th>
<th>1.F26.B2</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_SR_SYNC">ILOGIC[1]:IFF_SR_SYNC</th>
<th>1.F27.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</th>
<th>1.F26.B0</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_TSBYPASS_ENABLE">ILOGIC[1]:IFF_TSBYPASS_ENABLE</th>
<th>1.F27.B56</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INV.CLKDIV">ILOGIC[1]:INV.CLKDIV</th>
<th>1.F27.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</th>
<th>1.F26.B30</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:I_TSBYPASS_ENABLE">ILOGIC[1]:I_TSBYPASS_ENABLE</th>
<th>1.F27.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:RANK12_DLY">ILOGIC[1]:RANK12_DLY</th>
<th>1.F27.B0</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:RANK23_DLY">ILOGIC[1]:RANK23_DLY</th>
<th>1.F26.B1</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:READBACK_I">ILOGIC[1]:READBACK_I</th>
<th>1.F27.B2</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:SERDES">ILOGIC[1]:SERDES</th>
<th>1.F26.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:DCI_T">IOB[0]:DCI_T</th>
<th>0.F40.B62</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:OUTPUT_DELAY">IOB[0]:OUTPUT_DELAY</th>
<th>0.F41.B51</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:PULL_DYNAMIC">IOB[0]:PULL_DYNAMIC</th>
<th>0.F41.B37</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:VR">IOB[0]:VR</th>
<th>0.F41.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:VREF_SYSMON">IOB[0]:VREF_SYSMON</th>
<th>0.F41.B3</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:DCI_T">IOB[1]:DCI_T</th>
<th>1.F41.B1</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:OUTPUT_DELAY">IOB[1]:OUTPUT_DELAY</th>
<th>1.F40.B12</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:PULL_DYNAMIC">IOB[1]:PULL_DYNAMIC</th>
<th>1.F40.B26</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:VR">IOB[1]:VR</th>
<th>1.F40.B50</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:VREF_SYSMON">IOB[1]:VREF_SYSMON</th>
<th>1.F40.B60</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:CINVCTRL_SEL">IODELAY[0]:CINVCTRL_SEL</th>
<th>0.F38.B21</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:ENABLE">IODELAY[0]:ENABLE</th>
<th>0.F37.B53</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:EXTRA_DELAY">IODELAY[0]:EXTRA_DELAY</th>
<th>0.F37.B60</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:HIGH_PERFORMANCE_MODE">IODELAY[0]:HIGH_PERFORMANCE_MODE</th>
<th>0.F37.B45</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:INV.C">IODELAY[0]:INV.C</th>
<th>0.F38.B22</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:CINVCTRL_SEL">IODELAY[1]:CINVCTRL_SEL</th>
<th>1.F39.B42</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:ENABLE">IODELAY[1]:ENABLE</th>
<th>1.F36.B10</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:EXTRA_DELAY">IODELAY[1]:EXTRA_DELAY</th>
<th>1.F36.B3</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:HIGH_PERFORMANCE_MODE">IODELAY[1]:HIGH_PERFORMANCE_MODE</th>
<th>1.F36.B18</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:INV.C">IODELAY[1]:INV.C</th>
<th>1.F39.B41</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:DDR3_BYPASS">OLOGIC[0]:DDR3_BYPASS</th>
<th>0.F36.B23</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:DDR3_DATA">OLOGIC[0]:DDR3_DATA</th>
<th>0.F37.B23</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.CLKDIV">OLOGIC[0]:INV.CLKDIV</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D1">OLOGIC[0]:INV.D1</th>
<th>0.F33.B24</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D2">OLOGIC[0]:INV.D2</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D3">OLOGIC[0]:INV.D3</th>
<th>0.F32.B14</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D4">OLOGIC[0]:INV.D4</th>
<th>0.F33.B11</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D5">OLOGIC[0]:INV.D5</th>
<th>0.F32.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.D6">OLOGIC[0]:INV.D6</th>
<th>0.F33.B5</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:MISR_ENABLE">OLOGIC[0]:MISR_ENABLE</th>
<th>0.F27.B4</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:MISR_ENABLE_FDBK">OLOGIC[0]:MISR_ENABLE_FDBK</th>
<th>0.F27.B3</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F27.B0</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:ODELAY_USED">OLOGIC[0]:ODELAY_USED</th>
<th>0.F36.B40</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:OFF_SR_USED">OLOGIC[0]:OFF_SR_USED</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:SELFHEAL">OLOGIC[0]:SELFHEAL</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:SERDES">OLOGIC[0]:SERDES</th>
<th>0.F33.B31</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:TFF_SR_USED">OLOGIC[0]:TFF_SR_USED</th>
<th>0.F36.B50</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:WC_DELAY">OLOGIC[0]:WC_DELAY</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:DDR3_BYPASS">OLOGIC[1]:DDR3_BYPASS</th>
<th>1.F37.B40</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:DDR3_DATA">OLOGIC[1]:DDR3_DATA</th>
<th>1.F36.B40</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.CLKDIV">OLOGIC[1]:INV.CLKDIV</th>
<th>1.F33.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D1">OLOGIC[1]:INV.D1</th>
<th>1.F32.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D2">OLOGIC[1]:INV.D2</th>
<th>1.F33.B43</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D3">OLOGIC[1]:INV.D3</th>
<th>1.F33.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D4">OLOGIC[1]:INV.D4</th>
<th>1.F32.B52</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D5">OLOGIC[1]:INV.D5</th>
<th>1.F33.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.D6">OLOGIC[1]:INV.D6</th>
<th>1.F32.B58</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:MISR_ENABLE">OLOGIC[1]:MISR_ENABLE</th>
<th>1.F26.B59</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:MISR_ENABLE_FDBK">OLOGIC[1]:MISR_ENABLE_FDBK</th>
<th>1.F26.B60</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</th>
<th>1.F26.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:ODELAY_USED">OLOGIC[1]:ODELAY_USED</th>
<th>1.F37.B23</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:OFF_SR_USED">OLOGIC[1]:OFF_SR_USED</th>
<th>1.F33.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:SELFHEAL">OLOGIC[1]:SELFHEAL</th>
<th>1.F32.B20</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:SERDES">OLOGIC[1]:SERDES</th>
<th>1.F32.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TFF_SR_USED">OLOGIC[1]:TFF_SR_USED</th>
<th>1.F37.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:WC_DELAY">OLOGIC[1]:WC_DELAY</th>
<th>1.F36.B42</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:DATA_RATE">ILOGIC[0]:DATA_RATE</th>
<th>0.F26.B34</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DATA_RATE">ILOGIC[1]:DATA_RATE</th>
<th>1.F27.B29</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:DATA_WIDTH">ILOGIC[0]:DATA_WIDTH</th>
<th>0.F26.B23</th>
<th>0.F26.B21</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DATA_WIDTH">ILOGIC[1]:DATA_WIDTH</th>
<th>1.F27.B40</th>
<th>1.F27.B42</th>
<th>1.F26.B45</th>
<th>1.F27.B46</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:DDR_CLK_EDGE">ILOGIC[0]:DDR_CLK_EDGE</th>
<th>0.F27.B40</th>
<th>0.F26.B53</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DDR_CLK_EDGE">ILOGIC[1]:DDR_CLK_EDGE</th>
<th>1.F26.B23</th>
<th>1.F27.B10</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:DYN_OCLK_INV_EN">ILOGIC[0]:DYN_OCLK_INV_EN</th>
<th>0.F27.B14</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:DYN_OCLK_INV_EN">ILOGIC[1]:DYN_OCLK_INV_EN</th>
<th>1.F27.B50</th>
<th>1.F26.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:DCI_MISC">IOB[0]:DCI_MISC</th>
<th>0.F41.B57</th>
<th>0.F40.B58</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F41.B29</th>
<th>0.F40.B28</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:DCI_MISC">IOB[1]:DCI_MISC</th>
<th>1.F40.B6</th>
<th>1.F41.B5</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>1.F41.B35</th>
<th>1.F40.B34</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F36.B48</th>
<th>0.F32.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</th>
<th>1.F37.B15</th>
<th>1.F33.B31</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:D_EMU_OPTION">ILOGIC[0]:D_EMU_OPTION</th>
<th>0.F32.B62</th>
<th>0.F33.B63</th>
<th>0.F32.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:D_EMU_OPTION">ILOGIC[1]:D_EMU_OPTION</th>
<th>1.F33.B1</th>
<th>1.F32.B0</th>
<th>1.F33.B0</th>
</tr>

</thead>

<tbody>
<tr><td>DLY3</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DLY0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DLY2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MATCH_DLY0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MATCH_DLY2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DLY1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF1_INIT">ILOGIC[0]:IFF1_INIT</th>
<th>0.F26.B52</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF1_SRVAL">ILOGIC[0]:IFF1_SRVAL</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF2_INIT">ILOGIC[0]:IFF2_INIT</th>
<th>0.F27.B47</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF2_SRVAL">ILOGIC[0]:IFF2_SRVAL</th>
<th>0.F27.B53</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF3_INIT">ILOGIC[0]:IFF3_INIT</th>
<th>0.F27.B45</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF3_SRVAL">ILOGIC[0]:IFF3_SRVAL</th>
<th>0.F26.B41</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF4_INIT">ILOGIC[0]:IFF4_INIT</th>
<th>0.F27.B41</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF4_SRVAL">ILOGIC[0]:IFF4_SRVAL</th>
<th>0.F26.B40</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F27.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:INV.D">ILOGIC[0]:INV.D</th>
<th>0.F26.B0</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:INV.OCLK1">ILOGIC[0]:INV.OCLK1</th>
<th>0.F27.B16</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:INV.OCLK2">ILOGIC[0]:INV.OCLK2</th>
<th>0.F27.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF1_INIT">ILOGIC[1]:IFF1_INIT</th>
<th>1.F27.B11</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF1_SRVAL">ILOGIC[1]:IFF1_SRVAL</th>
<th>1.F27.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF2_INIT">ILOGIC[1]:IFF2_INIT</th>
<th>1.F26.B16</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF2_SRVAL">ILOGIC[1]:IFF2_SRVAL</th>
<th>1.F26.B10</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF3_INIT">ILOGIC[1]:IFF3_INIT</th>
<th>1.F26.B18</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF3_SRVAL">ILOGIC[1]:IFF3_SRVAL</th>
<th>1.F27.B22</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF4_INIT">ILOGIC[1]:IFF4_INIT</th>
<th>1.F26.B22</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF4_SRVAL">ILOGIC[1]:IFF4_SRVAL</th>
<th>1.F27.B23</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</th>
<th>1.F26.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INV.D">ILOGIC[1]:INV.D</th>
<th>1.F27.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INV.OCLK1">ILOGIC[1]:INV.OCLK1</th>
<th>1.F26.B47</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INV.OCLK2">ILOGIC[1]:INV.OCLK2</th>
<th>1.F26.B50</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:DCIUPDATEMODE_ASREQUIRED">IOB[0]:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.F40.B54</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:DCIUPDATEMODE_ASREQUIRED">IOB[1]:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.F41.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:INV.DATAIN">IODELAY[0]:INV.DATAIN</th>
<th>0.F38.B37</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:INV.IDATAIN">IODELAY[0]:INV.IDATAIN</th>
<th>0.F38.B25</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:INV.DATAIN">IODELAY[1]:INV.DATAIN</th>
<th>1.F39.B26</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:INV.IDATAIN">IODELAY[1]:INV.IDATAIN</th>
<th>1.F39.B38</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.CLK1">OLOGIC[0]:INV.CLK1</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.CLK2">OLOGIC[0]:INV.CLK2</th>
<th>0.F32.B56</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.CLKPERF">OLOGIC[0]:INV.CLKPERF</th>
<th>0.F37.B22</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.T1">OLOGIC[0]:INV.T1</th>
<th>0.F32.B50</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.T2">OLOGIC[0]:INV.T2</th>
<th>0.F33.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.T3">OLOGIC[0]:INV.T3</th>
<th>0.F32.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INV.T4">OLOGIC[0]:INV.T4</th>
<th>0.F33.B48</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F32.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F36.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.CLK1">OLOGIC[1]:INV.CLK1</th>
<th>1.F32.B8</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.CLK2">OLOGIC[1]:INV.CLK2</th>
<th>1.F33.B7</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.CLKPERF">OLOGIC[1]:INV.CLKPERF</th>
<th>1.F36.B41</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.T1">OLOGIC[1]:INV.T1</th>
<th>1.F33.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.T2">OLOGIC[1]:INV.T2</th>
<th>1.F32.B14</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.T3">OLOGIC[1]:INV.T3</th>
<th>1.F33.B14</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INV.T4">OLOGIC[1]:INV.T4</th>
<th>1.F32.B15</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</th>
<th>1.F33.B24</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</th>
<th>1.F37.B24</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIP">ILOGIC[0]:INIT_BITSLIP</th>
<th>0.F26.B58</th>
<th>0.F27.B49</th>
<th>0.F26.B48</th>
<th>0.F27.B43</th>
<th>0.F26.B36</th>
<th>0.F26.B28</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIP">ILOGIC[1]:INIT_BITSLIP</th>
<th>1.F27.B5</th>
<th>1.F26.B14</th>
<th>1.F27.B15</th>
<th>1.F26.B20</th>
<th>1.F27.B27</th>
<th>1.F27.B35</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_ORANK1">OLOGIC[0]:INIT_ORANK1</th>
<th>0.F32.B27</th>
<th>0.F32.B22</th>
<th>0.F33.B16</th>
<th>0.F33.B10</th>
<th>0.F33.B6</th>
<th>0.F33.B1</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_ORANK1">OLOGIC[1]:INIT_ORANK1</th>
<th>1.F33.B36</th>
<th>1.F33.B41</th>
<th>1.F32.B47</th>
<th>1.F32.B53</th>
<th>1.F32.B57</th>
<th>1.F32.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_BITSLIPCNT">ILOGIC[0]:INIT_BITSLIPCNT</th>
<th>0.F26.B12</th>
<th>0.F27.B19</th>
<th>0.F26.B20</th>
<th>0.F27.B25</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_BITSLIPCNT">ILOGIC[1]:INIT_BITSLIPCNT</th>
<th>1.F27.B51</th>
<th>1.F26.B44</th>
<th>1.F27.B43</th>
<th>1.F26.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_CE">ILOGIC[0]:INIT_CE</th>
<th>0.F26.B60</th>
<th>0.F27.B59</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_CE">ILOGIC[1]:INIT_CE</th>
<th>1.F27.B3</th>
<th>1.F26.B4</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_RANK1_PARTIAL">ILOGIC[0]:INIT_RANK1_PARTIAL</th>
<th>0.F27.B35</th>
<th>0.F27.B27</th>
<th>0.F26.B26</th>
<th>0.F26.B6</th>
<th>0.F27.B5</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_RANK1_PARTIAL">ILOGIC[1]:INIT_RANK1_PARTIAL</th>
<th>1.F26.B28</th>
<th>1.F26.B36</th>
<th>1.F27.B37</th>
<th>1.F27.B57</th>
<th>1.F26.B58</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_CUR">IODELAY[0]:IDELAY_VALUE_CUR</th>
<th>0.F38.B57</th>
<th>0.F38.B51</th>
<th>0.F38.B43</th>
<th>0.F38.B35</th>
<th>0.F38.B27</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_CUR">IODELAY[1]:IDELAY_VALUE_CUR</th>
<th>1.F39.B6</th>
<th>1.F39.B12</th>
<th>1.F39.B20</th>
<th>1.F39.B28</th>
<th>1.F39.B36</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_RANK2">ILOGIC[0]:INIT_RANK2</th>
<th>0.F27.B57</th>
<th>0.F26.B50</th>
<th>0.F26.B44</th>
<th>0.F27.B39</th>
<th>0.F27.B37</th>
<th>0.F27.B29</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[0]:INIT_RANK3">ILOGIC[0]:INIT_RANK3</th>
<th>0.F26.B56</th>
<th>0.F27.B51</th>
<th>0.F26.B46</th>
<th>0.F26.B42</th>
<th>0.F26.B38</th>
<th>0.F26.B30</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_RANK2">ILOGIC[1]:INIT_RANK2</th>
<th>1.F26.B6</th>
<th>1.F27.B13</th>
<th>1.F27.B19</th>
<th>1.F26.B24</th>
<th>1.F26.B26</th>
<th>1.F26.B34</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INIT_RANK3">ILOGIC[1]:INIT_RANK3</th>
<th>1.F27.B7</th>
<th>1.F26.B12</th>
<th>1.F27.B17</th>
<th>1.F27.B21</th>
<th>1.F27.B25</th>
<th>1.F27.B33</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INTERFACE_TYPE">ILOGIC[0]:INTERFACE_TYPE</th>
<th>0.F26.B16</th>
<th>0.F27.B10</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INTERFACE_TYPE">ILOGIC[1]:INTERFACE_TYPE</th>
<th>1.F27.B47</th>
<th>1.F26.B53</th>
<th>1.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:INV.CLK">ILOGIC[0]:INV.CLK</th>
<th>0.F27.B24</th>
<th>0.F27.B22</th>
<th>0.F27.B17</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:INV.CLK">ILOGIC[1]:INV.CLK</th>
<th>1.F26.B46</th>
<th>1.F26.B41</th>
<th>1.F26.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F33.B36</th>
<th>0.F32.B40</th>
<th>0.F32.B38</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F37.B44</th>
<th>0.F37.B43</th>
<th>0.F36.B46</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</th>
<th>1.F33.B25</th>
<th>1.F33.B23</th>
<th>1.F32.B27</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</th>
<th>1.F37.B17</th>
<th>1.F36.B20</th>
<th>1.F36.B19</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:NUM_CE">ILOGIC[0]:NUM_CE</th>
<th>0.F26.B62</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:NUM_CE">ILOGIC[1]:NUM_CE</th>
<th>1.F27.B1</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:SERDES_MODE">ILOGIC[0]:SERDES_MODE</th>
<th>0.F26.B31</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:SERDES_MODE">ILOGIC[1]:SERDES_MODE</th>
<th>1.F27.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:SERDES_MODE">OLOGIC[0]:SERDES_MODE</th>
<th>0.F37.B32</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:SERDES_MODE">OLOGIC[1]:SERDES_MODE</th>
<th>1.F36.B31</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex6-IO-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX</th>
<th>1.F27.B54</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:DCI_MODE">IOB[0]:DCI_MODE</th>
<th>0.F41.B19</th>
<th>0.F40.B12</th>
<th>0.F40.B14</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:DCI_MODE">IOB[1]:DCI_MODE</th>
<th>1.F40.B44</th>
<th>1.F41.B51</th>
<th>1.F41.B49</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_VCC</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F40.B4</th>
<th>0.F40.B2</th>
<th>0.F41.B63</th>
<th>0.F41.B1</th>
<th>0.F40.B0</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>1.F41.B59</th>
<th>1.F41.B61</th>
<th>1.F40.B0</th>
<th>1.F40.B62</th>
<th>1.F41.B63</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:LVDS">IOB[0]:LVDS</th>
<th>0.F41.B55</th>
<th>0.F40.B50</th>
<th>0.F40.B38</th>
<th>0.F41.B33</th>
<th>0.F41.B23</th>
<th>0.F40.B22</th>
<th>0.F40.B18</th>
<th>0.F40.B8</th>
<th>0.F41.B5</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:LVDS">IOB[1]:LVDS</th>
<th>1.F40.B8</th>
<th>1.F41.B13</th>
<th>1.F41.B25</th>
<th>1.F40.B30</th>
<th>1.F40.B40</th>
<th>1.F41.B41</th>
<th>1.F41.B45</th>
<th>1.F41.B55</th>
<th>1.F40.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F40.B6</th>
<th>0.F41.B21</th>
<th>0.F40.B34</th>
<th>0.F40.B42</th>
<th>0.F41.B49</th>
<th>0.F41.B61</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>1.F41.B57</th>
<th>1.F40.B42</th>
<th>1.F41.B29</th>
<th>1.F41.B21</th>
<th>1.F40.B14</th>
<th>1.F40.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:NSLEW">IOB[0]:NSLEW</th>
<th>0.F41.B43</th>
<th>0.F41.B17</th>
<th>0.F40.B32</th>
<th>0.F40.B30</th>
<th>0.F40.B44</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[0]:PSLEW">IOB[0]:PSLEW</th>
<th>0.F40.B10</th>
<th>0.F40.B20</th>
<th>0.F41.B27</th>
<th>0.F41.B31</th>
<th>0.F41.B39</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:NSLEW">IOB[1]:NSLEW</th>
<th>1.F40.B20</th>
<th>1.F40.B46</th>
<th>1.F41.B31</th>
<th>1.F41.B33</th>
<th>1.F41.B19</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:PSLEW">IOB[1]:PSLEW</th>
<th>1.F41.B53</th>
<th>1.F41.B43</th>
<th>1.F40.B36</th>
<th>1.F40.B32</th>
<th>1.F40.B24</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:ALT_DELAY_VALUE">IODELAY[0]:ALT_DELAY_VALUE</th>
<th>0.F38.B10</th>
<th>0.F38.B11</th>
<th>0.F38.B12</th>
<th>0.F38.B13</th>
<th>0.F38.B14</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[0]:IDELAY_VALUE_INIT">IODELAY[0]:IDELAY_VALUE_INIT</th>
<th>0.F38.B16</th>
<th>0.F38.B17</th>
<th>0.F38.B18</th>
<th>0.F38.B19</th>
<th>0.F38.B20</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:ALT_DELAY_VALUE">IODELAY[1]:ALT_DELAY_VALUE</th>
<th>1.F39.B53</th>
<th>1.F39.B52</th>
<th>1.F39.B51</th>
<th>1.F39.B50</th>
<th>1.F39.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:IDELAY_VALUE_INIT">IODELAY[1]:IDELAY_VALUE_INIT</th>
<th>1.F39.B47</th>
<th>1.F39.B46</th>
<th>1.F39.B45</th>
<th>1.F39.B44</th>
<th>1.F39.B43</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:OMUX">IOB[0]:OMUX</th>
<th>0.F40.B36</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
</tr>

<tr><td>OTHER_O_INV</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:OUTPUT_MISC">IOB[0]:OUTPUT_MISC</th>
<th>0.F41.B9</th>
<th>0.F41.B25</th>
<th>0.F40.B24</th>
<th>0.F41.B35</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:OUTPUT_MISC">IOB[1]:OUTPUT_MISC</th>
<th>1.F40.B54</th>
<th>1.F40.B38</th>
<th>1.F41.B39</th>
<th>1.F40.B28</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_LOADCNT">OLOGIC[0]:INIT_LOADCNT</th>
<th>0.F32.B29</th>
<th>0.F33.B23</th>
<th>0.F32.B19</th>
<th>0.F32.B13</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_ORANK2_PARTIAL">OLOGIC[0]:INIT_ORANK2_PARTIAL</th>
<th>0.F37.B56</th>
<th>0.F37.B55</th>
<th>0.F36.B53</th>
<th>0.F36.B52</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_TRANK1">OLOGIC[0]:INIT_TRANK1</th>
<th>0.F32.B48</th>
<th>0.F33.B42</th>
<th>0.F33.B37</th>
<th>0.F32.B33</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F36.B38</th>
<th>0.F33.B19</th>
<th>0.F33.B0</th>
<th>0.F32.B43</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_LOADCNT">OLOGIC[1]:INIT_LOADCNT</th>
<th>1.F33.B34</th>
<th>1.F32.B40</th>
<th>1.F33.B44</th>
<th>1.F33.B50</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_ORANK2_PARTIAL">OLOGIC[1]:INIT_ORANK2_PARTIAL</th>
<th>1.F36.B7</th>
<th>1.F36.B8</th>
<th>1.F37.B10</th>
<th>1.F37.B11</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_TRANK1">OLOGIC[1]:INIT_TRANK1</th>
<th>1.F33.B30</th>
<th>1.F32.B26</th>
<th>1.F32.B21</th>
<th>1.F33.B15</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</th>
<th>1.F37.B25</th>
<th>1.F33.B20</th>
<th>1.F32.B63</th>
<th>1.F32.B44</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F41.B7</th>
<th>0.F40.B26</th>
<th>0.F41.B41</th>
<th>0.F41.B45</th>
<th>0.F40.B52</th>
<th>0.F40.B56</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>1.F40.B56</th>
<th>1.F41.B37</th>
<th>1.F40.B22</th>
<th>1.F40.B18</th>
<th>1.F41.B11</th>
<th>1.F41.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IOB[0]:PULL">IOB[0]:PULL</th>
<th>0.F40.B48</th>
<th>0.F41.B47</th>
<th>0.F40.B46</th>
</tr>

<tr><th id="tile-virtex6-IO-IOB[1]:PULL">IOB[1]:PULL</th>
<th>1.F41.B15</th>
<th>1.F40.B16</th>
<th>1.F41.B17</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC</th>
<th>0.F38.B42</th>
<th>0.F38.B41</th>
<th>0.F38.B44</th>
<th>0.F38.B50</th>
<th>0.F38.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC</th>
<th>1.F39.B21</th>
<th>1.F39.B22</th>
<th>1.F39.B19</th>
<th>1.F39.B13</th>
<th>1.F39.B14</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>O</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>IO</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-IODELAY[0]:DELAY_TYPE">IODELAY[0]:DELAY_TYPE</th>
<th>0.F38.B52</th>
<th>0.F38.B9</th>
<th>0.F38.B8</th>
<th>0.F38.B15</th>
<th>0.F38.B26</th>
</tr>

<tr><th id="tile-virtex6-IO-IODELAY[1]:DELAY_TYPE">IODELAY[1]:DELAY_TYPE</th>
<th>1.F39.B54</th>
<th>1.F39.B11</th>
<th>1.F39.B55</th>
<th>1.F39.B48</th>
<th>1.F39.B37</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOADABLE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VARIABLE_SWAPPED</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IO_VAR_LOADABLE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:CLK_RATIO">OLOGIC[0]:CLK_RATIO</th>
<th>0.F33.B44</th>
<th>0.F32.B44</th>
<th>0.F33.B45</th>
<th>0.F32.B46</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:CLK_RATIO">OLOGIC[1]:CLK_RATIO</th>
<th>1.F32.B19</th>
<th>1.F33.B19</th>
<th>1.F32.B18</th>
<th>1.F33.B17</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:DATA_WIDTH">OLOGIC[0]:DATA_WIDTH</th>
<th>0.F32.B53</th>
<th>0.F33.B52</th>
<th>0.F32.B51</th>
<th>0.F33.B54</th>
<th>0.F33.B51</th>
<th>0.F32.B52</th>
<th>0.F33.B50</th>
<th>0.F33.B53</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:DATA_WIDTH">OLOGIC[1]:DATA_WIDTH</th>
<th>1.F33.B10</th>
<th>1.F32.B11</th>
<th>1.F33.B12</th>
<th>1.F32.B9</th>
<th>1.F32.B12</th>
<th>1.F33.B11</th>
<th>1.F32.B13</th>
<th>1.F32.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_DLY_CNT">OLOGIC[0]:INIT_DLY_CNT</th>
<th>0.F36.B42</th>
<th>0.F36.B1</th>
<th>0.F36.B47</th>
<th>0.F37.B54</th>
<th>0.F37.B13</th>
<th>0.F36.B19</th>
<th>0.F37.B63</th>
<th>0.F37.B31</th>
<th>0.F37.B59</th>
<th>0.F36.B25</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_DLY_CNT">OLOGIC[1]:INIT_DLY_CNT</th>
<th>1.F37.B21</th>
<th>1.F37.B62</th>
<th>1.F37.B16</th>
<th>1.F36.B9</th>
<th>1.F36.B50</th>
<th>1.F37.B44</th>
<th>1.F36.B0</th>
<th>1.F36.B32</th>
<th>1.F36.B4</th>
<th>1.F37.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_ADDR">OLOGIC[0]:INIT_FIFO_ADDR</th>
<th>0.F36.B0</th>
<th>0.F36.B7</th>
<th>0.F37.B2</th>
<th>0.F36.B8</th>
<th>0.F37.B39</th>
<th>0.F36.B41</th>
<th>0.F37.B46</th>
<th>0.F36.B18</th>
<th>0.F36.B12</th>
<th>0.F37.B14</th>
<th>0.F37.B20</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_ADDR">OLOGIC[1]:INIT_FIFO_ADDR</th>
<th>1.F37.B63</th>
<th>1.F37.B56</th>
<th>1.F36.B61</th>
<th>1.F37.B55</th>
<th>1.F36.B24</th>
<th>1.F37.B22</th>
<th>1.F36.B17</th>
<th>1.F37.B45</th>
<th>1.F37.B51</th>
<th>1.F36.B49</th>
<th>1.F36.B43</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_FIFO_RESET">OLOGIC[0]:INIT_FIFO_RESET</th>
<th>0.F36.B45</th>
<th>0.F36.B56</th>
<th>0.F37.B28</th>
<th>0.F36.B5</th>
<th>0.F36.B61</th>
<th>0.F37.B33</th>
<th>0.F37.B10</th>
<th>0.F36.B22</th>
<th>0.F37.B50</th>
<th>0.F36.B21</th>
<th>0.F36.B4</th>
<th>0.F37.B9</th>
<th>0.F36.B16</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_FIFO_RESET">OLOGIC[1]:INIT_FIFO_RESET</th>
<th>1.F37.B18</th>
<th>1.F37.B7</th>
<th>1.F36.B35</th>
<th>1.F37.B58</th>
<th>1.F37.B2</th>
<th>1.F36.B30</th>
<th>1.F36.B53</th>
<th>1.F37.B41</th>
<th>1.F36.B13</th>
<th>1.F37.B42</th>
<th>1.F37.B59</th>
<th>1.F36.B54</th>
<th>1.F37.B47</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA0">OLOGIC[0]:INIT_PIPE_DATA0</th>
<th>0.F32.B2</th>
<th>0.F33.B15</th>
<th>0.F32.B5</th>
<th>0.F33.B17</th>
<th>0.F32.B23</th>
<th>0.F32.B28</th>
<th>0.F37.B1</th>
<th>0.F36.B11</th>
<th>0.F37.B3</th>
<th>0.F37.B17</th>
<th>0.F36.B26</th>
<th>0.F36.B29</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[0]:INIT_PIPE_DATA1">OLOGIC[0]:INIT_PIPE_DATA1</th>
<th>0.F33.B9</th>
<th>0.F33.B14</th>
<th>0.F33.B13</th>
<th>0.F33.B20</th>
<th>0.F32.B24</th>
<th>0.F33.B25</th>
<th>0.F37.B8</th>
<th>0.F36.B15</th>
<th>0.F37.B12</th>
<th>0.F37.B19</th>
<th>0.F37.B26</th>
<th>0.F37.B34</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA0">OLOGIC[1]:INIT_PIPE_DATA0</th>
<th>1.F33.B61</th>
<th>1.F32.B48</th>
<th>1.F33.B58</th>
<th>1.F32.B46</th>
<th>1.F33.B40</th>
<th>1.F33.B35</th>
<th>1.F36.B62</th>
<th>1.F37.B52</th>
<th>1.F36.B60</th>
<th>1.F36.B46</th>
<th>1.F37.B37</th>
<th>1.F37.B34</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INIT_PIPE_DATA1">OLOGIC[1]:INIT_PIPE_DATA1</th>
<th>1.F32.B54</th>
<th>1.F32.B49</th>
<th>1.F32.B50</th>
<th>1.F32.B43</th>
<th>1.F33.B39</th>
<th>1.F32.B38</th>
<th>1.F36.B55</th>
<th>1.F37.B48</th>
<th>1.F36.B51</th>
<th>1.F36.B44</th>
<th>1.F36.B37</th>
<th>1.F36.B29</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:INTERFACE_TYPE">OLOGIC[0]:INTERFACE_TYPE</th>
<th>0.F36.B6</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:INTERFACE_TYPE">OLOGIC[1]:INTERFACE_TYPE</th>
<th>1.F37.B57</th>
</tr>

</thead>

<tbody>
<tr><td>DEFAULT</td>
<td>0</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:MISR_CLK_SELECT">OLOGIC[0]:MISR_CLK_SELECT</th>
<th>0.F27.B8</th>
<th>0.F27.B7</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:MISR_CLK_SELECT">OLOGIC[1]:MISR_CLK_SELECT</th>
<th>1.F26.B55</th>
<th>1.F26.B56</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F33.B57</th>
<th>0.F33.B58</th>
<th>0.F32.B25</th>
<th>0.F33.B26</th>
<th>0.F32.B58</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX</th>
<th>1.F32.B6</th>
<th>1.F32.B5</th>
<th>1.F33.B38</th>
<th>1.F32.B37</th>
<th>1.F33.B5</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SERDES_DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F36.B62</th>
<th>0.F37.B61</th>
<th>0.F36.B60</th>
<th>0.F36.B59</th>
<th>0.F36.B63</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX</th>
<th>1.F37.B1</th>
<th>1.F36.B2</th>
<th>1.F37.B3</th>
<th>1.F37.B4</th>
<th>1.F37.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SERDES_DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC[0]:TRISTATE_WIDTH">OLOGIC[0]:TRISTATE_WIDTH</th>
<th>0.F37.B49</th>
</tr>

<tr><th id="tile-virtex6-IO-OLOGIC[1]:TRISTATE_WIDTH">OLOGIC[1]:TRISTATE_WIDTH</th>
<th>1.F36.B14</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io"><a class="header" href="#tile-hclk_io">Tile HCLK_IO</a></h2>
<p>Cells: 8</p>
<h3 id="switchbox-hclk_io_int"><a class="header" href="#switchbox-hclk_io_int">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[0]-CELL[4].PERF_ROW[0]"><td>CELL[4].PERF_BUF[0]</td><td>CELL[4].PERF_ROW[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[36][23]">MAIN[36][23]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[1]-CELL[4].PERF_ROW[1]"><td>CELL[4].PERF_BUF[1]</td><td>CELL[4].PERF_ROW[1]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][15]">MAIN[37][15]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[2]-CELL[4].PERF_ROW[2]"><td>CELL[4].PERF_BUF[2]</td><td>CELL[4].PERF_ROW[2]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[36][14]">MAIN[36][14]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[3]-CELL[4].PERF_ROW[3]"><td>CELL[4].PERF_BUF[3]</td><td>CELL[4].PERF_ROW[3]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][14]">MAIN[37][14]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]"><td>CELL[4].HCLK_IO[0]</td><td>CELL[4].HCLK_ROW[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][20]">MAIN[29][20]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]"><td>CELL[4].HCLK_IO[1]</td><td>CELL[4].HCLK_ROW[1]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][21]">MAIN[29][21]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]"><td>CELL[4].HCLK_IO[2]</td><td>CELL[4].HCLK_ROW[2]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][22]">MAIN[29][22]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]"><td>CELL[4].HCLK_IO[3]</td><td>CELL[4].HCLK_ROW[3]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][23]">MAIN[29][23]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]"><td>CELL[4].HCLK_IO[4]</td><td>CELL[4].HCLK_ROW[4]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][24]">MAIN[29][24]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]"><td>CELL[4].HCLK_IO[5]</td><td>CELL[4].HCLK_ROW[5]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][25]">MAIN[29][25]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]"><td>CELL[4].HCLK_IO[6]</td><td>CELL[4].HCLK_ROW[6]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][26]">MAIN[29][26]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]"><td>CELL[4].HCLK_IO[7]</td><td>CELL[4].HCLK_ROW[7]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][27]">MAIN[29][27]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]"><td>CELL[4].HCLK_IO[8]</td><td>CELL[4].HCLK_ROW[8]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][28]">MAIN[29][28]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]"><td>CELL[4].HCLK_IO[9]</td><td>CELL[4].HCLK_ROW[9]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][29]">MAIN[29][29]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]"><td>CELL[4].HCLK_IO[10]</td><td>CELL[4].HCLK_ROW[10]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][30]">MAIN[29][30]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]"><td>CELL[4].HCLK_IO[11]</td><td>CELL[4].HCLK_ROW[11]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][31]">MAIN[29][31]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]"><td>CELL[4].RCLK_IO[0]</td><td>CELL[4].RCLK_ROW[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][14]">MAIN[29][14]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]"><td>CELL[4].RCLK_IO[1]</td><td>CELL[4].RCLK_ROW[1]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][15]">MAIN[29][15]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]"><td>CELL[4].RCLK_IO[2]</td><td>CELL[4].RCLK_ROW[2]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][16]">MAIN[29][16]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]"><td>CELL[4].RCLK_IO[3]</td><td>CELL[4].RCLK_ROW[3]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][17]">MAIN[29][17]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[4]-CELL[4].RCLK_ROW[4]"><td>CELL[4].RCLK_IO[4]</td><td>CELL[4].RCLK_ROW[4]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][18]">MAIN[29][18]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[5]-CELL[4].RCLK_ROW[5]"><td>CELL[4].RCLK_IO[5]</td><td>CELL[4].RCLK_ROW[5]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[29][19]">MAIN[29][19]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_S_BUF[0]-CELL[4].VIOCLK_S[0]"><td>CELL[4].VIOCLK_S_BUF[0]</td><td>CELL[4].VIOCLK_S[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][24]">MAIN[37][24]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_S_BUF[1]-CELL[4].VIOCLK_S[1]"><td>CELL[4].VIOCLK_S_BUF[1]</td><td>CELL[4].VIOCLK_S[1]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][31]">MAIN[37][31]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_N_BUF[0]-CELL[4].VIOCLK_N[0]"><td>CELL[4].VIOCLK_N_BUF[0]</td><td>CELL[4].VIOCLK_N[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][16]">MAIN[37][16]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_N_BUF[1]-CELL[4].VIOCLK_N[1]"><td>CELL[4].VIOCLK_N_BUF[1]</td><td>CELL[4].VIOCLK_N[1]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[37][23]">MAIN[37][23]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VOCLK[0]-CELL[4].PERF_BUF[0]"><td>CELL[4].VOCLK[0]</td><td>CELL[4].PERF_BUF[0]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[39][28]">MAIN[39][28]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VOCLK[1]-CELL[4].PERF_BUF[3]"><td>CELL[4].VOCLK[1]</td><td>CELL[4].PERF_BUF[3]</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[39][29]">MAIN[39][29]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[0]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[0]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][26]">MAIN[28][26]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[1]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[1]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][27]">MAIN[28][27]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[2]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[2]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][28]">MAIN[28][28]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[3]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[3]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][29]">MAIN[28][29]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[4]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[4]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][30]">MAIN[28][30]</a></td></tr>

<tr id="virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[5]-CELL[4].PULLUP"><td>CELL[4].RCLK_ROW[5]</td><td>CELL[4].PULLUP</td><td><a href="#virtex6-HCLK_IO-bit-MAIN[28][31]">MAIN[28][31]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT delays</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th colspan="1">Bits</th></tr>

</thead>

<tbody>
<tr><td>CELL[4].IOCLK[0]</td><td>CELL[4].VIOCLK[0]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[0]-CELL[4].VIOCLK[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][27]">MAIN[36][27]</a></td></tr>

<tr><td>CELL[4].IOCLK[1]</td><td>CELL[4].SIOCLK[0]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[1]-CELL[4].SIOCLK[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][29]">MAIN[36][29]</a></td></tr>

<tr><td>CELL[4].IOCLK[2]</td><td>CELL[4].SIOCLK[1]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[2]-CELL[4].SIOCLK[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][18]">MAIN[36][18]</a></td></tr>

<tr><td>CELL[4].IOCLK[3]</td><td>CELL[4].VIOCLK[1]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[3]-CELL[4].VIOCLK[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][20]">MAIN[36][20]</a></td></tr>

<tr><td>CELL[4].IOCLK[4]</td><td>CELL[4].VIOCLK_S_BUF[0]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[4]-CELL[4].VIOCLK_S_BUF[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][25]">MAIN[36][25]</a></td></tr>

<tr><td>CELL[4].IOCLK[5]</td><td>CELL[4].VIOCLK_S_BUF[1]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[5]-CELL[4].VIOCLK_S_BUF[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][31]">MAIN[36][31]</a></td></tr>

<tr><td>CELL[4].IOCLK[6]</td><td>CELL[4].VIOCLK_N_BUF[0]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[6]-CELL[4].VIOCLK_N_BUF[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][16]">MAIN[36][16]</a></td></tr>

<tr><td>CELL[4].IOCLK[7]</td><td>CELL[4].VIOCLK_N_BUF[1]</td><td id="virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[7]-CELL[4].VIOCLK_N_BUF[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[36][22]">MAIN[36][22]</a></td></tr>

<tr><th colspan="2">Delay step</th><th colspan="1"></th></tr>

<tr><td colspan="2">0</td><td>0</td></tr>

<tr><td colspan="2">1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][16]">MAIN[32][16]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][20]">MAIN[28][20]</a></td><td>CELL[4].RCLK_ROW[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][19]">MAIN[32][19]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][17]">MAIN[32][17]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][18]">MAIN[32][18]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][21]">MAIN[28][21]</a></td><td>CELL[4].RCLK_ROW[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][22]">MAIN[32][22]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][20]">MAIN[32][20]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][21]">MAIN[32][21]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][22]">MAIN[28][22]</a></td><td>CELL[4].RCLK_ROW[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][25]">MAIN[32][25]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][23]">MAIN[28][23]</a></td><td>CELL[4].RCLK_ROW[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][28]">MAIN[32][28]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][27]">MAIN[32][27]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][24]">MAIN[28][24]</a></td><td>CELL[4].RCLK_ROW[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes RCLK_ROW[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[32][31]">MAIN[32][31]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[32][29]">MAIN[32][29]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[28][25]">MAIN[28][25]</a></td><td>CELL[4].RCLK_ROW[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[4].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[4].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11"><a href="#virtex6-HCLK_IO-bit-MAIN[27][20]">MAIN[27][20]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10"><a href="#virtex6-HCLK_IO-bit-MAIN[27][21]">MAIN[27][21]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9"><a href="#virtex6-HCLK_IO-bit-MAIN[27][22]">MAIN[27][22]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8"><a href="#virtex6-HCLK_IO-bit-MAIN[27][23]">MAIN[27][23]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7"><a href="#virtex6-HCLK_IO-bit-MAIN[27][24]">MAIN[27][24]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6"><a href="#virtex6-HCLK_IO-bit-MAIN[27][25]">MAIN[27][25]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5"><a href="#virtex6-HCLK_IO-bit-MAIN[27][26]">MAIN[27][26]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4"><a href="#virtex6-HCLK_IO-bit-MAIN[27][27]">MAIN[27][27]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3"><a href="#virtex6-HCLK_IO-bit-MAIN[27][28]">MAIN[27][28]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex6-HCLK_IO-bit-MAIN[27][29]">MAIN[27][29]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex6-HCLK_IO-bit-MAIN[27][30]">MAIN[27][30]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex6-HCLK_IO-bit-MAIN[27][31]">MAIN[27][31]</a></td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="12"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[4].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].HCLK_IO[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFIO[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[37][28]">MAIN[37][28]</a></td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_BUF[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFIO[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[37][29]">MAIN[37][29]</a></td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_BUF[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFIO[2]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[37][20]">MAIN[37][20]</a></td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFIO[3]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[37][21]">MAIN[37][21]</a></td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>CELL[4].PERF_BUF[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="16">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-15"><a href="#virtex6-HCLK_IO-bit-MAIN[31][19]">MAIN[31][19]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-14"><a href="#virtex6-HCLK_IO-bit-MAIN[31][18]">MAIN[31][18]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-13"><a href="#virtex6-HCLK_IO-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-12"><a href="#virtex6-HCLK_IO-bit-MAIN[31][16]">MAIN[31][16]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-11"><a href="#virtex6-HCLK_IO-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-10"><a href="#virtex6-HCLK_IO-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-9"><a href="#virtex6-HCLK_IO-bit-MAIN[30][19]">MAIN[30][19]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-8"><a href="#virtex6-HCLK_IO-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7"><a href="#virtex6-HCLK_IO-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6"><a href="#virtex6-HCLK_IO-bit-MAIN[30][16]">MAIN[30][16]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5"><a href="#virtex6-HCLK_IO-bit-MAIN[31][23]">MAIN[31][23]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4"><a href="#virtex6-HCLK_IO-bit-MAIN[31][22]">MAIN[31][22]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[31][20]">MAIN[31][20]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[30][22]">MAIN[30][22]</a></td><td>CELL[4].IMUX_BUFR[0]</td></tr>

<tr><th colspan="16"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_IMUX[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].IMUX_IMUX[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="16">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-15"><a href="#virtex6-HCLK_IO-bit-MAIN[31][27]">MAIN[31][27]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-14"><a href="#virtex6-HCLK_IO-bit-MAIN[31][26]">MAIN[31][26]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-13"><a href="#virtex6-HCLK_IO-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-12"><a href="#virtex6-HCLK_IO-bit-MAIN[31][24]">MAIN[31][24]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-11"><a href="#virtex6-HCLK_IO-bit-MAIN[30][29]">MAIN[30][29]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-10"><a href="#virtex6-HCLK_IO-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-9"><a href="#virtex6-HCLK_IO-bit-MAIN[30][27]">MAIN[30][27]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-8"><a href="#virtex6-HCLK_IO-bit-MAIN[30][26]">MAIN[30][26]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7"><a href="#virtex6-HCLK_IO-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6"><a href="#virtex6-HCLK_IO-bit-MAIN[30][24]">MAIN[30][24]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5"><a href="#virtex6-HCLK_IO-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4"><a href="#virtex6-HCLK_IO-bit-MAIN[31][30]">MAIN[31][30]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[31][28]">MAIN[31][28]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[30][31]">MAIN[30][31]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[30][30]">MAIN[30][30]</a></td><td>CELL[4].IMUX_BUFR[1]</td></tr>

<tr><th colspan="16"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[3].IMUX_IMUX[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[4].IMUX_IMUX[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].MGT_ROW[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes OCLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[39][24]">MAIN[39][24]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[39][30]">MAIN[39][30]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[39][23]">MAIN[39][23]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[39][22]">MAIN[39][22]</a></td><td>CELL[4].OCLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].VOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VOCLK_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[4].VOCLK_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO switchbox HCLK_IO_INT muxes OCLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-3"><a href="#virtex6-HCLK_IO-bit-MAIN[39][27]">MAIN[39][27]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-2"><a href="#virtex6-HCLK_IO-bit-MAIN[39][31]">MAIN[39][31]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-1"><a href="#virtex6-HCLK_IO-bit-MAIN[39][25]">MAIN[39][25]</a></td><td id="virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-0"><a href="#virtex6-HCLK_IO-bit-MAIN[39][26]">MAIN[39][26]</a></td><td>CELL[4].OCLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[4].VOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[4].VOCLK_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[4].VOCLK_N[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr"><a class="header" href="#bels-bufr">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFR[0]</td><td>CELL[4].IMUX_BUFR[1]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[4].IMUX_IMUX[28]</td><td>CELL[3].IMUX_IMUX[9]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[4].IMUX_IMUX[27]</td><td>CELL[3].IMUX_IMUX[29]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].VRCLK[0]</td><td>CELL[4].VRCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex6-HCLK_IO-BUFR[0]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[33][22]">MAIN[33][22]</a></td><td id="virtex6-HCLK_IO-BUFR[1]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[33][27]">MAIN[33][27]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex6-HCLK_IO-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex6-HCLK_IO-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex6-HCLK_IO-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex6-HCLK_IO-BUFR[0]-DIVIDE[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][20]">MAIN[33][20]</a></td><td id="virtex6-HCLK_IO-BUFR[0]-DIVIDE[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][19]">MAIN[33][19]</a></td><td id="virtex6-HCLK_IO-BUFR[0]-DIVIDE[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][18]">MAIN[33][18]</a></td><td id="virtex6-HCLK_IO-BUFR[0]-DIVIDE[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][21]">MAIN[33][21]</a></td></tr>

<tr id="virtex6-HCLK_IO-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex6-HCLK_IO-BUFR[1]-DIVIDE[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][30]">MAIN[33][30]</a></td><td id="virtex6-HCLK_IO-BUFR[1]-DIVIDE[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][29]">MAIN[33][29]</a></td><td id="virtex6-HCLK_IO-BUFR[1]-DIVIDE[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][28]">MAIN[33][28]</a></td><td id="virtex6-HCLK_IO-BUFR[1]-DIVIDE[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[33][31]">MAIN[33][31]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio"><a class="header" href="#bels-bufio">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[4].IMUX_BUFIO[0]</td><td>CELL[4].IMUX_BUFIO[1]</td><td>CELL[4].IMUX_BUFIO[2]</td><td>CELL[4].IMUX_BUFIO[3]</td></tr>

<tr><td>DQSMASK</td><td>in</td><td>CELL[3].IMUX_IMUX[24]</td><td>CELL[3].IMUX_IMUX[23]</td><td>CELL[4].IMUX_IMUX[24]</td><td>CELL[4].IMUX_IMUX[23]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[4].VIOCLK[0]</td><td>CELL[4].SIOCLK[0]</td><td>CELL[4].SIOCLK[1]</td><td>CELL[4].VIOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th><th>BUFIO[2]</th><th>BUFIO[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex6-HCLK_IO-BUFIO[0]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][25]">MAIN[37][25]</a></td><td id="virtex6-HCLK_IO-BUFIO[1]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][30]">MAIN[37][30]</a></td><td id="virtex6-HCLK_IO-BUFIO[2]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][17]">MAIN[37][17]</a></td><td id="virtex6-HCLK_IO-BUFIO[3]-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][22]">MAIN[37][22]</a></td></tr>

<tr><td>DQSMASK_ENABLE</td><td id="virtex6-HCLK_IO-BUFIO[0]-DQSMASK_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][26]">MAIN[37][26]</a></td><td id="virtex6-HCLK_IO-BUFIO[1]-DQSMASK_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][27]">MAIN[37][27]</a></td><td id="virtex6-HCLK_IO-BUFIO[2]-DQSMASK_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][18]">MAIN[37][18]</a></td><td id="virtex6-HCLK_IO-BUFIO[3]-DQSMASK_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[37][19]">MAIN[37][19]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl"><a class="header" href="#bels-idelayctrl">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[4].IMUX_IMUX[32]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[4].OUT_BEL[6]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[3].OUT_BEL[8]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[3].OUT_BEL[11]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[3].OUT_BEL[7]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[3].OUT_BEL[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex6-HCLK_IO-IDELAYCTRL-DLL_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[38][30]">MAIN[38][30]</a></td></tr>

<tr><td>DELAY_ENABLE</td><td id="virtex6-HCLK_IO-IDELAYCTRL-DELAY_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[38][29]">MAIN[38][29]</a></td></tr>

<tr><td>VCTL_SEL bit 0</td><td id="virtex6-HCLK_IO-IDELAYCTRL-VCTL_SEL[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[38][27]">MAIN[38][27]</a></td></tr>

<tr><td>VCTL_SEL bit 1</td><td id="virtex6-HCLK_IO-IDELAYCTRL-VCTL_SEL[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[38][28]">MAIN[38][28]</a></td></tr>

<tr><td>RESET_STYLE</td><td><a href="#virtex6-HCLK_IO-IDELAYCTRL-RESET_STYLE">[enum: IDELAYCTRL_RESET_STYLE]</a></td></tr>

<tr><td>HIGH_PERFORMANCE_MODE</td><td id="virtex6-HCLK_IO-IDELAYCTRL-HIGH_PERFORMANCE_MODE"><a href="#virtex6-HCLK_IO-bit-MAIN[38][22]">MAIN[38][22]</a></td></tr>

<tr><td>BIAS_MODE bit 0</td><td id="virtex6-HCLK_IO-IDELAYCTRL-BIAS_MODE[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[38][26]">MAIN[38][26]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO enum IDELAYCTRL_RESET_STYLE</caption>
<thead>
<tr id="virtex6-HCLK_IO-IDELAYCTRL-RESET_STYLE"><th>IDELAYCTRL.RESET_STYLE</th><td id="virtex6-HCLK_IO-IDELAYCTRL-RESET_STYLE[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[38][31]">MAIN[38][31]</a></td></tr>

</thead>

<tbody>
<tr><td>V4</td><td>1</td></tr>

<tr><td>V5</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci"><a class="header" href="#bels-dci">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[3].IMUX_IMUX[27]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[4].IMUX_IMUX[9]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[4].IMUX_IMUX[29]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[3].IMUX_IMUX[28]</td></tr>

<tr><td>INT_DCI_EN</td><td>in</td><td>CELL[3].IMUX_IMUX[26]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[4].OUT_BEL[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex6-HCLK_IO-DCI-ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[42][31]">MAIN[42][31]</a></td></tr>

<tr><td>QUIET</td><td id="virtex6-HCLK_IO-DCI-QUIET"><a href="#virtex6-HCLK_IO-bit-MAIN[41][31]">MAIN[41][31]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 0</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][14]">MAIN[43][14]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 1</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][27]">MAIN[43][27]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 2</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][28]">MAIN[43][28]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 3</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][29]">MAIN[43][29]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 4</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[4]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][30]">MAIN[43][30]</a></td></tr>

<tr><td>V6_PMASK_TERM_VCC bit 5</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[5]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][31]">MAIN[43][31]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 0</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][21]">MAIN[43][21]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 1</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][22]">MAIN[43][22]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 2</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][23]">MAIN[43][23]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 3</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][24]">MAIN[43][24]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 4</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[4]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][25]">MAIN[43][25]</a></td></tr>

<tr><td>V6_PMASK_TERM_SPLIT bit 5</td><td id="virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[5]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][26]">MAIN[43][26]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 0</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][15]">MAIN[43][15]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 1</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][16]">MAIN[43][16]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 2</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][17]">MAIN[43][17]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 3</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][18]">MAIN[43][18]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 4</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[4]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][19]">MAIN[43][19]</a></td></tr>

<tr><td>V6_NMASK_TERM_SPLIT bit 5</td><td id="virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[5]"><a href="#virtex6-HCLK_IO-bit-MAIN[43][20]">MAIN[43][20]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex6-HCLK_IO-DCI-TEST_ENABLE[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][31]">MAIN[40][31]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex6-HCLK_IO-DCI-TEST_ENABLE[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][23]">MAIN[41][23]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex6-HCLK_IO-DCI-CASCADE_FROM_ABOVE"><a href="#virtex6-HCLK_IO-bit-MAIN[40][27]">MAIN[40][27]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex6-HCLK_IO-DCI-CASCADE_FROM_BELOW"><a href="#virtex6-HCLK_IO-bit-MAIN[40][28]">MAIN[40][28]</a></td></tr>

<tr><td>DYNAMIC_ENABLE</td><td id="virtex6-HCLK_IO-DCI-DYNAMIC_ENABLE"><a href="#virtex6-HCLK_IO-bit-MAIN[42][29]">MAIN[42][29]</a></td></tr>

<tr><td>NREF_OUTPUT bit 0</td><td id="virtex6-HCLK_IO-DCI-NREF_OUTPUT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][16]">MAIN[40][16]</a></td></tr>

<tr><td>NREF_OUTPUT bit 1</td><td id="virtex6-HCLK_IO-DCI-NREF_OUTPUT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][17]">MAIN[40][17]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 0</td><td id="virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][18]">MAIN[40][18]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 1</td><td id="virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][19]">MAIN[40][19]</a></td></tr>

<tr><td>NREF_OUTPUT_HALF bit 2</td><td id="virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][20]">MAIN[40][20]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 0</td><td id="virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][23]">MAIN[40][23]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 1</td><td id="virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][24]">MAIN[40][24]</a></td></tr>

<tr><td>NREF_TERM_SPLIT bit 2</td><td id="virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][25]">MAIN[40][25]</a></td></tr>

<tr><td>PREF_OUTPUT bit 0</td><td id="virtex6-HCLK_IO-DCI-PREF_OUTPUT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][14]">MAIN[41][14]</a></td></tr>

<tr><td>PREF_OUTPUT bit 1</td><td id="virtex6-HCLK_IO-DCI-PREF_OUTPUT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][15]">MAIN[41][15]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 0</td><td id="virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][16]">MAIN[41][16]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 1</td><td id="virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][17]">MAIN[41][17]</a></td></tr>

<tr><td>PREF_OUTPUT_HALF bit 2</td><td id="virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][18]">MAIN[41][18]</a></td></tr>

<tr><td>PREF_TERM_VCC bit 0</td><td id="virtex6-HCLK_IO-DCI-PREF_TERM_VCC[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][14]">MAIN[40][14]</a></td></tr>

<tr><td>PREF_TERM_VCC bit 1</td><td id="virtex6-HCLK_IO-DCI-PREF_TERM_VCC[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][15]">MAIN[40][15]</a></td></tr>

<tr><td>PREF_TERM_SPLIT bit 0</td><td id="virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][19]">MAIN[41][19]</a></td></tr>

<tr><td>PREF_TERM_SPLIT bit 1</td><td id="virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][20]">MAIN[41][20]</a></td></tr>

<tr><td>PREF_TERM_SPLIT bit 2</td><td id="virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][21]">MAIN[41][21]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bank"><a class="header" href="#bels-bank">Bels BANK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BANK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BANK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel BANK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BANK</th></tr>

</thead>

<tbody>
<tr><td>V6_LVDSBIAS bit 0</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][30]">MAIN[42][30]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 1</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][28]">MAIN[42][28]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 2</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][27]">MAIN[42][27]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 3</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][26]">MAIN[42][26]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 4</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[4]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][25]">MAIN[42][25]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 5</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[5]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][24]">MAIN[42][24]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 6</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[6]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][23]">MAIN[42][23]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 7</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[7]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][22]">MAIN[42][22]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 8</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[8]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][21]">MAIN[42][21]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 9</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[9]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][20]">MAIN[42][20]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 10</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[10]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][19]">MAIN[42][19]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 11</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[11]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][18]">MAIN[42][18]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 12</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[12]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][17]">MAIN[42][17]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 13</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[13]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][16]">MAIN[42][16]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 14</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[14]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][15]">MAIN[42][15]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 15</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[15]"><a href="#virtex6-HCLK_IO-bit-MAIN[42][14]">MAIN[42][14]</a></td></tr>

<tr><td>V6_LVDSBIAS bit 16</td><td id="virtex6-HCLK_IO-BANK-V6_LVDSBIAS[16]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][28]">MAIN[41][28]</a></td></tr>

<tr><td>INTERNAL_VREF</td><td><a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF">[enum: INTERNAL_VREF]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO enum INTERNAL_VREF</caption>
<thead>
<tr id="virtex6-HCLK_IO-BANK-INTERNAL_VREF"><th>BANK.INTERNAL_VREF</th><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[5]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][30]">MAIN[40][30]</a></td><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[4]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][29]">MAIN[40][29]</a></td><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[3]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][29]">MAIN[41][29]</a></td><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[2]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][24]">MAIN[41][24]</a></td><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[1]"><a href="#virtex6-HCLK_IO-bit-MAIN[41][30]">MAIN[41][30]</a></td><td id="virtex6-HCLK_IO-BANK-INTERNAL_VREF[0]"><a href="#virtex6-HCLK_IO-bit-MAIN[40][26]">MAIN[40][26]</a></td></tr>

</thead>

<tbody>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[3].IMUX_IMUX[9]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[3].IMUX_IMUX[23]</td><td>BUFIO[1].DQSMASK</td></tr>

<tr><td>CELL[3].IMUX_IMUX[24]</td><td>BUFIO[0].DQSMASK</td></tr>

<tr><td>CELL[3].IMUX_IMUX[26]</td><td>DCI.INT_DCI_EN</td></tr>

<tr><td>CELL[3].IMUX_IMUX[27]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[3].IMUX_IMUX[28]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[3].IMUX_IMUX[29]</td><td>BUFR[1].CLR</td></tr>

<tr><td>CELL[3].OUT_BEL[6]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[3].OUT_BEL[7]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[3].OUT_BEL[8]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[3].OUT_BEL[11]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[4].IMUX_IMUX[9]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[4].IMUX_IMUX[23]</td><td>BUFIO[3].DQSMASK</td></tr>

<tr><td>CELL[4].IMUX_IMUX[24]</td><td>BUFIO[2].DQSMASK</td></tr>

<tr><td>CELL[4].IMUX_IMUX[27]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[4].IMUX_IMUX[28]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[4].IMUX_IMUX[29]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[4].IMUX_IMUX[32]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[4].OUT_BEL[6]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[4].OUT_BEL[11]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[4].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[0]</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[1]</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[2]</td><td>BUFIO[2].I</td></tr>

<tr><td>CELL[4].IMUX_BUFIO[3]</td><td>BUFIO[3].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[4].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[4].VRCLK[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[4].VRCLK[1]</td><td>BUFR[1].O</td></tr>

<tr><td>CELL[4].SIOCLK[0]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[4].SIOCLK[1]</td><td>BUFIO[2].O</td></tr>

<tr><td>CELL[4].VIOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[4].VIOCLK[1]</td><td>BUFIO[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 HCLK_IO rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="44">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][31]" title="MAIN[27][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[5]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[5] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[11]-CELL[4].HCLK_ROW[11]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[11] ← CELL[4].HCLK_ROW[11]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][31]" title="MAIN[30][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 5</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][31]" title="MAIN[32][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[5] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][31]" title="MAIN[33][31]">
<a href="#virtex6-HCLK_IO-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][31]" title="MAIN[36][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[5]-CELL[4].VIOCLK_S_BUF[1]-0">HCLK_IO_INT: delay CELL[4].IOCLK[5] ← CELL[4].VIOCLK_S_BUF[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][31]" title="MAIN[37][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_S_BUF[1]-CELL[4].VIOCLK_S[1]">HCLK_IO_INT: buffer CELL[4].VIOCLK_S_BUF[1] ← CELL[4].VIOCLK_S[1]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][31]" title="MAIN[38][31]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-RESET_STYLE[0]">IDELAYCTRL:  RESET_STYLE bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][31]" title="MAIN[39][31]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-2">HCLK_IO_INT: mux CELL[4].OCLK[1] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][31]" title="MAIN[40][31]">
<a href="#virtex6-HCLK_IO-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][31]" title="MAIN[41][31]">
<a href="#virtex6-HCLK_IO-DCI-QUIET">DCI:  QUIET</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][31]" title="MAIN[42][31]">
<a href="#virtex6-HCLK_IO-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][31]" title="MAIN[43][31]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[5]">DCI:  V6_PMASK_TERM_VCC bit 5</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][30]" title="MAIN[27][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[4]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[4] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[10]-CELL[4].HCLK_ROW[10]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[10] ← CELL[4].HCLK_ROW[10]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][30]" title="MAIN[31][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 4</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[5] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex6-HCLK_IO-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][30]" title="MAIN[37][30]">
<a href="#virtex6-HCLK_IO-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][30]" title="MAIN[38][30]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][30]" title="MAIN[39][30]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-2">HCLK_IO_INT: mux CELL[4].OCLK[0] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][30]" title="MAIN[40][30]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[5]">BANK:  INTERNAL_VREF bit 5</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][30]" title="MAIN[41][30]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[1]">BANK:  INTERNAL_VREF bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][30]" title="MAIN[42][30]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[0]">BANK:  V6_LVDSBIAS bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][30]" title="MAIN[43][30]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[4]">DCI:  V6_PMASK_TERM_VCC bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][29]" title="MAIN[27][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[3]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[3] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[9]-CELL[4].HCLK_ROW[9]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[9] ← CELL[4].HCLK_ROW[9]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][29]" title="MAIN[30][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-11">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 11</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[5] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex6-HCLK_IO-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][29]" title="MAIN[36][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[1]-CELL[4].SIOCLK[0]-0">HCLK_IO_INT: delay CELL[4].IOCLK[1] ← CELL[4].SIOCLK[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][29]" title="MAIN[37][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[1]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][29]" title="MAIN[38][29]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-DELAY_ENABLE">IDELAYCTRL:  DELAY_ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][29]" title="MAIN[39][29]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VOCLK[1]-CELL[4].PERF_BUF[3]">HCLK_IO_INT: buffer CELL[4].VOCLK[1] ← CELL[4].PERF_BUF[3]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][29]" title="MAIN[40][29]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[4]">BANK:  INTERNAL_VREF bit 4</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][29]" title="MAIN[41][29]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[3]">BANK:  INTERNAL_VREF bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][29]" title="MAIN[42][29]">
<a href="#virtex6-HCLK_IO-DCI-DYNAMIC_ENABLE">DCI:  DYNAMIC_ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][29]" title="MAIN[43][29]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[3]">DCI:  V6_PMASK_TERM_VCC bit 3</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][28]" title="MAIN[27][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-3">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[2]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[2] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[8]-CELL[4].HCLK_ROW[8]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[8] ← CELL[4].HCLK_ROW[8]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-10">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 10</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][28]" title="MAIN[32][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[4] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex6-HCLK_IO-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][28]" title="MAIN[37][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][28]" title="MAIN[38][28]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-VCTL_SEL[1]">IDELAYCTRL:  VCTL_SEL bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][28]" title="MAIN[39][28]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VOCLK[0]-CELL[4].PERF_BUF[0]">HCLK_IO_INT: buffer CELL[4].VOCLK[0] ← CELL[4].PERF_BUF[0]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][28]" title="MAIN[40][28]">
<a href="#virtex6-HCLK_IO-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][28]" title="MAIN[41][28]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[16]">BANK:  V6_LVDSBIAS bit 16</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][28]" title="MAIN[42][28]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[1]">BANK:  V6_LVDSBIAS bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][28]" title="MAIN[43][28]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[2]">DCI:  V6_PMASK_TERM_VCC bit 2</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][27]" title="MAIN[27][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-4">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 4</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[1]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[1] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][27]" title="MAIN[29][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[7]-CELL[4].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[7] ← CELL[4].HCLK_ROW[7]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][27]" title="MAIN[30][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-9">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 9</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][27]" title="MAIN[31][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-15">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 15</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][27]" title="MAIN[32][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[4] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex6-HCLK_IO-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][27]" title="MAIN[36][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[0]-CELL[4].VIOCLK[0]-0">HCLK_IO_INT: delay CELL[4].IOCLK[0] ← CELL[4].VIOCLK[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][27]" title="MAIN[37][27]">
<a href="#virtex6-HCLK_IO-BUFIO[1]-DQSMASK_ENABLE">BUFIO[1]:  DQSMASK_ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][27]" title="MAIN[38][27]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-VCTL_SEL[0]">IDELAYCTRL:  VCTL_SEL bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][27]" title="MAIN[39][27]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-3">HCLK_IO_INT: mux CELL[4].OCLK[1] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][27]" title="MAIN[40][27]">
<a href="#virtex6-HCLK_IO-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][27]" title="MAIN[42][27]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[2]">BANK:  V6_LVDSBIAS bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][27]" title="MAIN[43][27]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[1]">DCI:  V6_PMASK_TERM_VCC bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][26]" title="MAIN[27][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-5">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 5</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-pass-CELL[4].RCLK_ROW[0]-CELL[4].PULLUP">HCLK_IO_INT: pass CELL[4].RCLK_ROW[0] ← CELL[4].PULLUP</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[6]-CELL[4].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[6] ← CELL[4].HCLK_ROW[6]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][26]" title="MAIN[30][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-8">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 8</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-14">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 14</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[4] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][26]" title="MAIN[37][26]">
<a href="#virtex6-HCLK_IO-BUFIO[0]-DQSMASK_ENABLE">BUFIO[0]:  DQSMASK_ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][26]" title="MAIN[38][26]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-BIAS_MODE[0]">IDELAYCTRL:  BIAS_MODE bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][26]" title="MAIN[39][26]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-0">HCLK_IO_INT: mux CELL[4].OCLK[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][26]" title="MAIN[40][26]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[0]">BANK:  INTERNAL_VREF bit 0</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][26]" title="MAIN[42][26]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[3]">BANK:  V6_LVDSBIAS bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][26]" title="MAIN[43][26]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[5]">DCI:  V6_PMASK_TERM_SPLIT bit 5</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][25]" title="MAIN[27][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-6">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 6</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[5]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[5] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][25]" title="MAIN[29][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[5]-CELL[4].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[5] ← CELL[4].HCLK_ROW[5]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 7</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-13">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 13</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][25]" title="MAIN[32][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][25]" title="MAIN[36][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[4]-CELL[4].VIOCLK_S_BUF[0]-0">HCLK_IO_INT: delay CELL[4].IOCLK[4] ← CELL[4].VIOCLK_S_BUF[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][25]" title="MAIN[37][25]">
<a href="#virtex6-HCLK_IO-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][25]" title="MAIN[39][25]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[1]-1">HCLK_IO_INT: mux CELL[4].OCLK[1] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][25]" title="MAIN[40][25]">
<a href="#virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[2]">DCI:  NREF_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][25]" title="MAIN[42][25]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[4]">BANK:  V6_LVDSBIAS bit 4</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][25]" title="MAIN[43][25]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[4]">DCI:  V6_PMASK_TERM_SPLIT bit 4</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][24]" title="MAIN[27][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-7">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 7</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[4]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[4] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[4]-CELL[4].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[4] ← CELL[4].HCLK_ROW[4]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 6</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[1]-12">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[1] bit 12</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][24]" title="MAIN[37][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_S_BUF[0]-CELL[4].VIOCLK_S[0]">HCLK_IO_INT: buffer CELL[4].VIOCLK_S_BUF[0] ← CELL[4].VIOCLK_S[0]</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][24]" title="MAIN[39][24]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-3">HCLK_IO_INT: mux CELL[4].OCLK[0] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][24]" title="MAIN[40][24]">
<a href="#virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[1]">DCI:  NREF_TERM_SPLIT bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][24]" title="MAIN[41][24]">
<a href="#virtex6-HCLK_IO-BANK-INTERNAL_VREF[2]">BANK:  INTERNAL_VREF bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][24]" title="MAIN[42][24]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[5]">BANK:  V6_LVDSBIAS bit 5</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][24]" title="MAIN[43][24]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[3]">DCI:  V6_PMASK_TERM_SPLIT bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][23]" title="MAIN[27][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-8">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 8</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[3] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][23]" title="MAIN[29][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[3]-CELL[4].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[3] ← CELL[4].HCLK_ROW[3]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-5">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 5</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[3]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][23]" title="MAIN[36][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[0]-CELL[4].PERF_ROW[0]">HCLK_IO_INT: buffer CELL[4].PERF_BUF[0] ← CELL[4].PERF_ROW[0]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][23]" title="MAIN[37][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_N_BUF[1]-CELL[4].VIOCLK_N[1]">HCLK_IO_INT: buffer CELL[4].VIOCLK_N_BUF[1] ← CELL[4].VIOCLK_N[1]</a>
</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][23]" title="MAIN[39][23]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-1">HCLK_IO_INT: mux CELL[4].OCLK[0] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][23]" title="MAIN[40][23]">
<a href="#virtex6-HCLK_IO-DCI-NREF_TERM_SPLIT[0]">DCI:  NREF_TERM_SPLIT bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][23]" title="MAIN[41][23]">
<a href="#virtex6-HCLK_IO-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][23]" title="MAIN[42][23]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[6]">BANK:  V6_LVDSBIAS bit 6</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][23]" title="MAIN[43][23]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[2]">DCI:  V6_PMASK_TERM_SPLIT bit 2</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][22]" title="MAIN[27][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-9">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 9</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[2] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[2]-CELL[4].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[2] ← CELL[4].HCLK_ROW[2]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][22]" title="MAIN[31][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-4">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 4</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][22]" title="MAIN[32][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[2] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][22]" title="MAIN[33][22]">
<a href="#virtex6-HCLK_IO-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][22]" title="MAIN[36][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[7]-CELL[4].VIOCLK_N_BUF[1]-0">HCLK_IO_INT: delay CELL[4].IOCLK[7] ← CELL[4].VIOCLK_N_BUF[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][22]" title="MAIN[37][22]">
<a href="#virtex6-HCLK_IO-BUFIO[3]-ENABLE">BUFIO[3]:  ENABLE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[38][22]" title="MAIN[38][22]">
<a href="#virtex6-HCLK_IO-IDELAYCTRL-HIGH_PERFORMANCE_MODE">IDELAYCTRL:  HIGH_PERFORMANCE_MODE</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[39][22]" title="MAIN[39][22]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].OCLK[0]-0">HCLK_IO_INT: mux CELL[4].OCLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][22]" title="MAIN[42][22]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[7]">BANK:  V6_LVDSBIAS bit 7</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][22]" title="MAIN[43][22]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[1]">DCI:  V6_PMASK_TERM_SPLIT bit 1</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][21]" title="MAIN[27][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-10">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 10</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[1]-CELL[4].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[1] ← CELL[4].HCLK_ROW[1]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-11">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 11</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-3">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][21]" title="MAIN[32][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[2] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex6-HCLK_IO-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][21]" title="MAIN[37][21]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[3]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][21]" title="MAIN[41][21]">
<a href="#virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[2]">DCI:  PREF_TERM_SPLIT bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][21]" title="MAIN[42][21]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[8]">BANK:  V6_LVDSBIAS bit 8</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][21]" title="MAIN[43][21]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_SPLIT[0]">DCI:  V6_PMASK_TERM_SPLIT bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[27][20]" title="MAIN[27][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_IDELAYCTRL_REFCLK-11">HCLK_IO_INT: mux CELL[4].IMUX_IDELAYCTRL_REFCLK bit 11</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-0">HCLK_IO_INT: mux CELL[4].RCLK_ROW[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].HCLK_IO[0]-CELL[4].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].HCLK_IO[0] ← CELL[4].HCLK_ROW[0]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-10">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 10</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-2">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[2]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[2] bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex6-HCLK_IO-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][20]" title="MAIN[36][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[3]-CELL[4].VIOCLK[1]-0">HCLK_IO_INT: delay CELL[4].IOCLK[3] ← CELL[4].VIOCLK[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][20]" title="MAIN[37][20]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFIO[2]-0">HCLK_IO_INT: mux CELL[4].IMUX_BUFIO[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][20]" title="MAIN[40][20]">
<a href="#virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[2]">DCI:  NREF_OUTPUT_HALF bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][20]" title="MAIN[41][20]">
<a href="#virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[1]">DCI:  PREF_TERM_SPLIT bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][20]" title="MAIN[42][20]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[9]">BANK:  V6_LVDSBIAS bit 9</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][20]" title="MAIN[43][20]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[5]">DCI:  V6_NMASK_TERM_SPLIT bit 5</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[5]-CELL[4].RCLK_ROW[5]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[5] ← CELL[4].RCLK_ROW[5]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-9">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 9</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-15">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 15</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[1] bit 3</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][19]" title="MAIN[33][19]">
<a href="#virtex6-HCLK_IO-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][19]" title="MAIN[37][19]">
<a href="#virtex6-HCLK_IO-BUFIO[3]-DQSMASK_ENABLE">BUFIO[3]:  DQSMASK_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][19]" title="MAIN[40][19]">
<a href="#virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[1]">DCI:  NREF_OUTPUT_HALF bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][19]" title="MAIN[41][19]">
<a href="#virtex6-HCLK_IO-DCI-PREF_TERM_SPLIT[0]">DCI:  PREF_TERM_SPLIT bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][19]" title="MAIN[42][19]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[10]">BANK:  V6_LVDSBIAS bit 10</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][19]" title="MAIN[43][19]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[4]">DCI:  V6_NMASK_TERM_SPLIT bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[4]-CELL[4].RCLK_ROW[4]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[4] ← CELL[4].RCLK_ROW[4]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-8">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 8</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-14">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 14</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][18]" title="MAIN[32][18]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[1] bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex6-HCLK_IO-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][18]" title="MAIN[36][18]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[2]-CELL[4].SIOCLK[1]-0">HCLK_IO_INT: delay CELL[4].IOCLK[2] ← CELL[4].SIOCLK[1] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][18]" title="MAIN[37][18]">
<a href="#virtex6-HCLK_IO-BUFIO[2]-DQSMASK_ENABLE">BUFIO[2]:  DQSMASK_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][18]" title="MAIN[40][18]">
<a href="#virtex6-HCLK_IO-DCI-NREF_OUTPUT_HALF[0]">DCI:  NREF_OUTPUT_HALF bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][18]" title="MAIN[41][18]">
<a href="#virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[2]">DCI:  PREF_OUTPUT_HALF bit 2</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][18]" title="MAIN[42][18]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[11]">BANK:  V6_LVDSBIAS bit 11</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][18]" title="MAIN[43][18]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[3]">DCI:  V6_NMASK_TERM_SPLIT bit 3</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[3]-CELL[4].RCLK_ROW[3]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[3] ← CELL[4].RCLK_ROW[3]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-7">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 7</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-13">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 13</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][17]" title="MAIN[32][17]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[1]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][17]" title="MAIN[37][17]">
<a href="#virtex6-HCLK_IO-BUFIO[2]-ENABLE">BUFIO[2]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][17]" title="MAIN[40][17]">
<a href="#virtex6-HCLK_IO-DCI-NREF_OUTPUT[1]">DCI:  NREF_OUTPUT bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][17]" title="MAIN[41][17]">
<a href="#virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[1]">DCI:  PREF_OUTPUT_HALF bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][17]" title="MAIN[42][17]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[12]">BANK:  V6_LVDSBIAS bit 12</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][17]" title="MAIN[43][17]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[2]">DCI:  V6_NMASK_TERM_SPLIT bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[2]-CELL[4].RCLK_ROW[2]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[2] ← CELL[4].RCLK_ROW[2]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-6">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 6</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].IMUX_BUFR[0]-12">HCLK_IO_INT: mux CELL[4].IMUX_BUFR[0] bit 12</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-3">HCLK_IO_INT: mux CELL[4].RCLK_ROW[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][16]" title="MAIN[36][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progdelay-CELL[4].IOCLK[6]-CELL[4].VIOCLK_N_BUF[0]-0">HCLK_IO_INT: delay CELL[4].IOCLK[6] ← CELL[4].VIOCLK_N_BUF[0] bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][16]" title="MAIN[37][16]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].VIOCLK_N_BUF[0]-CELL[4].VIOCLK_N[0]">HCLK_IO_INT: buffer CELL[4].VIOCLK_N_BUF[0] ← CELL[4].VIOCLK_N[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][16]" title="MAIN[40][16]">
<a href="#virtex6-HCLK_IO-DCI-NREF_OUTPUT[0]">DCI:  NREF_OUTPUT bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][16]" title="MAIN[41][16]">
<a href="#virtex6-HCLK_IO-DCI-PREF_OUTPUT_HALF[0]">DCI:  PREF_OUTPUT_HALF bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][16]" title="MAIN[42][16]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[13]">BANK:  V6_LVDSBIAS bit 13</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][16]" title="MAIN[43][16]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[1]">DCI:  V6_NMASK_TERM_SPLIT bit 1</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[1]-CELL[4].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[1] ← CELL[4].RCLK_ROW[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-1">HCLK_IO_INT: mux CELL[4].RCLK_ROW[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][15]" title="MAIN[37][15]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[1]-CELL[4].PERF_ROW[1]">HCLK_IO_INT: buffer CELL[4].PERF_BUF[1] ← CELL[4].PERF_ROW[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#virtex6-HCLK_IO-DCI-PREF_TERM_VCC[1]">DCI:  PREF_TERM_VCC bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#virtex6-HCLK_IO-DCI-PREF_OUTPUT[1]">DCI:  PREF_OUTPUT bit 1</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][15]" title="MAIN[42][15]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[14]">BANK:  V6_LVDSBIAS bit 14</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][15]" title="MAIN[43][15]">
<a href="#virtex6-HCLK_IO-DCI-V6_NMASK_TERM_SPLIT[0]">DCI:  V6_NMASK_TERM_SPLIT bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].RCLK_IO[0]-CELL[4].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[4].RCLK_IO[0] ← CELL[4].RCLK_ROW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-mux-CELL[4].RCLK_ROW[0]-2">HCLK_IO_INT: mux CELL[4].RCLK_ROW[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[2]-CELL[4].PERF_ROW[2]">HCLK_IO_INT: buffer CELL[4].PERF_BUF[2] ← CELL[4].PERF_ROW[2]</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex6-HCLK_IO-HCLK_IO_INT-progbuf-CELL[4].PERF_BUF[3]-CELL[4].PERF_ROW[3]">HCLK_IO_INT: buffer CELL[4].PERF_BUF[3] ← CELL[4].PERF_ROW[3]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-HCLK_IO-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#virtex6-HCLK_IO-DCI-PREF_TERM_VCC[0]">DCI:  PREF_TERM_VCC bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#virtex6-HCLK_IO-DCI-PREF_OUTPUT[0]">DCI:  PREF_OUTPUT bit 0</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[42][14]" title="MAIN[42][14]">
<a href="#virtex6-HCLK_IO-BANK-V6_LVDSBIAS[15]">BANK:  V6_LVDSBIAS bit 15</a>
</td>
<td id="virtex6-HCLK_IO-bit-MAIN[43][14]" title="MAIN[43][14]">
<a href="#virtex6-HCLK_IO-DCI-V6_PMASK_TERM_VCC[0]">DCI:  V6_PMASK_TERM_VCC bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Device</th>
<th colspan="5">IODELAY:DEFAULT_IDELAY_VALUE</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>xc6vlx760</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx760l</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx75t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx75tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vcx75t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vlx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vlx130tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vlx130tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vcx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vlx195t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx195tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vcx195t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xq6vlx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx240tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xq6vlx240tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vcx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>xc6vlx365t</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xc6vlx365tl</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xc6vlx550t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vlx550t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vlx550tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vlx550tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vsx315t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vsx315t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vsx315tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xq6vsx315tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vsx475t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xq6vsx475t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xc6vsx475tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xq6vsx475tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xc6vhx250t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vhx255t</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>xc6vhx380t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>xc6vhx565t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PDRIVE</th>
<th colspan="6">IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVPECL_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:PSLEW</th>
<th colspan="5">IOSTD:NSLEW</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.SLOW</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:OUTPUT_MISC</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">IOSTD:LVDS_T</th>
<th colspan="9">IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_HT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDSEXT_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_RSDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_DYNAMIC_HT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_DYNAMIC_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_DYNAMIC_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_DYNAMIC_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_HT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="17">IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[16]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RSDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:PREF_OUTPUT</th>
<th colspan="2">IOSTD:DCI:NREF_OUTPUT</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">IOSTD:DCI:PREF_OUTPUT_HALF</th>
<th colspan="3">IOSTD:DCI:NREF_OUTPUT_HALF</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:PREF_TERM_VCC</th>
<th colspan="6">IOSTD:DCI:PMASK_TERM_VCC</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_III_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">IOSTD:DCI:PREF_TERM_SPLIT</th>
<th colspan="3">IOSTD:DCI:NREF_TERM_SPLIT</th>
<th colspan="6">IOSTD:DCI:PMASK_TERM_SPLIT</th>
<th colspan="6">IOSTD:DCI:NMASK_TERM_SPLIT</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex6/clock/pmviob.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex6/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex6/clock/pmviob.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex6/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
