version 3
C:/Xilinx92i/DSDProject/subtractor.vhd
subtractor
VHDL
VHDL
C:/Xilinx92i/DSDProject/test2.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
bin
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
a
bin
b
bin
bout
bin
diff
bin
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
bout_DIFF
diff_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
bin
a
b
bout
diff
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
