// Seed: 900311263
module module_0 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90
) (
    input wand _id_0,
    input tri1 id_1
);
  wire id_3 [-1 : id_0];
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd41
) (
    input supply1 id_0,
    input tri0 id_1,
    output tri _id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6
);
  wire id_8;
  ;
  localparam id_9 = 1;
  integer id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  logic [-1 : -1  >  id_2] id_11;
  always begin : LABEL_0
    id_6 = -1;
  end
endmodule
