Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
