/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2024 MediaTek Inc.
 */

#ifndef __LINUX_REGULATOR_MT6661_H
#define __LINUX_REGULATOR_MT6661_H

enum mt6661_regulator_id {
	MT6661_ID_BUCK1,
	MT6661_ID_BUCK2,
	MT6661_ID_BUCK3,
	MT6661_ID_BUCK4,
	MT6661_ID_BUCK5,
	MT6661_ID_BUCK6,
	MT6661_ID_BUCK1_SSHUB,
	MT6661_ID_BUCK6_SSHUB,
	MT6661_ID_LD20_1,
	MT6661_ID_LD20_2,
	MT6661_ID_LDC0_3,
	MT6661_ID_LDC0_4,
	MT6661_ID_LN60_5,
	MT6661_ID_LN60_6,
	MT6661_ID_LNC0_10,
	MT6661_ID_LN60_7,
	MT6661_ID_LNC0_8,
	MT6661_ID_LNC0_9,
	MT6661_ID_LNC0_S_11,
	MT6661_ID_LNC0_S_12,
	MT6661_ID_LD20_1_EINT_HIGH,
	MT6661_ID_LD20_2_EINT_HIGH,
	MT6661_ID_LDC0_3_EINT_HIGH,
	MT6661_ID_LDC0_4_EINT_HIGH,
	MT6661_ID_LD20_1_EINT_LOW,
	MT6661_ID_LD20_2_EINT_LOW,
	MT6661_ID_LDC0_3_EINT_LOW,
	MT6661_ID_LDC0_4_EINT_LOW,
        MT6661_MAX_REGULATOR,
};

#define MTK_REGULATOR_MAX_NR MT6661_MAX_REGULATOR

/* Register */
#define MT6661_TOP_TMA_KEY_L                        (0x3b4)
#define MT6661_CPSWKEY                              (0xa2f)
#define MT6661_CPSWKEY_H                            (0xa30)
#define MT6661_VRC_CON2                             (0x209)
#define MT6661_VRC_CON3                             (0x20a)
#define MT6661_BUCK_TOP_KEY_PROT_LO                 (0x1444)
#define MT6661_BUCK1_OP_EN_1                        (0x14a4)
#define MT6661_BUCK1_OP_EN_1_SET                    (0x14a5)
#define MT6661_BUCK1_OP_EN_1_CLR                    (0x14a6)
#define MT6661_BUCK2_OP_EN_1                        (0x1524)
#define MT6661_BUCK2_OP_EN_1_SET                    (0x1525)
#define MT6661_BUCK2_OP_EN_1_CLR                    (0x1526)
#define MT6661_BUCK3_OP_EN_1                        (0x15a4)
#define MT6661_BUCK3_OP_EN_1_SET                    (0x15a5)
#define MT6661_BUCK3_OP_EN_1_CLR                    (0x15a6)
#define MT6661_BUCK4_OP_EN_1                        (0x1624)
#define MT6661_BUCK4_OP_EN_1_SET                    (0x1625)
#define MT6661_BUCK4_OP_EN_1_CLR                    (0x1626)
#define MT6661_BUCK5_OP_EN_1                        (0x16a4)
#define MT6661_BUCK5_OP_EN_1_SET                    (0x16a5)
#define MT6661_BUCK5_OP_EN_1_CLR                    (0x16a6)
#define MT6661_BUCK6_OP_EN_1                        (0x1724)
#define MT6661_BUCK6_OP_EN_1_SET                    (0x1725)
#define MT6661_BUCK6_OP_EN_1_CLR                    (0x1726)
#define MT6661_LDO_LD20_1_HW_OP_EN0                 (0x1ea0)
#define MT6661_LDO_LD20_1_HW_OP_EN0_SET             (0x1ea1)
#define MT6661_LDO_LD20_1_HW_OP_EN0_CLR             (0x1ea2)
#define MT6661_LDO_LD20_2_HW_OP_EN0                 (0x1ee0)
#define MT6661_LDO_LD20_2_HW_OP_EN0_SET             (0x1ee1)
#define MT6661_LDO_LD20_2_HW_OP_EN0_CLR             (0x1ee2)
#define MT6661_LDO_LDC0_3_HW_OP_EN0                 (0x1f20)
#define MT6661_LDO_LDC0_3_HW_OP_EN0_SET             (0x1f21)
#define MT6661_LDO_LDC0_3_HW_OP_EN0_CLR             (0x1f22)
#define MT6661_LDO_LDC0_4_HW_OP_EN0                 (0x1f60)
#define MT6661_LDO_LDC0_4_HW_OP_EN0_SET             (0x1f61)
#define MT6661_LDO_LDC0_4_HW_OP_EN0_CLR             (0x1f62)
#define MT6661_LDO_LN60_5_HW_OP_EN0                 (0x1faf)
#define MT6661_LDO_LN60_5_HW_OP_EN0_SET             (0x1fb0)
#define MT6661_LDO_LN60_5_HW_OP_EN0_CLR             (0x1fb1)
#define MT6661_LDO_LN60_6_HW_OP_EN0                 (0x1fef)
#define MT6661_LDO_LN60_6_HW_OP_EN0_SET             (0x1ff0)
#define MT6661_LDO_LN60_6_HW_OP_EN0_CLR             (0x1ff1)
#define MT6661_LDO_LNC0_10_HW_OP_EN0                (0x202f)
#define MT6661_LDO_LNC0_10_HW_OP_EN0_SET            (0x2030)
#define MT6661_LDO_LNC0_10_HW_OP_EN0_CLR            (0x2031)
#define MT6661_LDO_LN60_7_HW_OP_EN0                 (0x206f)
#define MT6661_LDO_LN60_7_HW_OP_EN0_SET             (0x2070)
#define MT6661_LDO_LN60_7_HW_OP_EN0_CLR             (0x2071)
#define MT6661_LDO_LNC0_8_HW_OP_EN0                 (0x20af)
#define MT6661_LDO_LNC0_8_HW_OP_EN0_SET             (0x20b0)
#define MT6661_LDO_LNC0_8_HW_OP_EN0_CLR             (0x20b1)
#define MT6661_LDO_LNC0_9_HW_OP_EN0                 (0x20ef)
#define MT6661_LDO_LNC0_9_HW_OP_EN0_SET             (0x20f0)
#define MT6661_LDO_LNC0_9_HW_OP_EN0_CLR             (0x20f1)
#define MT6661_LDO_LNC0_S_11_HW_OP_EN0              (0x212f)
#define MT6661_LDO_LNC0_S_11_HW_OP_EN0_SET          (0x2130)
#define MT6661_LDO_LNC0_S_11_HW_OP_EN0_CLR          (0x2131)
#define MT6661_LDO_LNC0_S_12_HW_OP_EN0              (0x216f)
#define MT6661_LDO_LNC0_S_12_HW_OP_EN0_SET          (0x2170)
#define MT6661_LDO_LNC0_S_12_HW_OP_EN0_CLR          (0x2171)
#define MT6661_RG_BUCK1_VOSEL_ADDR                  (0x240)
#define MT6661_RG_BUCK1_VOSEL_MASK                  (0xff)
#define MT6661_RG_BUCK2_VOSEL_ADDR                  (0x241)
#define MT6661_RG_BUCK2_VOSEL_MASK                  (0xff)
#define MT6661_RG_BUCK3_VOSEL_ADDR                  (0x242)
#define MT6661_RG_BUCK3_VOSEL_MASK                  (0xff)
#define MT6661_RG_BUCK4_VOSEL_ADDR                  (0x243)
#define MT6661_RG_BUCK4_VOSEL_MASK                  (0xff)
#define MT6661_RG_BUCK5_VOSEL_ADDR                  (0x244)
#define MT6661_RG_BUCK5_VOSEL_MASK                  (0xff)
#define MT6661_RG_BUCK6_VOSEL_ADDR                  (0x245)
#define MT6661_RG_BUCK6_VOSEL_MASK                  (0xff)
#define MT6661_RG_LN60_5_VOCAL_ADDR                 (0x248)
#define MT6661_RG_LN60_5_VOCAL_MASK                 (0xf)
#define MT6661_RG_LN60_5_VOSEL_ADDR                 (0x248)
#define MT6661_RG_LN60_5_VOSEL_MASK                 (0xf)
#define MT6661_RG_LN60_6_VOCAL_ADDR                 (0x249)
#define MT6661_RG_LN60_6_VOCAL_MASK                 (0xf)
#define MT6661_RG_LN60_6_VOSEL_ADDR                 (0x249)
#define MT6661_RG_LN60_6_VOSEL_MASK                 (0xf)
#define MT6661_RG_LN60_7_VOCAL_ADDR                 (0x24a)
#define MT6661_RG_LN60_7_VOCAL_MASK                 (0xf)
#define MT6661_RG_LN60_7_VOSEL_ADDR                 (0x24a)
#define MT6661_RG_LN60_7_VOSEL_MASK                 (0xf)
#define MT6661_RG_LNC0_8_VOCAL_ADDR                 (0x24b)
#define MT6661_RG_LNC0_8_VOCAL_MASK                 (0xf)
#define MT6661_RG_LNC0_8_VOSEL_ADDR                 (0x24b)
#define MT6661_RG_LNC0_8_VOSEL_MASK                 (0xf)
#define MT6661_RG_LNC0_9_VOCAL_ADDR                 (0x24c)
#define MT6661_RG_LNC0_9_VOCAL_MASK                 (0xf)
#define MT6661_RG_LNC0_9_VOSEL_ADDR                 (0x24c)
#define MT6661_RG_LNC0_9_VOSEL_MASK                 (0xf)
#define MT6661_RG_LNC0_10_VOCAL_ADDR                (0x24d)
#define MT6661_RG_LNC0_10_VOCAL_MASK                (0xf)
#define MT6661_RG_LNC0_10_VOSEL_ADDR                (0x24d)
#define MT6661_RG_LNC0_10_VOSEL_MASK                (0xf)
#define MT6661_RG_LNC0_S_11_VOCAL_ADDR              (0x24e)
#define MT6661_RG_LNC0_S_11_VOCAL_MASK              (0xf)
#define MT6661_RG_LNC0_S_11_VOSEL_ADDR              (0x24e)
#define MT6661_RG_LNC0_S_11_VOSEL_MASK              (0xf)
#define MT6661_RG_LNC0_S_12_VOCAL_ADDR              (0x24f)
#define MT6661_RG_LNC0_S_12_VOCAL_MASK              (0xf)
#define MT6661_RG_LNC0_S_12_VOSEL_ADDR              (0x24f)
#define MT6661_RG_LNC0_S_12_VOSEL_MASK              (0xf)
#define MT6661_RG_BUCK1_EN_ADDR                     (0x1487)
#define MT6661_RG_BUCK1_EN_SHIFT                    (0)
#define MT6661_RG_BUCK1_LP_ADDR                     (0x1487)
#define MT6661_RG_BUCK1_LP_SHIFT                    (1)
#define MT6661_DA_BUCK1_EN_ADDR                     (0x14c5)
#define MT6661_RG_BUCK2_EN_ADDR                     (0x1507)
#define MT6661_RG_BUCK2_EN_SHIFT                    (0)
#define MT6661_RG_BUCK2_LP_ADDR                     (0x1507)
#define MT6661_RG_BUCK2_LP_SHIFT                    (1)
#define MT6661_DA_BUCK2_EN_ADDR                     (0x1545)
#define MT6661_RG_BUCK3_EN_ADDR                     (0x1587)
#define MT6661_RG_BUCK3_EN_SHIFT                    (0)
#define MT6661_RG_BUCK3_LP_ADDR                     (0x1587)
#define MT6661_RG_BUCK3_LP_SHIFT                    (1)
#define MT6661_DA_BUCK3_EN_ADDR                     (0x15c5)
#define MT6661_RG_BUCK4_EN_ADDR                     (0x1607)
#define MT6661_RG_BUCK4_EN_SHIFT                    (0)
#define MT6661_RG_BUCK4_LP_ADDR                     (0x1607)
#define MT6661_RG_BUCK4_LP_SHIFT                    (1)
#define MT6661_DA_BUCK4_EN_ADDR                     (0x1645)
#define MT6661_RG_BUCK5_EN_ADDR                     (0x1687)
#define MT6661_RG_BUCK5_EN_SHIFT                    (0)
#define MT6661_RG_BUCK5_LP_ADDR                     (0x1687)
#define MT6661_RG_BUCK5_LP_SHIFT                    (1)
#define MT6661_DA_BUCK5_EN_ADDR                     (0x16c5)
#define MT6661_RG_BUCK6_EN_ADDR                     (0x1707)
#define MT6661_RG_BUCK6_EN_SHIFT                    (0)
#define MT6661_RG_BUCK6_LP_ADDR                     (0x1707)
#define MT6661_RG_BUCK6_LP_SHIFT                    (1)
#define MT6661_DA_BUCK6_EN_ADDR                     (0x1745)
#define MT6661_RG_FCCM_PH1_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH1_SHIFT                    (0)
#define MT6661_RG_FCCM_PH2_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH2_SHIFT                    (1)
#define MT6661_RG_FCCM_PH3_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH3_SHIFT                    (2)
#define MT6661_RG_FCCM_PH4_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH4_SHIFT                    (3)
#define MT6661_RG_FCCM_PH5_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH5_SHIFT                    (4)
#define MT6661_RG_FCCM_PH6_ADDR                     (0x1c10)
#define MT6661_RG_FCCM_PH6_SHIFT                    (5)
#define MT6661_RG_LDO_LD20_1_VOSEL_ADDR             (0x1e5f)
#define MT6661_RG_LDO_LD20_1_VOSEL_MASK             (0xf)
#define MT6661_RG_LDO_LD20_1_VOSEL_SHIFT            (0)
#define MT6661_RG_LDO_LD20_1_VOCAL_ADDR             (0x1e5f)
#define MT6661_RG_LDO_LD20_1_VOCAL_MASK             (0xf)
#define MT6661_RG_LDO_LD20_1_VOCAL_SHIFT            (4)
#define MT6661_RG_LDO_LD20_2_VOSEL_ADDR             (0x1e60)
#define MT6661_RG_LDO_LD20_2_VOSEL_MASK             (0xf)
#define MT6661_RG_LDO_LD20_2_VOSEL_SHIFT            (0)
#define MT6661_RG_LDO_LD20_2_VOCAL_ADDR             (0x1e60)
#define MT6661_RG_LDO_LD20_2_VOCAL_MASK             (0xf)
#define MT6661_RG_LDO_LD20_2_VOCAL_SHIFT            (4)
#define MT6661_RG_LDO_LDC0_3_VOSEL_ADDR             (0x1e61)
#define MT6661_RG_LDO_LDC0_3_VOSEL_MASK             (0xf)
#define MT6661_RG_LDO_LDC0_3_VOSEL_SHIFT            (0)
#define MT6661_RG_LDO_LDC0_3_VOCAL_ADDR             (0x1e61)
#define MT6661_RG_LDO_LDC0_3_VOCAL_MASK             (0xf)
#define MT6661_RG_LDO_LDC0_3_VOCAL_SHIFT            (4)
#define MT6661_RG_LDO_LDC0_4_VOSEL_ADDR             (0x1e62)
#define MT6661_RG_LDO_LDC0_4_VOSEL_MASK             (0xf)
#define MT6661_RG_LDO_LDC0_4_VOSEL_SHIFT            (0)
#define MT6661_RG_LDO_LDC0_4_VOCAL_ADDR             (0x1e62)
#define MT6661_RG_LDO_LDC0_4_VOCAL_MASK             (0xf)
#define MT6661_RG_LDO_LDC0_4_VOCAL_SHIFT            (4)
#define MT6661_RG_LDO_LD20_1_EN_ADDR                (0x1e87)
#define MT6661_RG_LDO_LD20_1_EN_SHIFT               (0)
#define MT6661_RG_LDO_LD20_1_LP_ADDR                (0x1e87)
#define MT6661_RG_LDO_LD20_1_LP_SHIFT               (1)
#define MT6661_DA_LD20_1_B_EN_ADDR                  (0x1e94)
#define MT6661_DA_LD20_1_B_EN_MASK                  (0x1)
#define MT6661_DA_LD20_1_B_EN_SHIFT                 (0)
#define MT6661_DA_LD20_1_B_LP_ADDR                  (0x1e94)
#define MT6661_DA_LD20_1_B_LP_MASK                  (0x1)
#define MT6661_DA_LD20_1_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LD20_2_EN_ADDR                (0x1ec7)
#define MT6661_RG_LDO_LD20_2_EN_SHIFT               (0)
#define MT6661_RG_LDO_LD20_2_LP_ADDR                (0x1ec7)
#define MT6661_RG_LDO_LD20_2_LP_SHIFT               (1)
#define MT6661_DA_LD20_2_B_EN_ADDR                  (0x1ed4)
#define MT6661_DA_LD20_2_B_EN_MASK                  (0x1)
#define MT6661_DA_LD20_2_B_EN_SHIFT                 (0)
#define MT6661_DA_LD20_2_B_LP_ADDR                  (0x1ed4)
#define MT6661_DA_LD20_2_B_LP_MASK                  (0x1)
#define MT6661_DA_LD20_2_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LDC0_3_EN_ADDR                (0x1f07)
#define MT6661_RG_LDO_LDC0_3_EN_SHIFT               (0)
#define MT6661_RG_LDO_LDC0_3_LP_ADDR                (0x1f07)
#define MT6661_RG_LDO_LDC0_3_LP_SHIFT               (1)
#define MT6661_DA_LDC0_3_B_EN_ADDR                  (0x1f14)
#define MT6661_DA_LDC0_3_B_EN_MASK                  (0x1)
#define MT6661_DA_LDC0_3_B_EN_SHIFT                 (0)
#define MT6661_DA_LDC0_3_B_LP_ADDR                  (0x1f14)
#define MT6661_DA_LDC0_3_B_LP_MASK                  (0x1)
#define MT6661_DA_LDC0_3_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LDC0_4_EN_ADDR                (0x1f47)
#define MT6661_RG_LDO_LDC0_4_EN_SHIFT               (0)
#define MT6661_RG_LDO_LDC0_4_LP_ADDR                (0x1f47)
#define MT6661_RG_LDO_LDC0_4_LP_SHIFT               (1)
#define MT6661_DA_LDC0_4_B_EN_ADDR                  (0x1f54)
#define MT6661_DA_LDC0_4_B_EN_MASK                  (0x1)
#define MT6661_DA_LDC0_4_B_EN_SHIFT                 (0)
#define MT6661_DA_LDC0_4_B_LP_ADDR                  (0x1f54)
#define MT6661_DA_LDC0_4_B_LP_MASK                  (0x1)
#define MT6661_DA_LDC0_4_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LN60_5_EN_ADDR                (0x1f87)
#define MT6661_RG_LDO_LN60_5_EN_SHIFT               (0)
#define MT6661_RG_LDO_LN60_5_LP_ADDR                (0x1f87)
#define MT6661_RG_LDO_LN60_5_LP_SHIFT               (1)
#define MT6661_DA_LN60_5_B_EN_ADDR                  (0x1fa2)
#define MT6661_DA_LN60_5_B_EN_MASK                  (0x1)
#define MT6661_DA_LN60_5_B_EN_SHIFT                 (0)
#define MT6661_DA_LN60_5_B_LP_ADDR                  (0x1fa2)
#define MT6661_DA_LN60_5_B_LP_MASK                  (0x1)
#define MT6661_DA_LN60_5_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LN60_6_EN_ADDR                (0x1fc7)
#define MT6661_RG_LDO_LN60_6_EN_SHIFT               (0)
#define MT6661_RG_LDO_LN60_6_LP_ADDR                (0x1fc7)
#define MT6661_RG_LDO_LN60_6_LP_SHIFT               (1)
#define MT6661_DA_LN60_6_B_EN_ADDR                  (0x1fe2)
#define MT6661_DA_LN60_6_B_EN_MASK                  (0x1)
#define MT6661_DA_LN60_6_B_EN_SHIFT                 (0)
#define MT6661_DA_LN60_6_B_LP_ADDR                  (0x1fe2)
#define MT6661_DA_LN60_6_B_LP_MASK                  (0x1)
#define MT6661_DA_LN60_6_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LNC0_10_EN_ADDR               (0x2007)
#define MT6661_RG_LDO_LNC0_10_EN_SHIFT              (0)
#define MT6661_RG_LDO_LNC0_10_LP_ADDR               (0x2007)
#define MT6661_RG_LDO_LNC0_10_LP_SHIFT              (1)
#define MT6661_DA_LNC0_10_B_EN_ADDR                 (0x2022)
#define MT6661_DA_LNC0_10_B_EN_MASK                 (0x1)
#define MT6661_DA_LNC0_10_B_EN_SHIFT                (0)
#define MT6661_DA_LNC0_10_B_LP_ADDR                 (0x2022)
#define MT6661_DA_LNC0_10_B_LP_MASK                 (0x1)
#define MT6661_DA_LNC0_10_B_LP_SHIFT                (2)
#define MT6661_RG_LDO_LN60_7_EN_ADDR                (0x2047)
#define MT6661_RG_LDO_LN60_7_EN_SHIFT               (0)
#define MT6661_RG_LDO_LN60_7_LP_ADDR                (0x2047)
#define MT6661_RG_LDO_LN60_7_LP_SHIFT               (1)
#define MT6661_DA_LN60_7_B_EN_ADDR                  (0x2062)
#define MT6661_DA_LN60_7_B_EN_MASK                  (0x1)
#define MT6661_DA_LN60_7_B_EN_SHIFT                 (0)
#define MT6661_DA_LN60_7_B_LP_ADDR                  (0x2062)
#define MT6661_DA_LN60_7_B_LP_MASK                  (0x1)
#define MT6661_DA_LN60_7_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LNC0_8_EN_ADDR                (0x2087)
#define MT6661_RG_LDO_LNC0_8_EN_SHIFT               (0)
#define MT6661_RG_LDO_LNC0_8_LP_ADDR                (0x2087)
#define MT6661_RG_LDO_LNC0_8_LP_SHIFT               (1)
#define MT6661_DA_LNC0_8_B_EN_ADDR                  (0x20a2)
#define MT6661_DA_LNC0_8_B_EN_MASK                  (0x1)
#define MT6661_DA_LNC0_8_B_EN_SHIFT                 (0)
#define MT6661_DA_LNC0_8_B_LP_ADDR                  (0x20a2)
#define MT6661_DA_LNC0_8_B_LP_MASK                  (0x1)
#define MT6661_DA_LNC0_8_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LNC0_9_EN_ADDR                (0x20c7)
#define MT6661_RG_LDO_LNC0_9_EN_SHIFT               (0)
#define MT6661_RG_LDO_LNC0_9_LP_ADDR                (0x20c7)
#define MT6661_RG_LDO_LNC0_9_LP_SHIFT               (1)
#define MT6661_DA_LNC0_9_B_EN_ADDR                  (0x20e2)
#define MT6661_DA_LNC0_9_B_EN_MASK                  (0x1)
#define MT6661_DA_LNC0_9_B_EN_SHIFT                 (0)
#define MT6661_DA_LNC0_9_B_LP_ADDR                  (0x20e2)
#define MT6661_DA_LNC0_9_B_LP_MASK                  (0x1)
#define MT6661_DA_LNC0_9_B_LP_SHIFT                 (2)
#define MT6661_RG_LDO_LNC0_S_11_EN_ADDR             (0x2107)
#define MT6661_RG_LDO_LNC0_S_11_EN_SHIFT            (0)
#define MT6661_RG_LDO_LNC0_S_11_LP_ADDR             (0x2107)
#define MT6661_RG_LDO_LNC0_S_11_LP_SHIFT            (1)
#define MT6661_DA_LNC0_S_11_B_EN_ADDR               (0x2122)
#define MT6661_DA_LNC0_S_11_B_EN_MASK               (0x1)
#define MT6661_DA_LNC0_S_11_B_EN_SHIFT              (0)
#define MT6661_DA_LNC0_S_11_B_LP_ADDR               (0x2122)
#define MT6661_DA_LNC0_S_11_B_LP_MASK               (0x1)
#define MT6661_DA_LNC0_S_11_B_LP_SHIFT              (2)
#define MT6661_RG_LDO_LNC0_S_12_EN_ADDR             (0x2147)
#define MT6661_RG_LDO_LNC0_S_12_EN_SHIFT            (0)
#define MT6661_RG_LDO_LNC0_S_12_LP_ADDR             (0x2147)
#define MT6661_RG_LDO_LNC0_S_12_LP_SHIFT            (1)
#define MT6661_DA_LNC0_S_12_B_EN_ADDR               (0x2162)
#define MT6661_DA_LNC0_S_12_B_EN_MASK               (0x1)
#define MT6661_DA_LNC0_S_12_B_EN_SHIFT              (0)
#define MT6661_DA_LNC0_S_12_B_LP_ADDR               (0x2162)
#define MT6661_DA_LNC0_S_12_B_LP_MASK               (0x1)
#define MT6661_DA_LNC0_S_12_B_LP_SHIFT              (2)
#define MT6661_RG_BUCK1_SSHUB_EN_ADDR               (0x14cf)
#define MT6661_RG_BUCK1_SSHUB_EN_MASK               (0x1)
#define MT6661_RG_BUCK1_SSHUB_EN_SHIFT              (0)
#define MT6661_RG_BUCK1_SSHUB_VOSEL_ADDR            (0x14d0)
#define MT6661_RG_BUCK1_SSHUB_VOSEL_MASK            (0xff)
#define MT6661_RG_BUCK1_SSHUB_VOSEL_SHIFT           (0)
#define MT6661_RG_BUCK6_SSHUB_EN_ADDR               (0x1749)
#define MT6661_RG_BUCK6_SSHUB_EN_MASK               (0x1)
#define MT6661_RG_BUCK6_SSHUB_EN_SHIFT              (0)
#define MT6661_RG_BUCK6_SSHUB_VOSEL_ADDR            (0x174a)
#define MT6661_RG_BUCK6_SSHUB_VOSEL_MASK            (0xff)
#define MT6661_RG_BUCK6_SSHUB_VOSEL_SHIFT           (0)

/* EINT RG */
#define MT6661_RG_LDO_LD20_1_EINT_EN_ADDR           (0x1eaf)
#define MT6661_RG_LDO_LD20_1_EINT_EN_MASK           (0x1)
#define MT6661_RG_LDO_LD20_1_EINT_EN_SHIFT          (0)
#define MT6661_RG_LDO_LD20_1_EINT_POL_ADDR          (0x1eaf)
#define MT6661_RG_LDO_LD20_1_EINT_POL_MASK          (0x1)
#define MT6661_RG_LDO_LD20_1_EINT_POL_SHIFT         (2)
#define MT6661_RG_LDO_LD20_1_EINT_DB_SEL_ADDR       (0x1eaf)
#define MT6661_RG_LDO_LD20_1_EINT_DB_SEL_MASK       (0x1)
#define MT6661_RG_LDO_LD20_1_EINT_DB_SEL_SHIFT      (4)
#define MT6661_RG_LDO_LD20_2_EINT_EN_ADDR           (0x1eef)
#define MT6661_RG_LDO_LD20_2_EINT_EN_MASK           (0x1)
#define MT6661_RG_LDO_LD20_2_EINT_EN_SHIFT          (0)
#define MT6661_RG_LDO_LD20_2_EINT_POL_ADDR          (0x1eef)
#define MT6661_RG_LDO_LD20_2_EINT_POL_MASK          (0x1)
#define MT6661_RG_LDO_LD20_2_EINT_POL_SHIFT         (2)
#define MT6661_RG_LDO_LD20_2_EINT_DB_SEL_ADDR       (0x1eef)
#define MT6661_RG_LDO_LD20_2_EINT_DB_SEL_MASK       (0x1)
#define MT6661_RG_LDO_LD20_2_EINT_DB_SEL_SHIFT      (4)
#define MT6661_RG_LDO_LDC0_3_EINT_EN_ADDR           (0x1f2f)
#define MT6661_RG_LDO_LDC0_3_EINT_EN_MASK           (0x1)
#define MT6661_RG_LDO_LDC0_3_EINT_EN_SHIFT          (0)
#define MT6661_RG_LDO_LDC0_3_EINT_POL_ADDR          (0x1f2f)
#define MT6661_RG_LDO_LDC0_3_EINT_POL_MASK          (0x1)
#define MT6661_RG_LDO_LDC0_3_EINT_POL_SHIFT         (2)
#define MT6661_RG_LDO_LDC0_3_EINT_DB_SEL_ADDR       (0x1f2f)
#define MT6661_RG_LDO_LDC0_3_EINT_DB_SEL_MASK       (0x1)
#define MT6661_RG_LDO_LDC0_3_EINT_DB_SEL_SHIFT      (4)
#define MT6661_RG_LDO_LDC0_4_EINT_EN_ADDR           (0x1f6f)
#define MT6661_RG_LDO_LDC0_4_EINT_EN_MASK           (0x1)
#define MT6661_RG_LDO_LDC0_4_EINT_EN_SHIFT          (0)
#define MT6661_RG_LDO_LDC0_4_EINT_POL_ADDR          (0x1f6f)
#define MT6661_RG_LDO_LDC0_4_EINT_POL_MASK          (0x1)
#define MT6661_RG_LDO_LDC0_4_EINT_POL_SHIFT         (2)
#define MT6661_RG_LDO_LDC0_4_EINT_DB_SEL_ADDR       (0x1f6f)
#define MT6661_RG_LDO_LDC0_4_EINT_DB_SEL_MASK       (0x1)
#define MT6661_RG_LDO_LDC0_4_EINT_DB_SEL_SHIFT      (4)

/* AVDD10_DRF related REG */
#define MT6661_PMRC_CON0                            (0x190)
#define MT6661_LDO_LN60_7_CON0                      (0x2047)

#endif /* __LINUX_REGULATOR_MT6661_H */