Dual-port synchronous RAM implementation