$comment
	File created using the following command:
		vcd file rom_128x8_sync.msim.vcd -direction
$end
$date
	Wed Mar 31 09:42:33 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom_128x8_sync_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var wire 1 # data_out [7] $end
$var wire 1 $ data_out [6] $end
$var wire 1 % data_out [5] $end
$var wire 1 & data_out [4] $end
$var wire 1 ' data_out [3] $end
$var wire 1 ( data_out [2] $end
$var wire 1 ) data_out [1] $end
$var wire 1 * data_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 data_out[0]~output_o $end
$var wire 1 3 data_out[1]~output_o $end
$var wire 1 4 data_out[2]~output_o $end
$var wire 1 5 data_out[3]~output_o $end
$var wire 1 6 data_out[4]~output_o $end
$var wire 1 7 data_out[5]~output_o $end
$var wire 1 8 data_out[6]~output_o $end
$var wire 1 9 data_out[7]~output_o $end
$var wire 1 : clock~input_o $end
$var wire 1 ; clock~inputclkctrl_outclk $end
$var wire 1 < address[0]~input_o $end
$var wire 1 = address[2]~input_o $end
$var wire 1 > address[3]~input_o $end
$var wire 1 ? address[6]~input_o $end
$var wire 1 @ address[5]~input_o $end
$var wire 1 A address[4]~input_o $end
$var wire 1 B Mux7~0_combout $end
$var wire 1 C address[1]~input_o $end
$var wire 1 D Mux7~1_combout $end
$var wire 1 E address[7]~input_o $end
$var wire 1 F data_out[0]~reg0_q $end
$var wire 1 G Mux6~0_combout $end
$var wire 1 H Mux6~1_combout $end
$var wire 1 I data_out[1]~reg0_q $end
$var wire 1 J Mux5~0_combout $end
$var wire 1 K Mux5~1_combout $end
$var wire 1 L data_out[2]~reg0_q $end
$var wire 1 M Mux7~2_combout $end
$var wire 1 N data_out[3]~reg0_q $end
$var wire 1 O Mux3~0_combout $end
$var wire 1 P data_out[4]~reg0_q $end
$var wire 1 Q Mux2~0_combout $end
$var wire 1 R Mux2~1_combout $end
$var wire 1 S data_out[5]~reg0_q $end
$var wire 1 T Mux1~0_combout $end
$var wire 1 U data_out[6]~reg0_q $end
$var wire 1 V Mux0~0_combout $end
$var wire 1 W Mux0~1_combout $end
$var wire 1 X data_out[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
1E
0F
0G
1H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
$end
#10000
1"
1:
1;
0+
#20000
0"
0:
0;
1+
#30000
1"
1:
1;
0+
#40000
b0 !
0"
0E
0:
0;
1+
#50000
1"
1:
1;
0+
1X
1L
1I
19
14
13
1#
1(
1)
#60000
0"
0:
0;
1+
#70000
1"
1:
1;
0+
#80000
0"
0:
0;
1+
#90000
1"
1:
1;
0+
#100000
0"
0:
0;
1+
#110000
1"
1:
1;
0+
#120000
b1 !
0"
1<
0:
0;
1+
1Q
1M
1J
1R
0K
#130000
1"
1:
1;
0+
1S
1N
0L
17
15
04
1%
1'
0(
#140000
0"
0:
0;
1+
#150000
1"
1:
1;
0+
#160000
0"
0:
0;
1+
#170000
1"
1:
1;
0+
#180000
0"
0:
0;
1+
#190000
1"
1:
1;
0+
#200000
b11 !
b10 !
0"
0<
1C
0:
0;
1+
0Q
1O
0M
0J
0R
1K
#210000
1"
1:
1;
0+
0S
1P
0N
1L
07
16
05
14
0%
1&
0'
1(
#220000
0"
0:
0;
1+
#230000
1"
1:
1;
0+
#240000
0"
0:
0;
1+
#250000
1"
1:
1;
0+
#260000
0"
0:
0;
1+
#270000
1"
1:
1;
0+
#280000
b11 !
0"
1<
0:
0;
1+
1T
1Q
0O
1J
1G
1R
0K
0H
#290000
1"
1:
1;
0+
1U
1S
0P
0L
0I
18
17
06
04
03
1$
1%
0&
0(
0)
#300000
0"
0:
0;
1+
#310000
1"
1:
1;
0+
#320000
0"
0:
0;
1+
#330000
1"
1:
1;
0+
#340000
0"
0:
0;
1+
#350000
1"
1:
1;
0+
#360000
b111 !
b101 !
b100 !
0"
0<
0C
1=
0:
0;
1+
1V
0T
0W
#370000
1"
1:
1;
0+
0X
0U
09
08
0#
0$
#380000
0"
0:
0;
1+
#390000
1"
1:
1;
0+
#400000
0"
0:
0;
1+
#410000
1"
1:
1;
0+
#420000
0"
0:
0;
1+
#430000
1"
1:
1;
0+
#440000
b101 !
0"
1<
0:
0;
1+
0V
1M
0J
0G
1D
1W
1K
1H
#450000
1"
1:
1;
0+
1X
1N
1L
1I
1F
19
15
14
13
12
1#
1'
1(
1)
1*
#460000
0"
0:
0;
1+
#470000
1"
1:
1;
0+
#480000
0"
0:
0;
1+
#490000
1"
1:
1;
0+
#500000
0"
0:
0;
1+
#510000
1"
1:
1;
0+
#520000
b111 !
b110 !
0"
0<
1C
0:
0;
1+
1V
0Q
0M
1J
1G
0D
0W
0R
0K
0H
#530000
1"
1:
1;
0+
0X
0S
0N
0L
0I
0F
09
07
05
04
03
02
0#
0%
0'
0(
0)
0*
#540000
0"
0:
0;
1+
#550000
1"
1:
1;
0+
#560000
