
---------- Begin Simulation Statistics ----------
final_tick                               1177048045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57500                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702800                       # Number of bytes of host memory used
host_op_rate                                    57689                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19230.68                       # Real time elapsed on the host
host_tick_rate                               61206781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105771882                       # Number of instructions simulated
sim_ops                                    1109397238                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.177048                       # Number of seconds simulated
sim_ticks                                1177048045000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.853626                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              145132438                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165198006                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14462159                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        230589883                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18414004                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18791474                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          377470                       # Number of indirect misses.
system.cpu0.branchPred.lookups              291892437                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864647                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811452                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9682676                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260675080                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33709715                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441337                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       96518037                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050706901                       # Number of instructions committed
system.cpu0.commit.committedOps            1052520882                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1961837474                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.536497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.337631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1470340191     74.95%     74.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    284080556     14.48%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74475459      3.80%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     70617536      3.60%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16388180      0.84%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4968467      0.25%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3237565      0.17%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4019805      0.20%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33709715      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1961837474                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856921                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015899914                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326213002                       # Number of loads committed
system.cpu0.commit.membars                    3625335                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625341      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583881276     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328024446     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127148373     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052520882                       # Class of committed instruction
system.cpu0.commit.refs                     455172847                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050706901                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052520882                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.237682                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.237682                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            335106376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4793861                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142431321                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1179926609                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               834268846                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                794660018                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9695115                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13334883                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5906115                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  291892437                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                211292573                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1148286348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3404414                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1215642885                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          429                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28949324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124149                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         816874873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163546442                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.517042                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1979636470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1138758046     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               614592294     31.05%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               118500334      5.99%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81515737      4.12%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14588791      0.74%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6716415      0.34%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1119922      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3737819      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  107112      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1979636470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      371511561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9779705                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270936385                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.468075                       # Inst execution rate
system.cpu0.iew.exec_refs                   479268346                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134261703                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              268276809                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            360300080                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4210101                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5046825                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140205425                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1149009543                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            345006643                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7893025                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1100514004                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1629327                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8891893                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9695115                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12429083                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19677865                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40559                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12680                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4328881                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34087078                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11245580                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12680                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1660540                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8119165                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                478285911                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1092109701                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.860808                       # average fanout of values written-back
system.cpu0.iew.wb_producers                411712456                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464501                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1092203603                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1348365719                       # number of integer regfile reads
system.cpu0.int_regfile_writes              694989211                       # number of integer regfile writes
system.cpu0.ipc                              0.446891                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.446891                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626877      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            612050017     55.22%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037951      0.73%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811621      0.16%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           350154641     31.59%     88.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132725872     11.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1108407030                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3073565                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002773                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 455976     14.84%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2393118     77.86%     92.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               224469      7.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1107853665                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4199656886                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1092109650                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1245509897                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1136387388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1108407030                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12622155                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       96488657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132896                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7180818                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57527127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1979636470                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.822148                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1181822531     59.70%     59.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          563972872     28.49%     88.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          180538359      9.12%     97.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38117424      1.93%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11080098      0.56%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1459492      0.07%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1544018      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             690200      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             411476      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1979636470                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.471432                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37604155                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6352007                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           360300080                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140205425                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1498                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2351148031                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2950597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              291117488                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670586845                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8833219                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               846824646                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21025299                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63768                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1423080932                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1163576356                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          745718774                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                786295951                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14563807                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9695115                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45581667                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75131924                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1423080886                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        121603                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4694                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21178837                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4647                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3077147672                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2315897891                       # The number of ROB writes
system.cpu0.timesIdled                       27633442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1465                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.086938                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9857324                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10589374                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1992327                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19298703                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            339837                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         685352                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          345515                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21208271                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4747                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1168220                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200106                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1300207                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22879253                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55064981                       # Number of instructions committed
system.cpu1.commit.committedOps              56876356                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    356077751                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159730                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.791266                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    332539863     93.39%     93.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11714139      3.29%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3883049      1.09%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3624165      1.02%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906177      0.25%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       305964      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1661869      0.47%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       142318      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1300207      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    356077751                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502088                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52962419                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124036                       # Number of loads committed
system.cpu1.commit.membars                    3622524                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622524      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32003329     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935234     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315128      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56876356                       # Class of committed instruction
system.cpu1.commit.refs                      21250374                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55064981                       # Number of Instructions Simulated
system.cpu1.committedOps                     56876356                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.538645                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.538645                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            311982856                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               830484                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8802975                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87832317                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13577572                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28578959                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1168750                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1209410                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4415407                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21208271                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13339809                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    342977675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                97004                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     103143198                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3985714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058904                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14752989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10197161                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286469                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         359723544                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.804954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               299321671     83.21%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33241276      9.24%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15942051      4.43%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6590158      1.83%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1532754      0.43%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2496157      0.69%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591924      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           359723544                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         326823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1231276                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14815679                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180163                       # Inst execution rate
system.cpu1.iew.exec_refs                    22587932                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5223889                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              270610921                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22647382                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712386                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1741703                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7105034                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79745629                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17364043                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           908999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64867756                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1703375                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3167705                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1168750                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6885997                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        24819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          338963                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8214                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          617                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2934                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6523346                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1978696                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           617                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       210597                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1020679                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37016316                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64430599                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853384                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31589147                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64449342                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81016367                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42882753                       # number of integer regfile writes
system.cpu1.ipc                              0.152937                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.152937                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622619      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39401354     59.90%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19327548     29.38%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3425088      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65776755                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1938605                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029472                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 334997     17.28%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1441357     74.35%     91.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               162249      8.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64092727                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         493343259                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64430587                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102615385                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71609427                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65776755                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136202                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22869272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           127626                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701943                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15150432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    359723544                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.182854                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630767                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          318904558     88.65%     88.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27443664      7.63%     96.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7026800      1.95%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2912723      0.81%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2478174      0.69%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             338915      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             448920      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117789      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              52001      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      359723544                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182688                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16120885                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1950116                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22647382                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7105034                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       360050367                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1994037288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              290453962                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37987747                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10940367                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16068303                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1900459                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39077                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103183902                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83868122                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56576310                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28698427                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9229045                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1168750                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23305088                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18588563                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103183890                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29014                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22576396                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           579                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   434533036                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163163176                       # The number of ROB writes
system.cpu1.timesIdled                           9181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12145769                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8020115                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21164809                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             202845                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2020068                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16409262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32779700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       161012                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58644397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6889671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117270796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6944542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13918407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2820476                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13549844                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2489651                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2489649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13918408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49187754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49187754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1230626048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1230626048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16409378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16409378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16409378                       # Request fanout histogram
system.membus.respLayer1.occupancy        84650693282                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47622391369                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       368825125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   486422524.391325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       797500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1033571500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1175572744500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1475300500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    179771164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       179771164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    179771164                       # number of overall hits
system.cpu0.icache.overall_hits::total      179771164                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31521409                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31521409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31521409                       # number of overall misses
system.cpu0.icache.overall_misses::total     31521409                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 552377843998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 552377843998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 552377843998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 552377843998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    211292573                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    211292573                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    211292573                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    211292573                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149184                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149184                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149184                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149184                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17523.894443                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17523.894443                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17523.894443                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17523.894443                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1956                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.617021                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29726527                       # number of writebacks
system.cpu0.icache.writebacks::total         29726527                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1794848                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1794848                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1794848                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1794848                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29726561                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29726561                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29726561                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29726561                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 488487914498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 488487914498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 488487914498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 488487914498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.140689                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.140689                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.140689                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.140689                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16432.708597                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16432.708597                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16432.708597                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16432.708597                       # average overall mshr miss latency
system.cpu0.icache.replacements              29726527                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    179771164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      179771164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31521409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31521409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 552377843998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 552377843998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    211292573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    211292573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17523.894443                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17523.894443                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1794848                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1794848                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29726561                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29726561                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 488487914498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 488487914498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.140689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.140689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16432.708597                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16432.708597                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          209497423                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29726527                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.047491                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        452311705                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       452311705                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    405299262                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       405299262                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    405299262                       # number of overall hits
system.cpu0.dcache.overall_hits::total      405299262                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42401576                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42401576                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42401576                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42401576                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1241800608663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1241800608663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1241800608663                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1241800608663                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    447700838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    447700838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    447700838                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    447700838                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094710                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094710                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094710                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094710                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29286.661625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29286.661625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29286.661625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29286.661625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7109677                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       550056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125308                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5135                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.737615                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   107.118987                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27103708                       # number of writebacks
system.cpu0.dcache.writebacks::total         27103708                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16045657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16045657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16045657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16045657                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26355919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26355919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26355919                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26355919                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 553593201188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 553593201188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 553593201188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 553593201188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058869                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21004.511404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21004.511404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21004.511404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21004.511404                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27103708                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    285396117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      285396117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35159407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35159407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 863888677000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 863888677000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320555524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320555524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24570.627059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24570.627059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11728972                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11728972                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23430435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23430435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 436081390500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 436081390500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18611.749654                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18611.749654                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119903145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119903145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7242169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7242169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 377911931663                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 377911931663                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127145314                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127145314                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52182.147595                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52182.147595                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4316685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4316685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2925484                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2925484                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 117511810688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 117511810688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40168.331356                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40168.331356                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7185000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7185000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.271628                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.271628                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8413.348946                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8413.348946                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          836                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          836                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1450000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1450000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005725                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005725                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 80555.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80555.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       751500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       751500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051640                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051640                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4726.415094                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4726.415094                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       592500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       592500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3726.415094                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3726.415094                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757384                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757384                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64793181499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64793181499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85548.653654                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85548.653654                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757384                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757384                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64035797499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64035797499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84548.653654                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84548.653654                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988694                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          433470256                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27113051                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.987513                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988694                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        926150109                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       926150109                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27835499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            23941262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              289300                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52076357                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27835499                       # number of overall hits
system.l2.overall_hits::.cpu0.data           23941262                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10296                       # number of overall hits
system.l2.overall_hits::.cpu1.data             289300                       # number of overall hits
system.l2.overall_hits::total                52076357                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1891061                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3161246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1487781                       # number of demand (read+write) misses
system.l2.demand_misses::total                6542181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1891061                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3161246                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2093                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1487781                       # number of overall misses
system.l2.overall_misses::total               6542181                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 148388906488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 306351508638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    201976997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 165836581092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     620778973215                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 148388906488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 306351508638                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    201976997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 165836581092                       # number of overall miss cycles
system.l2.overall_miss_latency::total    620778973215                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29726560                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27102508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1777081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58618538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29726560                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27102508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1777081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58618538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.063615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.116640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.168940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.063615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.116640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.168940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78468.598574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96908.468572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96501.193024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111465.720487                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94888.688224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78468.598574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96908.468572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96501.193024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111465.720487                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94888.688224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1104441                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32946                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.522765                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9728461                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2820476                       # number of writebacks
system.l2.writebacks::total                   2820476                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         156477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              219638                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        156477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             219638                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1890941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3004769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1424800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6322543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1890941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3004769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1424800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10234712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16557255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 129472793990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 264000051399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    178337997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 145450029918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 539101213304                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 129472793990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 264000051399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    178337997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 145450029918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 956907191174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1496008404478                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.063611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.110867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.164097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.801764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.063611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.110867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.164097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.801764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68470.033698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87860.348466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87721.592228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102084.524086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85266.515910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68470.033698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87860.348466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87721.592228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102084.524086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93496.249936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90353.648867                       # average overall mshr miss latency
system.l2.replacements                       23145357                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6701482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6701482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6701482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6701482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51759008                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51759008                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51759008                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51759008                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10234712                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10234712                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 956907191174                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 956907191174                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93496.249936                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93496.249936                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       152000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3454.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3580.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       878000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1359000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.871795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19985.294118                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       216500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       296500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19681.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19766.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2202419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           117905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2320324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1474193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1111946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2586139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151106203559                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 117278643861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  268384847420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3676612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1229851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4906463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.400965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.904131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.527088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102500.963957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105471.528169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103778.198859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70974                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27629                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            98603                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1403219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1084317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2487536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131010129314                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 103615645938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 234625775252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.381661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.881665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93363.993300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95558.444567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94320.554658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27835499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27845795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1891061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1893154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 148388906488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    201976997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 148590883485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29726560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29738949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.063615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.168940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78468.598574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96501.193024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78488.534734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           180                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1890941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1892974                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 129472793990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    178337997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 129651131987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.063611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.164097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68470.033698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87721.592228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68490.709321                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21738843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       171395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21910238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1687053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       375835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2062888                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 155245305079                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48557937231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203803242310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23425896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23973126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.072017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.686795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92021.593322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129200.146955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98795.107786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85503                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        35352                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       120855                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1601550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       340483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1942033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132989922085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41834383980                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174824306065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.068367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.622194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83038.257991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122867.761327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90021.284945                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                89                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          640                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          239                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             879                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9898443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1917976                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11816419                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          709                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          259                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           968                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.902680                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.922780                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.908058                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15466.317188                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8025.004184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13443.025028                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          141                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          205                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          704                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10154455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4201990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14356445                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.703808                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.791506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20349.609218                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20497.512195                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20392.677557                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   126943342                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23145619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.484552                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.786774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.939764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.155411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.449720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.662643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.434168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 959786483                       # Number of tag accesses
system.l2.tags.data_accesses                959786483                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     121020352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     192479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91247168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    645238336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1050115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    121020352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     121150464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180510464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180510464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1890943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3007494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1425737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10081849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16408056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2820476                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2820476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        102816833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        163527408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           110541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77522042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    548183516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             892160340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    102816833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       110541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102927374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153358620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153358620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153358620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       102816833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       163527408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          110541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77522042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    548183516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1045518960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2726949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1890943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2902321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1398926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10071960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008597344250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28007547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2567623                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16408057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2820476                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16408057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2820476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 141874                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 93527                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            716881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            727980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            706364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            844270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1873167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1718031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1970767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            854009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            816438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            954387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           856195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           803901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           741155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           741198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           787811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1153629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            155553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            238807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           185137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           154501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           177967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           140028                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 611581139228                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                81330915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            916572070478                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37598.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56348.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13591996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1616454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16408057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2820476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4534221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2056686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1479896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1146325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  793252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  763301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  737192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  694456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  623607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  509842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 538538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1047278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 456834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 238459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 212145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 186696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 153696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  83245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 156873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 165141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 167255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 169792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 173667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 180056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 172281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 169925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 165410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 162344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3784650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.180922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.689556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.998928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1155637     30.53%     30.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1134676     29.98%     60.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273985      7.24%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       255951      6.76%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       182405      4.82%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       175722      4.64%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       125427      3.31%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       111492      2.95%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       369355      9.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3784650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.024498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.447293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    805.166686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       167648    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147626     88.06%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3526      2.10%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11478      6.85%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3177      1.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1140      0.68%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              408      0.24%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              194      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               71      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1041035712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9079936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174523136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1050115648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180510464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       884.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       148.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    892.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1177048033500                       # Total gap between requests
system.mem_ctrls.avgGap                      61213.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    121020352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    185748544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89531264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    644605440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174523136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 102816832.765734717250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157808803.802906781435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 110540.942277339229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76064239.161962151527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 547645818.484835028648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 148271888.085927695036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1890943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3007494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1425737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10081850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2820476                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  51744870311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 140647247957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     93087660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  86381193411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 637705671139                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28379761331988                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27364.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46765.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45788.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60587.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63252.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10062046.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12590454660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6691973970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48942657960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7599286440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92915128800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     308830744110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     191918454240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       669488700180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.786213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 495623493320                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39304200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 642120351680                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14431996320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7670772780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67197888660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6635256840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92915128800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     476737386030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50523387360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       716111816790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.396420                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126541593087                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39304200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1011202251913                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11589513052.325581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   52302970365.460670                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 377685207500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   180349922500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 996698122500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13325386                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13325386                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13325386                       # number of overall hits
system.cpu1.icache.overall_hits::total       13325386                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        14423                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14423                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        14423                       # number of overall misses
system.cpu1.icache.overall_misses::total        14423                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    406521500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    406521500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    406521500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    406521500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13339809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13339809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13339809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13339809                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28185.640990                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28185.640990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28185.640990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28185.640990                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12357                       # number of writebacks
system.cpu1.icache.writebacks::total            12357                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2034                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2034                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12389                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12389                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    341066000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    341066000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    341066000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    341066000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000929                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000929                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27529.744128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27529.744128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27529.744128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27529.744128                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12357                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13325386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13325386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        14423                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14423                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    406521500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    406521500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13339809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13339809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28185.640990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28185.640990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    341066000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    341066000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27529.744128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27529.744128                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.187947                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13184012                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12357                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1066.926600                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324883500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.187947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26692007                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26692007                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16179609                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16179609                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16179609                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16179609                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4053576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4053576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4053576                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4053576                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 448865441228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 448865441228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 448865441228                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 448865441228                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20233185                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20233185                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20233185                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20233185                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200343                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200343                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200343                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 110733.199828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110733.199828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 110733.199828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110733.199828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1609175                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       308386                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25821                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2422                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.320398                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.327002                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1776912                       # number of writebacks
system.cpu1.dcache.writebacks::total          1776912                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2974261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2974261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2974261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2974261                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1079315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1079315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1079315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1079315                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110347292815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110347292815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110347292815                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110347292815                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053344                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053344                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053344                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053344                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102238.264839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102238.264839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102238.264839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102238.264839                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1776912                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14503677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14503677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2414810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2414810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 247906554000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 247906554000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16918487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16918487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102660.894232                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102660.894232                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1867270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1867270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       547540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       547540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51738285000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51738285000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032363                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032363                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94492.247142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94492.247142                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1675932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1675932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1638766                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1638766                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 200958887228                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 200958887228                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.494394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.494394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122628.177072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122628.177072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1106991                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1106991                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       531775                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       531775                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  58609007815                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  58609007815                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110213.920953                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110213.920953                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7364500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7364500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374728                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374728                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42816.860465                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42816.860465                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       781000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       781000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       671000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       671000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6045.045045                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6045.045045                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707550                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707550                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63092083500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63092083500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390653                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390653                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89169.788001                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89169.788001                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707550                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707550                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62384533500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62384533500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390653                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390653                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88169.788001                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88169.788001                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.208326                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19069188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1786767                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.672454                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324895000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.208326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45877361                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45877361                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1177048045000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53712878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9521958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51918011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20324881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17394142                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4924977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4924977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29738949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23973930                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          968                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          968                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89179646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     81320450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5341314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175878545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3804997504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3469197248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1583744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227455488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7503233984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40559348                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181746944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99185516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072389                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.261258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92060419     92.82%     92.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7070226      7.13%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54871      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99185516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117260546631                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40684320025                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44607361382                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2680591404                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18623420                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1304671321500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427220                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715264                       # Number of bytes of host memory used
host_op_rate                                   429288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2951.77                       # Real time elapsed on the host
host_tick_rate                               43236193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261053366                       # Number of instructions simulated
sim_ops                                    1267158511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127623                       # Number of seconds simulated
sim_ticks                                127623276500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.430701                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12707963                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14370533                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           574628                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18112064                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1483706                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1498180                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14474                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25053963                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6322                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4434                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           518227                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20689270                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4099852                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11974371                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            81911532                       # Number of instructions committed
system.cpu0.commit.committedOps              83209408                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    247313235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.336454                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.224796                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    216978679     87.73%     87.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12958774      5.24%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7071394      2.86%     95.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3660963      1.48%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1382480      0.56%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       354260      0.14%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       622910      0.25%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       183923      0.07%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4099852      1.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    247313235                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458072                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78086214                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18871224                       # Number of loads committed
system.cpu0.commit.membars                    1947679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1948162      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60435936     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18875346     22.68%     97.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1864146      2.24%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83209408                       # Class of committed instruction
system.cpu0.commit.refs                      20739870                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   81911532                       # Number of Instructions Simulated
system.cpu0.committedOps                     83209408                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.095191                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.095191                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193808597                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                56790                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12113204                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97055778                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13992358                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39022972                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                518988                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               106821                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1808101                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25053963                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16110869                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    227960033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               134557                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100295444                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          506                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1150938                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.098820                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20614870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14191669                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.395593                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         249151016                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.408121                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.828886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               183578182     73.68%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39420238     15.82%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20691388      8.30%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3780182      1.52%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  278867      0.11%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  685689      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22323      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690776      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3371      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           249151016                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1441                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     942                       # number of floating regfile writes
system.cpu0.idleCycles                        4380831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              546015                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22690248                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.365455                       # Inst execution rate
system.cpu0.iew.exec_refs                    23900780                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2061018                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8132569                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21893608                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            699777                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           134997                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2178387                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95064505                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21839762                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           406854                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92654359                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 86403                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             31400116                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                518988                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             31546940                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       275645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47717                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2828                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3022384                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       309741                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           486                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       323992                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        222023                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 70136681                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91428724                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752858                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52802944                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.360620                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91539259                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119598464                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66979027                       # number of integer regfile writes
system.cpu0.ipc                              0.323082                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.323082                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948629      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66961902     71.95%     74.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28612      0.03%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57156      0.06%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                564      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                60      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22002157     23.64%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2061220      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            374      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93061212                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1587                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3123                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1517                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1789                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     303890                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003265                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 237549     78.17%     78.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    34      0.01%     78.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    102      0.03%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 58871     19.37%     97.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7283      2.40%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               35      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91414886                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         435603756                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91427207                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106918281                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92357448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93061212                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2707057                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11855100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29548                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        102665                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4711982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    249151016                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.373513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.900891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          195822668     78.60%     78.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30433190     12.21%     90.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15076611      6.05%     96.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2739317      1.10%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2976582      1.19%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             720676      0.29%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1059615      0.43%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             189405      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             132952      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      249151016                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.367059                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           854366                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          133806                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21893608                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2178387                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2117                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       253531847                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1714866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               41572948                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60590693                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                518037                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14876766                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21554761                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               113627                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124663603                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96003643                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70324825                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39693074                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1265948                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                518988                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24340231                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9734137                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1587                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124662016                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     128149009                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695587                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5811751                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695453                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   338392807                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192270885                       # The number of ROB writes
system.cpu0.timesIdled                         170616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  383                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.483033                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13144123                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14367826                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           617078                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17937769                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1064877                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1066834                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1957                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24291724                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1122                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1048                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615934                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18853951                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3516437                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2365708                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15406045                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73369952                       # Number of instructions committed
system.cpu1.commit.committedOps              74551865                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197716539                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.377064                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.271529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169637174     85.80%     85.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12302918      6.22%     92.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6532949      3.30%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3651687      1.85%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1136093      0.57%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       259574      0.13%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       503699      0.25%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       176008      0.09%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3516437      1.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197716539                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1681900                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69640197                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16401849                       # Number of loads committed
system.cpu1.commit.membars                    1772982                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1772982      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55024260     73.81%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16402897     22.00%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1351550      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74551865                       # Class of committed instruction
system.cpu1.commit.refs                      17754447                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73369952                       # Number of Instructions Simulated
system.cpu1.committedOps                     74551865                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.732305                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.732305                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            147654951                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1309                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12411819                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92190869                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10464491                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39719137                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616251                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1688                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1541406                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24291724                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14976033                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184079778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                73953                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96032916                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1234790                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.121174                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15299063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14209000                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.479041                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199996236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.486777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.882143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               137400636     68.70%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37089989     18.55%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20424914     10.21%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3579880      1.79%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  150540      0.08%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  690041      0.35%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     364      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659414      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     458      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199996236                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         472819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              659831                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21333011                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.427414                       # Inst execution rate
system.cpu1.iew.exec_refs                    20860829                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1379936                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9212072                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20234752                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            653072                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           135315                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1502248                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89848756                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19480893                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           509839                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85683298                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                135124                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             18208700                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616251                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18408714                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             756                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3832903                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       149650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       375516                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        284315                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65488110                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84865791                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747336                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48941613                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.423336                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85021929                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111213380                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62212926                       # number of integer regfile writes
system.cpu1.ipc                              0.365991                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.365991                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773282      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63402599     73.56%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 103      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19637392     22.78%     98.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1379665      1.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86193137                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     333389                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003868                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 305956     91.77%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27369      8.21%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   64      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84753244                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         372776685                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84865791                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105145673                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87302351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86193137                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2546405                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15296891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60786                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        180697                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6508388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199996236                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.430974                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.961374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          151510384     75.76%     75.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26356683     13.18%     88.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15014281      7.51%     96.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2536723      1.27%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2447615      1.22%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             770333      0.39%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1082580      0.54%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             160978      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             116659      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199996236                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.429957                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           820789                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          133433                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20234752                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1502248                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    300                       # number of misc regfile reads
system.cpu1.numCycles                       200469055                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    54676677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31714582                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54005995                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                590816                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11179209                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10742146                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                92178                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119034875                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91028501                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66600257                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40232010                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1228124                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616251                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13462691                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12594262                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119034875                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     102791493                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654305                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4016939                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        654297                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284156790                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182273197                       # The number of ROB writes
system.cpu1.timesIdled                           4695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7641998                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2651120                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10531424                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7161                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                673859                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9244534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18439148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       115023                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61701                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3310961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2477385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6623861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2539086                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9214324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       259517                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8935376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1019                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1231                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9214324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27680737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27680737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    608071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               608071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1466                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9244251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9244251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9244251                       # Request fanout histogram
system.membus.respLayer1.occupancy        47319327974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20965029096                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   127623276500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   127623276500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18243755.319149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16630028.728136                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41526000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   126765820000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    857456500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15858448                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15858448                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15858448                       # number of overall hits
system.cpu0.icache.overall_hits::total       15858448                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       252421                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        252421                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       252421                       # number of overall misses
system.cpu0.icache.overall_misses::total       252421                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5661406000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5661406000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5661406000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5661406000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16110869                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16110869                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16110869                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16110869                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015668                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015668                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015668                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015668                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22428.427112                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22428.427112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22428.427112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22428.427112                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2485                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       219772                       # number of writebacks
system.cpu0.icache.writebacks::total           219772                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        32640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        32640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        32640                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        32640                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       219781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       219781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       219781                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       219781                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4870522000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4870522000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4870522000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4870522000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013642                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013642                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013642                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013642                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22160.796429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22160.796429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22160.796429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22160.796429                       # average overall mshr miss latency
system.cpu0.icache.replacements                219772                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15858448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15858448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       252421                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       252421                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5661406000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5661406000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16110869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16110869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22428.427112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22428.427112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        32640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        32640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       219781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       219781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4870522000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4870522000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013642                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013642                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22160.796429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22160.796429                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998473                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16078530                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           219814                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            73.146069                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998473                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32441520                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32441520                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17463048                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17463048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17463048                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17463048                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4113711                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4113711                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4113711                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4113711                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 322016875896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 322016875896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 322016875896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 322016875896                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21576759                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21576759                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21576759                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21576759                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.190655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.190655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.190655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.190655                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78278.925257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78278.925257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78278.925257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78278.925257                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22441502                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10564                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           343921                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            202                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.251910                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.297030                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1910644                       # number of writebacks
system.cpu0.dcache.writebacks::total          1910644                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2209240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2209240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2209240                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2209240                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1904471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1904471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1904471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1904471                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 173091222000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 173091222000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 173091222000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 173091222000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088265                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088265                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088265                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088265                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90886.772232                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90886.772232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90886.772232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90886.772232                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1910644                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16692969                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16692969                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3670991                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3670991                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 292860315000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 292860315000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20363960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20363960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.180269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.180269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79776.909014                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79776.909014                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1819785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1819785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1851206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1851206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169967089500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169967089500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91814.249468                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91814.249468                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       770079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        770079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       442720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       442720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29156560896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29156560896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1212799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1212799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.365040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.365040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65857.790242                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65857.790242                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       389455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       389455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3124132500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3124132500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043919                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043919                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58652.633061                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58652.633061                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       652050                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       652050                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12249                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12249                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    220070500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    220070500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       664299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       664299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018439                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018439                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17966.405421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17966.405421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7030                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7030                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    178435000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    178435000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010583                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010583                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25381.934566                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25381.934566                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650472                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650472                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          941                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          941                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19473500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19473500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651413                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651413                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20694.473964                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20694.473964                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          941                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          941                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19694.473964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19694.473964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3723                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3723                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     15484999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     15484999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4434                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4434                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.160352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.160352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21779.182841                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21779.182841                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     14773999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     14773999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20779.182841                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20779.182841                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994383                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20684734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1911648                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.820368                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994383                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47705426                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47705426                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              420717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              232494                       # number of demand (read+write) hits
system.l2.demand_hits::total                   850447                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196281                       # number of overall hits
system.l2.overall_hits::.cpu0.data             420717                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                955                       # number of overall hits
system.l2.overall_hits::.cpu1.data             232494                       # number of overall hits
system.l2.overall_hits::total                  850447                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1488877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            931887                       # number of demand (read+write) misses
system.l2.demand_misses::total                2448201                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23493                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1488877                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3944                       # number of overall misses
system.l2.overall_misses::.cpu1.data           931887                       # number of overall misses
system.l2.overall_misses::total               2448201                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2031195499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 164675736175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    349111997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109023976458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     276080020129                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2031195499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 164675736175                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    349111997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109023976458                       # number of overall miss cycles
system.l2.overall_miss_latency::total    276080020129                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          219774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1909594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1164381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3298648                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         219774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1909594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1164381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3298648                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.106896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.779682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.805062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.800328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.742183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.106896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.779682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.805062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.800328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.742183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86459.604946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110603.989567                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88517.240619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116992.700250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112768.526820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86459.604946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110603.989567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88517.240619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116992.700250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112768.526820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1030286                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     62127                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.583547                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6574154                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              259518                       # number of writebacks
system.l2.writebacks::total                    259518                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          89076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28686                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118043                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         89076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28686                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118043                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        23284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1399801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       903201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2330158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        23284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1399801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       903201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6957995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9288153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1784754499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 144878129533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    307517497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  98128740654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 245099142183                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1784754499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 144878129533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    307517497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  98128740654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 629059266427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 874158408610                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.105945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.733036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.790365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.706398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.105945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.733036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.790365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.815745                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76651.541788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103499.089894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79420.841167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108645.518167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105185.632126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76651.541788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103499.089894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79420.841167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108645.518167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90408.122804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94115.418707                       # average overall mshr miss latency
system.l2.replacements                       11678296                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       316172                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           316172                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       316172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       316172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2875000                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2875000                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2875004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2875004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6957995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6957995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 629059266427                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 629059266427                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90408.122804                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90408.122804                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                219                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       364500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       547500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1742.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3197.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         2500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2134000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2395500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4529500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.763889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.823077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20519.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21777.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21165.887850                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          521                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              558                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1058500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1089000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          584                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            625                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.892123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.902439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.892800                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2031.669866                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   824.324324                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1951.612903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          519                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          556                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10647000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       737500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11384500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.902439                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.889600                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20514.450867                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19932.432432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20475.719424                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37695                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2788553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2265663498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5054216998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.585506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.599874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.591683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90496.316609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95159.960435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92529.099427                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14405                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12996                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27401                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        16409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1613579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1234854999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2848433999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.311792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.272436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98334.999086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114200.961713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104637.205165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2031195499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    349111997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2380307496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       219774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         224673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.106896                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.805062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.122120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86459.604946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88517.240619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86755.384918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        23284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        27156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1784754499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    307517497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2092271996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.105945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.790365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76651.541788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79420.841167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77046.398439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       398903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       216613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            615516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1458063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       908078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2366141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 161887182675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106758312960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 268645495635                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1856966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1124691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2981657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.785186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.807402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.793566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111028.935427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117565.135330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113537.399350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        74671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        90361                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1383392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       892388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2275780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 143264550533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96893885655                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 240158436188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.744974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.793452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.763260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103560.343368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108578.203265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105527.966758                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          177                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               177                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          406                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             406                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        60000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        60000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          583                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           583                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.696398                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.696398                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   147.783251                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   147.783251                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          403                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          403                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7751000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7751000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.691252                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.691252                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19233.250620                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19233.250620                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999645                       # Cycle average of tags in use
system.l2.tags.total_refs                    13285222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11678540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.137576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.677123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.226083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.051529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.196624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.840920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.229330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.716264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63608916                       # Number of tag accesses
system.l2.tags.data_accesses                 63608916                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1490240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      89662912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        247808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57814656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    442246080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          591461696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1490240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       247808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1738048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16609088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16609088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          23285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1400983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         903354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6910095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9241589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       259517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             259517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11676867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        702559239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1941715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        453010278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3465246248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4634434346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11676867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1941715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13618582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      130141526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            130141526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      130141526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11676867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       702559239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1941715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       453010278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3465246248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4764575873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    255254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     23284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1391479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    900359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6901710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002755616250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13276095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9241589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     259521                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9241589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   259521                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20885                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4267                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            465274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            477204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            463813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            476273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            477451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            681856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            925425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            847043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            680663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           578602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           531319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           496897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           482675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           492164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           501743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11685                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 386655911583                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46103520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            559544111583                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41933.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60683.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7982369                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  230568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9241589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               259521                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  788323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  864483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  697893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  674571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  644607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  632046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  610819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  563222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  494605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  445834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 482497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 899415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 663129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 254206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 198276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  98774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1263020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.167168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.857745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.721274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       129114     10.22%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       369572     29.26%     39.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119913      9.49%     48.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       103667      8.21%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112100      8.88%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        50944      4.03%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28917      2.29%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26615      2.11%     74.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       322178     25.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1263020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     597.123948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    175.685849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2569.157942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15237     98.67%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           41      0.27%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           14      0.09%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.01%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.01%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.01%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            4      0.03%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            9      0.06%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           20      0.13%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           23      0.15%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527           19      0.12%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            7      0.05%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623           10      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            9      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            9      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           13      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            5      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            4      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.530048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.497969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11759     76.15%     76.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              510      3.30%     79.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2435     15.77%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              469      3.04%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              120      0.78%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.46%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.21%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              590125056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1336640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16336448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               591461696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16609344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4623.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4634.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  127623272500                       # Total gap between requests
system.mem_ctrls.avgGap                      13432.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1490176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89054656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       247808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57622976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    441709440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16336448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11676365.321963818744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 697793211.726545810699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1941714.762353715487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 451508357.881722331047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3461041372.025893688202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 128005238.918936550617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        23285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1400983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       903354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6910095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       259521                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    820405252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  86822707174                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146160825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  60635320003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 411119518329                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3105567556062                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35233.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61972.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37748.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67122.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59495.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11966536.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4321677780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2297018625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31461446100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          602716860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10073949600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56458640790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1463220000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       106678669755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        835.887251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3281380061                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4261400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 120080496439                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4696313580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2496142275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34374380460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          729724680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10073949600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      56739940350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1226336160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110336787105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        864.550654                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2680055238                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4261400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 120681821262                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                412                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    132313294.685990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   238996461.102603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    702706500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100234424500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27388852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14970825                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14970825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14970825                       # number of overall hits
system.cpu1.icache.overall_hits::total       14970825                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5208                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5208                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5208                       # number of overall misses
system.cpu1.icache.overall_misses::total         5208                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    390722500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    390722500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    390722500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    390722500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14976033                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14976033                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14976033                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14976033                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000348                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000348                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75023.521505                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75023.521505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75023.521505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75023.521505                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4899                       # number of writebacks
system.cpu1.icache.writebacks::total             4899                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          309                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4899                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4899                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    367540000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    367540000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    367540000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    367540000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75023.474178                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75023.474178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75023.474178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75023.474178                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4899                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14970825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14970825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    390722500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    390722500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14976033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14976033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75023.521505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75023.521505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    367540000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    367540000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75023.474178                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75023.474178                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15129487                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4931                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3068.239100                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29956965                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29956965                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16011855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16011855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16011855                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16011855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3438846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3438846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3438846                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3438846                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 279002550497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 279002550497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 279002550497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 279002550497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19450701                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19450701                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19450701                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19450701                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176798                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81132.609747                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81132.609747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81132.609747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81132.609747                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6692472                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        25560                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77842                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            341                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.975078                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.956012                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1163972                       # number of writebacks
system.cpu1.dcache.writebacks::total          1163972                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2281087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2281087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2281087                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2281087                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1157759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1157759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1157759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1157759                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 113991928499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 113991928499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 113991928499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 113991928499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059523                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059523                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059523                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059523                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98459.116706                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98459.116706                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98459.116706                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98459.116706                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1163972                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15644265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15644265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3046264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3046264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 252120289000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 252120289000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18690529                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18690529                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82763.768669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82763.768669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1928232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1928232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1118032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1118032                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111500970000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111500970000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059818                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059818                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99729.676789                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99729.676789                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       367590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        367590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       392582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       392582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  26882261497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  26882261497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       760172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       760172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.516438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.516438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68475.532493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68475.532493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       352855                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       352855                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2490958499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2490958499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62701.902963                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62701.902963                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583371                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583371                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    217221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    217221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013836                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013836                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26538.912645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26538.912645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8080                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8080                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    200381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    200381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24799.690594                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24799.690594                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       590998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       590998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6972.375691                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6972.375691                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2167000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2167000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5986.187845                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5986.187845                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          548                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          548                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1048                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1048                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.522901                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.522901                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17885.036496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17885.036496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          548                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          548                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9253000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9253000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.522901                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.522901                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16885.036496                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16885.036496                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.835985                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18355417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1165976                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.742534                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.835985                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42435280                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42435280                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 127623276500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3208931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       575690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2983115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11418778                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11986455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1044                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        224681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2984250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          583                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          583                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       659328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5734676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3495291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9903992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28130944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244495232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       627072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149014592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              422267840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23669224                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16802176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26980271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24324100     90.16%     90.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2594470      9.62%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  61701      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26980271                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6620704488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2868841036                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         329828189                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1750051547                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7382931                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
