Quartus Prime Archive log --	C:/VHDL/342x9/RefDesign20200615/quartus/__1_0_0.auto.qarlog

Archive:	C:/VHDL/342x9/RefDesign20200615/quartus/__1_0_0.auto.qar
Date:		Tue Jun 16 16:12:53 2020
Quartus Prime		18.1.1 Build 646 04/11/2019 SJ Standard Edition

	=========== Files Selected: ===========
1_0_0.qsf
1_1_0.out.sdc
1_1_0.qws
2_0_description.txt
C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/fpga_top.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/framing_top.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/db/DE1-SOC-342x9.qpf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_gray2bin_b9b.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_gray2bin_qab.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_4ub.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_6cc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_8g6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_au6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_ldc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_pv6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_apl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_bpl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_c9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_d9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_e9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_f9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_g9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_h9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_rnl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_snl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_tnl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_unl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_0c84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_4ia1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_6ia1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_8884.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_afa1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_mb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_o5d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_qb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_rb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_s5d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_u2d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_99c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_b06.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_c9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_d9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_e9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_f9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_su5.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_09i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_49i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_4vi.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_59i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_69i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_a9i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_iti.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_kri.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_t8i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_u8i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_1hl1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_5182.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_5el1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_bu72.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_v582.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_vgl1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/ddio_out_uqe.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/decode_vnf.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_0v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_1v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_2v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_3dc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_bd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_cd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_dd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_ed9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_fd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_qe9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_re9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_se9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_tu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_uu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_vu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/mux_clc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/mux_elc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/refstp_auto_stripped.stp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.asm.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.cdf
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.done
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.eda.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.jdi
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.merge.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.merge.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.pin
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sld
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sof
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sta.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sta.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.done
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.summary
DE1-SOC-342x9.tcl
DE1-SOC-342x9_assignment_defaults.qdf
assignment_defaults.qdf
c5_pin_model_dump.txt
fifo24_8.qip
fifo24_8.vhd
fifo32_8.qip
fifo32_8.vhd
fifo8_8.qip
fifo8_8.vhd
fifo8_8_inst.vhd
pin_assignment_DE1_SoC.tcl
refstp.stp
soc_system.qsys
	======= Total: 124 files to archive =======

	================ Status: ===============
All files archived successfully.
