{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670374664447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670374664451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 19:57:44 2022 " "Processing started: Tue Dec 06 19:57:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670374664451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374664451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374664451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670374664725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670374664725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Blackjack.v(149) " "Verilog HDL information at Blackjack.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670374674999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START Blackjack.v(4) " "Verilog HDL Declaration information at Blackjack.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670374675000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bet BET Blackjack.v(26) " "Verilog HDL Declaration information at Blackjack.v(26): object \"bet\" differs only in case from object \"BET\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670374675000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deal DEAL Blackjack.v(23) " "Verilog HDL Declaration information at Blackjack.v(23): object \"deal\" differs only in case from object \"DEAL\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670374675000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tie TIE Blackjack.v(62) " "Verilog HDL Declaration information at Blackjack.v(62): object \"tie\" differs only in case from object \"TIE\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670374675001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN Blackjack.v(61) " "Verilog HDL Declaration information at Blackjack.v(61): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670374675001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.v 1 1 " "Found 1 design units, including 1 entities, in source file blackjack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Blackjack " "Found entity 1: Blackjack" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_decimal_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file two_decimal_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_decimal_vals " "Found entity 1: two_decimal_vals" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealer.v 1 1 " "Found 1 design units, including 1 entities, in source file dealer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealer " "Found entity 1: dealer" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(33) " "Verilog HDL information at random.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/random.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670374675048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.v 1 1 " "Found 1 design units, including 1 entities, in source file player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374675056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Blackjack " "Elaborating entity \"Blackjack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670374675164 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "value Blackjack.v(30) " "Verilog HDL warning at Blackjack.v(30): object value used but never assigned" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670374675167 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Blackjack.v(90) " "Verilog HDL Always Construct warning at Blackjack.v(90): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670374675176 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win Blackjack.v(176) " "Verilog HDL Always Construct warning at Blackjack.v(176): inferring latch(es) for variable \"win\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670374675179 "|Blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tie Blackjack.v(176) " "Verilog HDL Always Construct warning at Blackjack.v(176): inferring latch(es) for variable \"tie\", which holds its previous value in one or more paths through the always construct" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670374675179 "|Blackjack"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "value 0 Blackjack.v(30) " "Net \"value\" at Blackjack.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670374675184 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] Blackjack.v(90) " "Inferred latch for \"NS\[0\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675192 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] Blackjack.v(90) " "Inferred latch for \"NS\[1\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675193 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] Blackjack.v(90) " "Inferred latch for \"NS\[2\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675194 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] Blackjack.v(90) " "Inferred latch for \"NS\[3\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675194 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[4\] Blackjack.v(90) " "Inferred latch for \"NS\[4\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675195 "|Blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[5\] Blackjack.v(90) " "Inferred latch for \"NS\[5\]\" at Blackjack.v(90)" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374675196 "|Blackjack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:PLAYER " "Elaborating entity \"player\" for hierarchy \"player:PLAYER\"" {  } { { "Blackjack.v" "PLAYER" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(124) " "Verilog HDL assignment warning at player.v(124): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675260 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(126) " "Verilog HDL assignment warning at player.v(126): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675261 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(133) " "Verilog HDL assignment warning at player.v(133): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675261 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(135) " "Verilog HDL assignment warning at player.v(135): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675261 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(138) " "Verilog HDL assignment warning at player.v(138): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675261 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(145) " "Verilog HDL assignment warning at player.v(145): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675262 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(147) " "Verilog HDL assignment warning at player.v(147): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675262 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(150) " "Verilog HDL assignment warning at player.v(150): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675262 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(157) " "Verilog HDL assignment warning at player.v(157): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675262 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(159) " "Verilog HDL assignment warning at player.v(159): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675263 "|Blackjack|player:PLAYER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 player.v(162) " "Verilog HDL assignment warning at player.v(162): truncated value with size 32 to match size of target (8)" {  } { { "player.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675263 "|Blackjack|player:PLAYER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random player:PLAYER\|random:PDEAL " "Elaborating entity \"random\" for hierarchy \"player:PLAYER\|random:PDEAL\"" {  } { { "player.v" "PDEAL" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 random.v(87) " "Verilog HDL assignment warning at random.v(87): truncated value with size 13 to match size of target (8)" {  } { { "random.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/random.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675274 "|Blackjack|player:PLAYER|random:PDEAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dealer dealer:DEALER " "Elaborating entity \"dealer\" for hierarchy \"dealer:DEALER\"" {  } { { "Blackjack.v" "DEALER" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(128) " "Verilog HDL assignment warning at dealer.v(128): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675282 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(130) " "Verilog HDL assignment warning at dealer.v(130): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675282 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(137) " "Verilog HDL assignment warning at dealer.v(137): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(139) " "Verilog HDL assignment warning at dealer.v(139): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(142) " "Verilog HDL assignment warning at dealer.v(142): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(149) " "Verilog HDL assignment warning at dealer.v(149): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(151) " "Verilog HDL assignment warning at dealer.v(151): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(154) " "Verilog HDL assignment warning at dealer.v(154): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(161) " "Verilog HDL assignment warning at dealer.v(161): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675283 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(163) " "Verilog HDL assignment warning at dealer.v(163): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675284 "|Blackjack|dealer:DEALER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dealer.v(166) " "Verilog HDL assignment warning at dealer.v(166): truncated value with size 32 to match size of target (8)" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675284 "|Blackjack|dealer:DEALER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_w_neg three_decimal_vals_w_neg:MONEY " "Elaborating entity \"three_decimal_vals_w_neg\" for hierarchy \"three_decimal_vals_w_neg:MONEY\"" {  } { { "Blackjack.v" "MONEY" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(38) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(38): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675292 "|Blackjack|three_decimal_vals_w_neg:MONEY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(39) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(39): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675293 "|Blackjack|three_decimal_vals_w_neg:MONEY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(40) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(40): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675293 "|Blackjack|three_decimal_vals_w_neg:MONEY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_negative three_decimal_vals_w_neg:MONEY\|seven_segment_negative:NEG " "Elaborating entity \"seven_segment_negative\" for hierarchy \"three_decimal_vals_w_neg:MONEY\|seven_segment_negative:NEG\"" {  } { { "three_decimal_vals_w_neg.v" "NEG" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals_w_neg:MONEY\|seven_segment:ZERO " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals_w_neg:MONEY\|seven_segment:ZERO\"" {  } { { "three_decimal_vals_w_neg.v" "ZERO" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_decimal_vals two_decimal_vals:BETS " "Elaborating entity \"two_decimal_vals\" for hierarchy \"two_decimal_vals:BETS\"" {  } { { "Blackjack.v" "BETS" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374675366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 two_decimal_vals.v(22) " "Verilog HDL assignment warning at two_decimal_vals.v(22): truncated value with size 32 to match size of target (4)" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675370 "|Blackjack|two_decimal_vals:BETS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 two_decimal_vals.v(23) " "Verilog HDL assignment warning at two_decimal_vals.v(23): truncated value with size 32 to match size of target (4)" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670374675371 "|Blackjack|two_decimal_vals:BETS"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "deal " "Net \"deal\" is missing source, defaulting to GND" {  } { { "Blackjack.v" "deal" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670374675548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670374675548 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Mod0\"" {  } { { "three_decimal_vals_w_neg.v" "Mod0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Mod1\"" {  } { { "three_decimal_vals_w_neg.v" "Mod1" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Div0\"" {  } { { "three_decimal_vals_w_neg.v" "Div0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "Mod2" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Mod3\"" {  } { { "three_decimal_vals_w_neg.v" "Mod3" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Div1\"" {  } { { "three_decimal_vals_w_neg.v" "Div1" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:MONEY\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:MONEY\|Mod4\"" {  } { { "three_decimal_vals_w_neg.v" "Mod4" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:BETS\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:BETS\|Mod0\"" {  } { { "two_decimal_vals.v" "Mod0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:BETS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:BETS\|Div0\"" {  } { { "two_decimal_vals.v" "Div0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:BETS\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:BETS\|Mod2\"" {  } { { "two_decimal_vals.v" "Mod2" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:STATE\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:STATE\|Mod0\"" {  } { { "two_decimal_vals.v" "Mod0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:STATE\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:STATE\|Div0\"" {  } { { "two_decimal_vals.v" "Div0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "two_decimal_vals:STATE\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"two_decimal_vals:STATE\|Mod2\"" {  } { { "two_decimal_vals.v" "Mod2" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dealer:DEALER\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dealer:DEALER\|Mod3\"" {  } { { "dealer.v" "Mod3" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dealer:DEALER\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dealer:DEALER\|Mod4\"" {  } { { "dealer.v" "Mod4" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dealer:DEALER\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dealer:DEALER\|Mod2\"" {  } { { "dealer.v" "Mod2" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dealer:DEALER\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dealer:DEALER\|Mod1\"" {  } { { "dealer.v" "Mod1" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dealer:DEALER\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dealer:DEALER\|Mod0\"" {  } { { "dealer.v" "Mod0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player:PLAYER\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player:PLAYER\|Mod1\"" {  } { { "player.v" "Mod1" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player:PLAYER\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player:PLAYER\|Mod3\"" {  } { { "player.v" "Mod3" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player:PLAYER\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player:PLAYER\|Mod4\"" {  } { { "player.v" "Mod4" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player:PLAYER\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player:PLAYER\|Mod0\"" {  } { { "player.v" "Mod0" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/player.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374677060 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670374677060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod0\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374677887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod0 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374677888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374677888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374677888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374677888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374677888 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374677888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gno " "Found entity 1: lpm_divide_gno" {  } { { "db/lpm_divide_gno.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_divide_gno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8ag " "Found entity 1: abs_divider_8ag" {  } { { "db/abs_divider_8ag.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/abs_divider_8ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_abs_6v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374678825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374678825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod1\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374678916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod1 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374678916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374678916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374678916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374678916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374678916 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374678916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Div0\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374679430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Div0 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679430 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374679430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374679591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod2 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679591 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374679591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_divide_soo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod3\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374679691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod3 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374679691 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374679691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jno " "Found entity 1: lpm_divide_jno" {  } { { "db/lpm_divide_jno.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_divide_jno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_bag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_bag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_bag " "Found entity 1: abs_divider_bag" {  } { { "db/abs_divider_bag.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/abs_divider_bag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k4f " "Found entity 1: alt_u_div_k4f" {  } { { "db/alt_u_div_k4f.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/alt_u_div_k4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374679782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374679782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Div1\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374680115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:MONEY\|lpm_divide:Div1 " "Instantiated megafunction \"three_decimal_vals_w_neg:MONEY\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680115 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/three_decimal_vals_w_neg.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374680115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s0p " "Found entity 1: lpm_divide_s0p" {  } { { "db/lpm_divide_s0p.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/lpm_divide_s0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374680147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374680147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374680160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374680160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374680198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374680198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "two_decimal_vals:BETS\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"two_decimal_vals:BETS\|lpm_divide:Mod0\"" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374680272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_decimal_vals:BETS\|lpm_divide:Mod0 " "Instantiated megafunction \"two_decimal_vals:BETS\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680272 ""}  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374680272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "two_decimal_vals:STATE\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"two_decimal_vals:STATE\|lpm_divide:Mod0\"" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374680294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_decimal_vals:STATE\|lpm_divide:Mod0 " "Instantiated megafunction \"two_decimal_vals:STATE\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680294 ""}  } { { "two_decimal_vals.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/two_decimal_vals.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374680294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dealer:DEALER\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"dealer:DEALER\|lpm_divide:Mod3\"" {  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374680317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dealer:DEALER\|lpm_divide:Mod3 " "Instantiated megafunction \"dealer:DEALER\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670374680317 ""}  } { { "dealer.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/dealer.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670374680317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670374680887 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "34 " "Ignored 34 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "34 " "Ignored 34 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1670374680896 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1670374680896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[0\] " "Latch NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670374680898 ""}  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670374680898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[1\] " "Latch NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\] " "Ports D and ENA on the latch are fed by the same signal S\[2\]" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670374680898 ""}  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670374680898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[2\] " "Latch NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670374680898 ""}  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670374680898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[3\] " "Latch NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\] " "Ports D and ENA on the latch are fed by the same signal S\[2\]" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670374680898 ""}  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670374680898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[4\] " "Latch NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670374680898 ""}  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670374680898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[0\] GND " "Pin \"seg7_dig1\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[1\] GND " "Pin \"seg7_dig1\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[2\] GND " "Pin \"seg7_dig1\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[3\] GND " "Pin \"seg7_dig1\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[4\] GND " "Pin \"seg7_dig1\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[5\] GND " "Pin \"seg7_dig1\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig1\[6\] VCC " "Pin \"seg7_dig1\[6\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[0\] GND " "Pin \"seg7_dig2\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[1\] GND " "Pin \"seg7_dig2\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[2\] GND " "Pin \"seg7_dig2\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[3\] GND " "Pin \"seg7_dig2\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[4\] GND " "Pin \"seg7_dig2\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[5\] GND " "Pin \"seg7_dig2\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[6\] VCC " "Pin \"seg7_dig2\[6\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[0\] GND " "Pin \"seg7_dig3\[0\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[1\] GND " "Pin \"seg7_dig3\[1\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[2\] GND " "Pin \"seg7_dig3\[2\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[3\] GND " "Pin \"seg7_dig3\[3\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[4\] GND " "Pin \"seg7_dig3\[4\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[5\] GND " "Pin \"seg7_dig3\[5\]\" is stuck at GND" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig3\[6\] VCC " "Pin \"seg7_dig3\[6\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[0\] VCC " "Pin \"seg7_dig4\[0\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[1\] VCC " "Pin \"seg7_dig4\[1\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[2\] VCC " "Pin \"seg7_dig4\[2\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[3\] VCC " "Pin \"seg7_dig4\[3\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[4\] VCC " "Pin \"seg7_dig4\[4\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[5\] VCC " "Pin \"seg7_dig4\[5\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig4\[6\] VCC " "Pin \"seg7_dig4\[6\]\" is stuck at VCC" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374681059 "|Blackjack|seg7_dig4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670374681059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670374681120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/output_files/Blackjack.map.smsg " "Generated suppressed messages file C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/output_files/Blackjack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374683292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670374683801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374683801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[0\] " "No output dependent on input pin \"random_seed\[0\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[1\] " "No output dependent on input pin \"random_seed\[1\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[2\] " "No output dependent on input pin \"random_seed\[2\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[3\] " "No output dependent on input pin \"random_seed\[3\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[4\] " "No output dependent on input pin \"random_seed\[4\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[5\] " "No output dependent on input pin \"random_seed\[5\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[6\] " "No output dependent on input pin \"random_seed\[6\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[7\] " "No output dependent on input pin \"random_seed\[7\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[8\] " "No output dependent on input pin \"random_seed\[8\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[9\] " "No output dependent on input pin \"random_seed\[9\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[10\] " "No output dependent on input pin \"random_seed\[10\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[11\] " "No output dependent on input pin \"random_seed\[11\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[12\] " "No output dependent on input pin \"random_seed\[12\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[13\] " "No output dependent on input pin \"random_seed\[13\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[14\] " "No output dependent on input pin \"random_seed\[14\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random_seed\[15\] " "No output dependent on input pin \"random_seed\[15\]\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|random_seed[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_random_seed " "No output dependent on input pin \"new_random_seed\"" {  } { { "Blackjack.v" "" { Text "C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374684052 "|Blackjack|new_random_seed"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670374684052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "723 " "Implemented 723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670374684055 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670374684055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670374684055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670374684055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670374684163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 19:58:04 2022 " "Processing ended: Tue Dec 06 19:58:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670374684163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670374684163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670374684163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374684163 ""}
