

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Thu Sep  1 13:41:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Blocked_HLS
* Solution:       Blocked_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.339 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   557065|   557065|  5.571 ms|  5.571 ms|  557066|  557066|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loopjj_loopi_loopk  |   557063|   557063|        25|         17|          1|  32768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 17, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %m1, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_12 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %m2, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_13 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %prod, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln20 = br void" [../CCODE_Blocked/gemm.c:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten121 = phi i16 0, void, i16 %add_ln20, void %.split8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 43 'phi' 'indvar_flatten121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i14 0, void, i14 %select_ln21_4, void %.split8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 44 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln22_3, void %.split8" [../CCODE_Blocked/gemm.c:22]   --->   Operation 45 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %indvar_flatten121, i16 1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 46 'add' 'add_ln20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.42ns)   --->   "%icmp_ln20 = icmp_eq  i16 %indvar_flatten121, i16 32768" [../CCODE_Blocked/gemm.c:20]   --->   Operation 47 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split8, void" [../CCODE_Blocked/gemm.c:20]   --->   Operation 48 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp_eq  i14 %indvar_flatten63, i14 4096" [../CCODE_Blocked/gemm.c:21]   --->   Operation 49 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln21, i1 1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 50 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp_eq  i11 %indvar_flatten, i11 512" [../CCODE_Blocked/gemm.c:22]   --->   Operation 51 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln20_1 = and i1 %icmp_ln22, i1 %xor_ln20" [../CCODE_Blocked/gemm.c:20]   --->   Operation 52 'and' 'and_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln22_1 = add i11 %indvar_flatten, i11 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 53 'add' 'add_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.81ns)   --->   "%add_ln21_1 = add i14 %indvar_flatten63, i14 1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 54 'add' 'add_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.33>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%jj = phi i7 0, void, i7 %select_ln20_1, void %.split8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 55 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kk = phi i7 0, void, i7 %select_ln21_3, void %.split8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 56 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i7 0, void, i7 %select_ln22_2, void %.split8" [../CCODE_Blocked/gemm.c:22]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k = phi i4 0, void, i4 %add_ln23, void %.split8" [../CCODE_Blocked/gemm.c:23]   --->   Operation 58 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %jj" [../CCODE_Blocked/gemm.c:20]   --->   Operation 59 'zext' 'zext_ln20' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_14 = trunc i7 %i" [../CCODE_Blocked/gemm.c:22]   --->   Operation 60 'trunc' 'empty_14' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_14, i6 0" [../CCODE_Blocked/gemm.c:22]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln29 = add i12 %tmp_3, i12 %zext_ln20" [../CCODE_Blocked/gemm.c:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i7 0, i7 %kk" [../CCODE_Blocked/gemm.c:20]   --->   Operation 64 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln20_1 = add i7 %jj, i7 8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 65 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%zext_ln20_1 = zext i7 %add_ln20_1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 66 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln20 & icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i7 %add_ln20_1, i7 %jj" [../CCODE_Blocked/gemm.c:20]   --->   Operation 67 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %select_ln20_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%trunc_ln21 = trunc i7 %kk" [../CCODE_Blocked/gemm.c:21]   --->   Operation 69 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln20 & !icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%select_ln20_2 = select i1 %icmp_ln21, i6 0, i6 %trunc_ln21" [../CCODE_Blocked/gemm.c:20]   --->   Operation 70 'select' 'select_ln20_2' <Predicate = (!icmp_ln20 & !and_ln20_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln20_3 = select i1 %icmp_ln21, i12 %zext_ln20_1, i12 %add_ln29" [../CCODE_Blocked/gemm.c:20]   --->   Operation 71 'select' 'select_ln20_3' <Predicate = (!icmp_ln20 & !and_ln20_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k, i4 8" [../CCODE_Blocked/gemm.c:23]   --->   Operation 72 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%and_ln20 = and i1 %icmp_ln23, i1 %xor_ln20" [../CCODE_Blocked/gemm.c:20]   --->   Operation 73 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %select_ln20, i7 8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 74 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln21 = or i1 %and_ln20_1, i1 %icmp_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 75 'or' 'or_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %or_ln21, i7 0, i7 %i" [../CCODE_Blocked/gemm.c:21]   --->   Operation 76 'select' 'select_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%trunc_ln21_1 = trunc i7 %add_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 77 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln20 & and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%select_ln21_1 = select i1 %and_ln20_1, i6 %trunc_ln21_1, i6 %select_ln20_2" [../CCODE_Blocked/gemm.c:21]   --->   Operation 78 'select' 'select_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln20_1, i12 %zext_ln21, i12 %select_ln20_3" [../CCODE_Blocked/gemm.c:21]   --->   Operation 79 'select' 'select_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21 = xor i1 %icmp_ln22, i1 1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 80 'xor' 'xor_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21_1 = or i1 %icmp_ln21, i1 %xor_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 81 'or' 'or_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %and_ln20, i1 %or_ln21_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 82 'and' 'and_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln20_1, i7 %add_ln21, i7 %select_ln20" [../CCODE_Blocked/gemm.c:21]   --->   Operation 83 'select' 'select_ln21_3' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.87ns)   --->   "%add_ln22 = add i7 %select_ln21, i7 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 84 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln21, i1 %and_ln20_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 85 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_8 = or i1 %or_ln22, i1 %icmp_ln21" [../CCODE_Blocked/gemm.c:22]   --->   Operation 86 'or' 'or_ln22_8' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22_8, i4 0, i4 %k" [../CCODE_Blocked/gemm.c:22]   --->   Operation 87 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%empty_16 = trunc i7 %add_ln22" [../CCODE_Blocked/gemm.c:22]   --->   Operation 88 'trunc' 'empty_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_16, i6 0" [../CCODE_Blocked/gemm.c:22]   --->   Operation 89 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln29_1 = add i12 %p_mid1, i12 %zext_ln21" [../CCODE_Blocked/gemm.c:29]   --->   Operation 90 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %and_ln21, i12 %add_ln29_1, i12 %select_ln21_2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 91 'select' 'select_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i12 %select_ln22_1, i12 7" [../CCODE_Blocked/gemm.c:22]   --->   Operation 92 'or' 'or_ln22_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i12 %or_ln22_7" [../CCODE_Blocked/gemm.c:22]   --->   Operation 93 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln22_2 = select i1 %and_ln21, i7 %add_ln22, i7 %select_ln21" [../CCODE_Blocked/gemm.c:22]   --->   Operation 94 'select' 'select_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%k_cast6 = zext i4 %select_ln22" [../CCODE_Blocked/gemm.c:22]   --->   Operation 95 'zext' 'k_cast6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %select_ln22" [../CCODE_Blocked/gemm.c:25]   --->   Operation 96 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln21_3, i32 3, i32 5" [../CCODE_Blocked/gemm.c:25]   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp_1, i3 %trunc_ln25, i6 0" [../CCODE_Blocked/gemm.c:25]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln26 = add i6 %select_ln21_1, i6 %k_cast6" [../CCODE_Blocked/gemm.c:26]   --->   Operation 99 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln22_2" [../CCODE_Blocked/gemm.c:26]   --->   Operation 100 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%add_ln26_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln26, i6 %add_ln26" [../CCODE_Blocked/gemm.c:26]   --->   Operation 101 'bitconcatenate' 'add_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i12 %add_ln26_1" [../CCODE_Blocked/gemm.c:26]   --->   Operation 102 'zext' 'zext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln26" [../CCODE_Blocked/gemm.c:26]   --->   Operation 103 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CCODE_Blocked/gemm.c:26]   --->   Operation 104 'load' 'm1_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln28 = add i12 %shl_ln, i12 %zext_ln21" [../CCODE_Blocked/gemm.c:28]   --->   Operation 105 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln28_6 = or i12 %add_ln28, i12 7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 106 'or' 'or_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i12 %or_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 107 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 108 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 109 'load' 'm2_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 110 'getelementptr' 'prod_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 111 'load' 'prod_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln22, i4 1" [../CCODE_Blocked/gemm.c:23]   --->   Operation 112 'add' 'add_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln22_3 = select i1 %or_ln21, i11 1, i11 %add_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 113 'select' 'select_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i12 %select_ln22_1, i12 6" [../CCODE_Blocked/gemm.c:22]   --->   Operation 114 'or' 'or_ln22_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i12 %or_ln22_6" [../CCODE_Blocked/gemm.c:22]   --->   Operation 115 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CCODE_Blocked/gemm.c:26]   --->   Operation 116 'load' 'm1_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln28_5 = or i12 %add_ln28, i12 6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 117 'or' 'or_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i12 %or_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 118 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 119 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 120 'load' 'm2_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 121 'getelementptr' 'prod_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 122 'load' 'prod_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 123 [1/2] (3.25ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 123 'load' 'm2_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 124 [1/2] (3.25ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 124 'load' 'prod_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.78>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln22_5 = or i12 %select_ln22_1, i12 5" [../CCODE_Blocked/gemm.c:22]   --->   Operation 125 'or' 'or_ln22_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i12 %or_ln22_5" [../CCODE_Blocked/gemm.c:22]   --->   Operation 126 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [../CCODE_Blocked/gemm.c:26]   --->   Operation 127 'bitcast' 'temp_x' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i12 %add_ln28, i12 5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 128 'or' 'or_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i12 %or_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 129 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 130 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 131 'load' 'm2_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 132 'getelementptr' 'prod_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 133 'load' 'prod_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 134 'load' 'm2_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 135 'load' 'prod_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast i64 %m2_load_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 136 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 137 [6/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 137 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 138 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 139 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CCODE_Blocked/gemm.c:28]   --->   Operation 140 'load' 'm2_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 141 'load' 'm2_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 142 'load' 'prod_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast i64 %m2_load_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 143 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 144 [6/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 144 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [5/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 145 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.78>
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CCODE_Blocked/gemm.c:28]   --->   Operation 146 'load' 'm2_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln28 = or i12 %add_ln28, i12 1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 147 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %or_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 148 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 149 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (3.25ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 150 'load' 'm2_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast i64 %m2_load_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 151 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 152 [6/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 152 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [5/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 153 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [4/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 154 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i64 %m2_load" [../CCODE_Blocked/gemm.c:28]   --->   Operation 155 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 156 [6/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 156 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/2] (3.25ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 157 'load' 'm2_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i12 %add_ln28, i12 2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 158 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i12 %or_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 159 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 160 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 161 'load' 'm2_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 162 [5/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 162 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [4/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 163 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 164 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 165 [5/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 165 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i64 %m2_load_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 166 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 167 [6/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 167 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (3.25ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 168 'load' 'm2_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i12 %add_ln28, i12 3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 169 'or' 'or_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i12 %or_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 170 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 171 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 172 [2/2] (3.25ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 172 'load' 'm2_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 173 [4/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 173 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 174 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [2/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 175 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i12 %select_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 176 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 177 [4/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 177 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln22_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 178 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%prod_load = load i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 179 'load' 'prod_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 180 [5/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 180 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i64 %m2_load_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 181 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 182 [6/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 182 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/2] (3.25ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 183 'load' 'm2_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln28_3 = or i12 %add_ln28, i12 4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 184 'or' 'or_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i12 %or_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 185 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 186 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 187 'load' 'm2_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 188 [3/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 188 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [2/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 189 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 190 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i12 %select_ln22_1, i12 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 191 'or' 'or_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i12 %or_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 192 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 193 [3/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 193 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/2] (3.25ns)   --->   "%prod_load = load i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 194 'load' 'prod_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 195 [4/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 195 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr i64 %prod, i64 0, i64 %zext_ln22" [../CCODE_Blocked/gemm.c:29]   --->   Operation 196 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 197 'load' 'prod_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 198 [5/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 198 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i64 %m2_load_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 199 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 200 [6/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 200 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/2] (3.25ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 201 'load' 'm2_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 202 [2/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 202 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 203 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast i64 %prod_load_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 204 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 205 [5/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 205 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i12 %select_ln22_1, i12 2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 206 'or' 'or_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i12 %or_ln22_2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 207 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 208 [2/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 208 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 209 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/2] (3.25ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 210 'load' 'prod_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 211 [4/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 211 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 212 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (3.25ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 213 'load' 'prod_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 214 [5/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 214 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i64 %m2_load_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 215 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 216 [6/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 216 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 217 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast i64 %prod_load_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 218 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 219 [5/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 219 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [4/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 220 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i12 %select_ln22_1, i12 3" [../CCODE_Blocked/gemm.c:22]   --->   Operation 221 'or' 'or_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i12 %or_ln22_3" [../CCODE_Blocked/gemm.c:22]   --->   Operation 222 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 223 [1/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 223 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [2/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 224 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [3/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 225 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/2] (3.25ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 226 'load' 'prod_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 227 [4/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 227 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 228 'getelementptr' 'prod_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (3.25ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 229 'load' 'prod_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 230 [5/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 230 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast i64 %prod_load_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 231 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 232 [5/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 232 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [4/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 233 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [3/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 234 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln22_4 = or i12 %select_ln22_1, i12 4" [../CCODE_Blocked/gemm.c:22]   --->   Operation 235 'or' 'or_ln22_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i12 %or_ln22_4" [../CCODE_Blocked/gemm.c:22]   --->   Operation 236 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %prod_load" [../CCODE_Blocked/gemm.c:29]   --->   Operation 237 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 238 [5/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 238 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 239 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [2/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 240 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [3/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 241 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/2] (3.25ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 242 'load' 'prod_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 243 [4/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 243 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 244 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 245 [2/2] (3.25ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 245 'load' 'prod_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 246 [4/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 246 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 247 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [2/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 248 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.23>
ST_15 : Operation 249 [4/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 249 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast i64 %prod_load_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 250 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 251 [5/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 251 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 252 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 253 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [3/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 254 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/2] (3.25ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 255 'load' 'prod_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 256 [3/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 256 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [2/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 257 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 258 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 259 [3/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 259 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [4/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 260 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i64 %prod_load_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 261 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 262 [5/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 262 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 263 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [2/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 264 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [2/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 265 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 266 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast i64 %add_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 267 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_15, i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 268 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 269 [2/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 269 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [3/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 270 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [4/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 271 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast i64 %prod_load_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 272 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 273 [5/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 273 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 274 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 275 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast i64 %add_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 276 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_14, i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 277 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 278 [1/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 278 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [2/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 279 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [3/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 280 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [4/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 281 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast i64 %prod_load_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 282 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 283 [5/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 283 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast i64 %add_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 284 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_13, i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 285 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 286 [1/1] (0.70ns)   --->   "%select_ln21_4 = select i1 %icmp_ln21, i14 1, i14 %add_ln21_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 286 'select' 'select_ln21_4' <Predicate = (!icmp_ln20)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %add" [../CCODE_Blocked/gemm.c:29]   --->   Operation 287 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_1, i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 288 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 289 [1/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 289 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [2/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 290 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [3/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 291 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [4/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 292 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 293 [1/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 293 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [2/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 294 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [3/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 295 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 296 [1/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 296 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [2/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 297 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 298 [1/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 298 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast i64 %add_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 299 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_9, i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 300 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast i64 %add_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 301 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_10, i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 302 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast i64 %add_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 303 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_11, i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 304 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopjj_loopi_loopk_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 306 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 307 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopkk_loopi_loopk_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 309 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopi_loopk_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../CCODE_Blocked/gemm.c:16]   --->   Operation 312 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast i64 %add_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 313 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_12, i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 314 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 315 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [../CCODE_Blocked/gemm.c:35]   --->   Operation 316 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ m2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty             (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty_12          (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty_13          (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
br_ln20           (br               ) [ 0111111111111111111111111110]
indvar_flatten121 (phi              ) [ 0010000000000000000000000000]
indvar_flatten63  (phi              ) [ 0010000000000000000000000000]
indvar_flatten    (phi              ) [ 0010000000000000000000000000]
add_ln20          (add              ) [ 0111111111111111111111111110]
icmp_ln20         (icmp             ) [ 0011111111111111111111111110]
br_ln20           (br               ) [ 0000000000000000000000000000]
icmp_ln21         (icmp             ) [ 0001111111111111111000000000]
xor_ln20          (xor              ) [ 0001000000000000000000000000]
icmp_ln22         (icmp             ) [ 0001000000000000000000000000]
and_ln20_1        (and              ) [ 0001000000000000000000000000]
add_ln22_1        (add              ) [ 0001000000000000000000000000]
add_ln21_1        (add              ) [ 0001111111111111111000000000]
jj                (phi              ) [ 0011000000000000000000000000]
kk                (phi              ) [ 0011000000000000000000000000]
i                 (phi              ) [ 0011000000000000000000000000]
k                 (phi              ) [ 0011000000000000000000000000]
zext_ln20         (zext             ) [ 0000000000000000000000000000]
empty_14          (trunc            ) [ 0000000000000000000000000000]
tmp_3             (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln29          (add              ) [ 0000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000]
select_ln20       (select           ) [ 0000000000000000000000000000]
add_ln20_1        (add              ) [ 0000000000000000000000000000]
zext_ln20_1       (zext             ) [ 0000000000000000000000000000]
select_ln20_1     (select           ) [ 0111111111111111111111111110]
zext_ln21         (zext             ) [ 0000000000000000000000000000]
trunc_ln21        (trunc            ) [ 0000000000000000000000000000]
select_ln20_2     (select           ) [ 0000000000000000000000000000]
select_ln20_3     (select           ) [ 0000000000000000000000000000]
icmp_ln23         (icmp             ) [ 0000000000000000000000000000]
and_ln20          (and              ) [ 0000000000000000000000000000]
add_ln21          (add              ) [ 0000000000000000000000000000]
or_ln21           (or               ) [ 0000000000000000000000000000]
select_ln21       (select           ) [ 0000000000000000000000000000]
trunc_ln21_1      (trunc            ) [ 0000000000000000000000000000]
select_ln21_1     (select           ) [ 0000000000000000000000000000]
select_ln21_2     (select           ) [ 0000000000000000000000000000]
xor_ln21          (xor              ) [ 0000000000000000000000000000]
or_ln21_1         (or               ) [ 0000000000000000000000000000]
and_ln21          (and              ) [ 0000000000000000000000000000]
select_ln21_3     (select           ) [ 0111111111111111111111111110]
add_ln22          (add              ) [ 0000000000000000000000000000]
or_ln22           (or               ) [ 0000000000000000000000000000]
or_ln22_8         (or               ) [ 0000000000000000000000000000]
select_ln22       (select           ) [ 0000000000000000000000000000]
empty_16          (trunc            ) [ 0000000000000000000000000000]
p_mid1            (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln29_1        (add              ) [ 0000000000000000000000000000]
select_ln22_1     (select           ) [ 0000111111111110000000000000]
or_ln22_7         (or               ) [ 0000000000000000000000000000]
zext_ln22_6       (zext             ) [ 0000000000000000000000000000]
select_ln22_2     (select           ) [ 0111111111111111111111111110]
k_cast6           (zext             ) [ 0000000000000000000000000000]
trunc_ln25        (trunc            ) [ 0000000000000000000000000000]
tmp_1             (partselect       ) [ 0000000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln26          (add              ) [ 0000000000000000000000000000]
trunc_ln26        (trunc            ) [ 0000000000000000000000000000]
add_ln26_1        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln26         (zext             ) [ 0000000000000000000000000000]
m1_addr           (getelementptr    ) [ 0000100000000000000000000000]
add_ln28          (add              ) [ 0000111111100000000000000000]
or_ln28_6         (or               ) [ 0000000000000000000000000000]
zext_ln28_7       (zext             ) [ 0000000000000000000000000000]
m2_addr_7         (getelementptr    ) [ 0000100000000000000000000000]
prod_addr_7       (getelementptr    ) [ 0000111111111111100000000000]
add_ln23          (add              ) [ 0111111111111111111111111110]
select_ln22_3     (select           ) [ 0111111111111111111111111110]
or_ln22_6         (or               ) [ 0000000000000000000000000000]
zext_ln22_5       (zext             ) [ 0000000000000000000000000000]
m1_load           (load             ) [ 0000010000000000000000000000]
or_ln28_5         (or               ) [ 0000000000000000000000000000]
zext_ln28_6       (zext             ) [ 0000000000000000000000000000]
m2_addr_6         (getelementptr    ) [ 0000010000000000000000000000]
prod_addr_6       (getelementptr    ) [ 0000011111111111110000000000]
m2_load_7         (load             ) [ 0000010000000000000000000000]
prod_load_7       (load             ) [ 0000011111110000000000000000]
or_ln22_5         (or               ) [ 0000000000000000000000000000]
zext_ln22_4       (zext             ) [ 0000000000000000000000000000]
temp_x            (bitcast          ) [ 0000001111111111110000000000]
or_ln28_4         (or               ) [ 0000000000000000000000000000]
zext_ln28_5       (zext             ) [ 0000000000000000000000000000]
m2_addr_5         (getelementptr    ) [ 0000001000000000000000000000]
prod_addr_5       (getelementptr    ) [ 0000001111111111111000000000]
m2_load_6         (load             ) [ 0000001000000000000000000000]
prod_load_6       (load             ) [ 0000001111111000000000000000]
bitcast_ln28_7    (bitcast          ) [ 0000001111100000000000000000]
zext_ln28         (zext             ) [ 0000000000000000000000000000]
m2_addr           (getelementptr    ) [ 0000000100000000000000000000]
m2_load_5         (load             ) [ 0000000100000000000000000000]
prod_load_5       (load             ) [ 0000000111111100000000000000]
bitcast_ln28_6    (bitcast          ) [ 0000000111110000000000000000]
m2_load           (load             ) [ 0000000010000000000000000000]
or_ln28           (or               ) [ 0000000000000000000000000000]
zext_ln28_1       (zext             ) [ 0000000000000000000000000000]
m2_addr_1         (getelementptr    ) [ 0000000010000000000000000000]
bitcast_ln28_5    (bitcast          ) [ 0000000011111000000000000000]
bitcast_ln28      (bitcast          ) [ 0000000001111100000000000000]
m2_load_1         (load             ) [ 0000000001000000000000000000]
or_ln28_1         (or               ) [ 0000000000000000000000000000]
zext_ln28_2       (zext             ) [ 0000000000000000000000000000]
m2_addr_2         (getelementptr    ) [ 0000000001000000000000000000]
bitcast_ln28_1    (bitcast          ) [ 0000000000111110000000000000]
m2_load_2         (load             ) [ 0000000000100000000000000000]
or_ln28_2         (or               ) [ 0000000000000000000000000000]
zext_ln28_3       (zext             ) [ 0000000000000000000000000000]
m2_addr_3         (getelementptr    ) [ 0000000000100000000000000000]
zext_ln22_7       (zext             ) [ 0000000000000000000000000000]
prod_addr         (getelementptr    ) [ 0010000000011111111100000000]
bitcast_ln28_2    (bitcast          ) [ 0000000000011111000000000000]
m2_load_3         (load             ) [ 0000000000010000000000000000]
or_ln28_3         (or               ) [ 0000000000000000000000000000]
zext_ln28_4       (zext             ) [ 0000000000000000000000000000]
m2_addr_4         (getelementptr    ) [ 0000000000010000000000000000]
mul_7             (dmul             ) [ 0000000000011111000000000000]
or_ln22_1         (or               ) [ 0000000000000000000000000000]
zext_ln22         (zext             ) [ 0000000000000000000000000000]
prod_load         (load             ) [ 0000000000001110000000000000]
prod_addr_1       (getelementptr    ) [ 0011111000001111111111110000]
bitcast_ln28_3    (bitcast          ) [ 0000000000001111100000000000]
m2_load_4         (load             ) [ 0000000000001000000000000000]
mul_6             (dmul             ) [ 0000000000001111100000000000]
bitcast_ln29_7    (bitcast          ) [ 0000000000001111000000000000]
or_ln22_2         (or               ) [ 0000000000000000000000000000]
zext_ln22_1       (zext             ) [ 0000000000000000000000000000]
prod_load_1       (load             ) [ 0000000000000111000000000000]
prod_addr_2       (getelementptr    ) [ 0011111100000111111111111000]
bitcast_ln28_4    (bitcast          ) [ 0000000000000111110000000000]
mul_5             (dmul             ) [ 0000000000000111110000000000]
bitcast_ln29_6    (bitcast          ) [ 0000000000000111100000000000]
or_ln22_3         (or               ) [ 0000000000000000000000000000]
zext_ln22_2       (zext             ) [ 0000000000000000000000000000]
mul               (dmul             ) [ 0000000000000011111000000000]
prod_load_2       (load             ) [ 0000000000000011100000000000]
prod_addr_3       (getelementptr    ) [ 0011111110000011111111111100]
bitcast_ln29_5    (bitcast          ) [ 0000000000000011110000000000]
or_ln22_4         (or               ) [ 0000000000000000000000000000]
zext_ln22_3       (zext             ) [ 0000000000000000000000000000]
bitcast_ln29      (bitcast          ) [ 0000000000000001111000000000]
mul_1             (dmul             ) [ 0010000000000001111100000000]
prod_load_3       (load             ) [ 0000000000000001110000000000]
prod_addr_4       (getelementptr    ) [ 0011111111000001111111111110]
bitcast_ln29_8    (bitcast          ) [ 0010000000000000111100000000]
mul_2             (dmul             ) [ 0011000000000000111110000000]
prod_load_4       (load             ) [ 0000000000000000111000000000]
add_7             (dadd             ) [ 0000000000000000100000000000]
bitcast_ln29_2    (bitcast          ) [ 0011000000000000011110000000]
mul_3             (dmul             ) [ 0011100000000000011111000000]
add_6             (dadd             ) [ 0000000000000000010000000000]
bitcast_ln29_15   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
bitcast_ln29_3    (bitcast          ) [ 0011100000000000001111000000]
mul_4             (dmul             ) [ 0011110000000000001111100000]
add_5             (dadd             ) [ 0000000000000000001000000000]
bitcast_ln29_14   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
add               (dadd             ) [ 0010000000000000000100000000]
bitcast_ln29_4    (bitcast          ) [ 0011110000000000000111100000]
bitcast_ln29_13   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
select_ln21_4     (select           ) [ 0111111111000000000111111110]
bitcast_ln29_1    (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
add_1             (dadd             ) [ 0001111000000000000011110000]
add_2             (dadd             ) [ 0000111100000000000001111000]
add_3             (dadd             ) [ 0000011110000000000000111100]
add_4             (dadd             ) [ 0000001111000000000000011110]
bitcast_ln29_9    (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
bitcast_ln29_10   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
bitcast_ln29_11   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000]
empty_15          (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln16 (specloopname     ) [ 0000000000000000000000000000]
bitcast_ln29_12   (bitcast          ) [ 0000000000000000000000000000]
store_ln29        (store            ) [ 0000000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111110]
ret_ln35          (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopjj_loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopkk_loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="m1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="m2_addr_7_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_7/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load_7/3 m2_load_6/4 m2_load_5/5 m2_load/6 m2_load_1/7 m2_load_2/8 m2_load_3/9 m2_load_4/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="prod_addr_7_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_7/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prod_load_7/3 prod_load_6/4 prod_load_5/5 prod_load/10 prod_load_1/11 prod_load_2/12 prod_load_3/13 prod_load_4/14 store_ln29/16 store_ln29/17 store_ln29/18 store_ln29/19 store_ln29/23 store_ln29/24 store_ln29/25 store_ln29/26 "/>
</bind>
</comp>

<comp id="157" class="1004" name="m2_addr_6_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_6/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="prod_addr_6_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_6/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="m2_addr_5_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_5/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="prod_addr_5_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_5/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="m2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="m2_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="12" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_1/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="m2_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_2/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="m2_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_3/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="prod_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="m2_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_4/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="prod_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="prod_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="prod_addr_3_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="12" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="prod_addr_4_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/14 "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvar_flatten121_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten121 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvar_flatten121_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten121/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="indvar_flatten63_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="1"/>
<pin id="282" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten63_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="14" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="11" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="jj_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="2"/>
<pin id="304" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="jj_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="kk_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="2"/>
<pin id="315" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="kk_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="2"/>
<pin id="326" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="k_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="2"/>
<pin id="337" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="k_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="1"/>
<pin id="349" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_7/11 add_6/12 add_5/13 add/14 add_1/15 add_2/16 add_3/17 add_4/18 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_7/5 mul_6/6 mul_5/7 mul/8 mul_1/9 mul_2/10 mul_3/11 mul_4/12 "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_load_7 m2_load_6 m2_load_5 m2_load m2_load_1 m2_load_2 m2_load_3 m2_load_4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="3"/>
<pin id="360" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="prod_load_7 prod_load prod_load_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="3"/>
<pin id="364" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="prod_load_6 prod_load_1 prod_load_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="3"/>
<pin id="368" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="prod_load_5 prod_load_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 mul_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 mul_3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 mul_4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_7 add_6 add_5 add add_1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln20_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln20_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln21_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="14" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln20_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln22_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="11" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln20_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln22_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln21_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="14" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln20_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="empty_14_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln29_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln20_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln20_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln20_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln20_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="7" slack="0"/>
<pin id="479" dir="0" index="2" bw="7" slack="0"/>
<pin id="480" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln21_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln21_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln20_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln20_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="0" index="2" bw="12" slack="0"/>
<pin id="502" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_3/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln23_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln20_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln21_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln21_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="1"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln21_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln21_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln21_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln21_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="0" index="2" bw="12" slack="0"/>
<pin id="549" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln21_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln21_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln21_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln21_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="7" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln22_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln22_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="or_ln22_8_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="1"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_8/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln22_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="empty_16_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_mid1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="0"/>
<pin id="605" dir="0" index="1" bw="6" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln29_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="0" index="1" bw="7" slack="0"/>
<pin id="614" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln22_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="12" slack="0"/>
<pin id="620" dir="0" index="2" bw="12" slack="0"/>
<pin id="621" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln22_7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_7/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln22_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_6/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln22_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="k_cast6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln25_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="7" slack="0"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="0" index="3" bw="4" slack="0"/>
<pin id="657" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="shl_ln_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="0"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="0" index="2" bw="3" slack="0"/>
<pin id="666" dir="0" index="3" bw="1" slack="0"/>
<pin id="667" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln26_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln26_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln26_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln26_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln28_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln28_6_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="0" index="1" bw="4" slack="0"/>
<pin id="704" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln28_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln23_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln22_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="0" index="2" bw="11" slack="1"/>
<pin id="722" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln22_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="1"/>
<pin id="727" dir="0" index="1" bw="4" slack="0"/>
<pin id="728" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_6/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln22_5_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_5/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="or_ln28_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="1"/>
<pin id="737" dir="0" index="1" bw="4" slack="0"/>
<pin id="738" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln28_6_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln22_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="2"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_5/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln22_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="temp_x_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_x/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln28_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="2"/>
<pin id="761" dir="0" index="1" bw="4" slack="0"/>
<pin id="762" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln28_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln28_7_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_7/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln28_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="12" slack="3"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="bitcast_ln28_6_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln28_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="4"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln28_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="bitcast_ln28_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="bitcast_ln28_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="or_ln28_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="5"/>
<pin id="805" dir="0" index="1" bw="3" slack="0"/>
<pin id="806" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln28_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="12" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="bitcast_ln28_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln28_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="12" slack="6"/>
<pin id="820" dir="0" index="1" bw="3" slack="0"/>
<pin id="821" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln28_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln22_7_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="7"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_7/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="bitcast_ln28_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln28_3_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="7"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln28_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="or_ln22_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="8"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln22_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="12" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/11 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln28_3_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/11 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln29_7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="7"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_7/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln22_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="9"/>
<pin id="869" dir="0" index="1" bw="3" slack="0"/>
<pin id="870" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_2/12 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln22_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="12" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/12 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln28_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="bitcast_ln29_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="7"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/12 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln22_3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="12" slack="10"/>
<pin id="889" dir="0" index="1" bw="3" slack="0"/>
<pin id="890" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_3/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln22_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/13 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln29_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="7"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="or_ln22_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="11"/>
<pin id="904" dir="0" index="1" bw="4" slack="0"/>
<pin id="905" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_4/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln22_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/14 "/>
</bind>
</comp>

<comp id="912" class="1004" name="bitcast_ln29_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="3"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/14 "/>
</bind>
</comp>

<comp id="917" class="1004" name="bitcast_ln29_8_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="3"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_8/15 "/>
</bind>
</comp>

<comp id="922" class="1004" name="bitcast_ln29_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="3"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="bitcast_ln29_15_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_15/16 "/>
</bind>
</comp>

<comp id="932" class="1004" name="bitcast_ln29_3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="3"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="bitcast_ln29_14_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_14/17 "/>
</bind>
</comp>

<comp id="942" class="1004" name="bitcast_ln29_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="3"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/18 "/>
</bind>
</comp>

<comp id="947" class="1004" name="bitcast_ln29_13_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="1"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_13/18 "/>
</bind>
</comp>

<comp id="952" class="1004" name="select_ln21_4_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="16"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="0" index="2" bw="14" slack="16"/>
<pin id="956" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_4/18 "/>
</bind>
</comp>

<comp id="958" class="1004" name="bitcast_ln29_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="1"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/19 "/>
</bind>
</comp>

<comp id="963" class="1004" name="bitcast_ln29_9_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="4"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_9/23 "/>
</bind>
</comp>

<comp id="968" class="1004" name="bitcast_ln29_10_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="4"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_10/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="bitcast_ln29_11_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="4"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_11/25 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln29_12_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="4"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_12/26 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln20_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="985" class="1005" name="icmp_ln20_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln21_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="xor_ln20_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln20 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln22_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="and_ln20_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln20_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="add_ln22_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="1"/>
<pin id="1022" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln21_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="14" slack="16"/>
<pin id="1027" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="select_ln20_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln21_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="7" slack="0"/>
<pin id="1037" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="select_ln22_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="1"/>
<pin id="1042" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="select_ln22_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="0"/>
<pin id="1053" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="m1_addr_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="12" slack="1"/>
<pin id="1058" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m1_addr "/>
</bind>
</comp>

<comp id="1061" class="1005" name="add_ln28_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="12" slack="1"/>
<pin id="1063" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="m2_addr_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="12" slack="1"/>
<pin id="1074" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_7 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="prod_addr_7_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="1"/>
<pin id="1079" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_7 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add_ln23_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="0"/>
<pin id="1084" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="select_ln22_3_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="11" slack="1"/>
<pin id="1089" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_3 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="m1_load_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="1"/>
<pin id="1094" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_load "/>
</bind>
</comp>

<comp id="1097" class="1005" name="m2_addr_6_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="12" slack="1"/>
<pin id="1099" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_6 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="prod_addr_6_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="12" slack="1"/>
<pin id="1104" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="temp_x_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="1"/>
<pin id="1109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="1112" class="1005" name="m2_addr_5_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="12" slack="1"/>
<pin id="1114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_5 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="prod_addr_5_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="12" slack="1"/>
<pin id="1119" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_5 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="bitcast_ln28_7_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="1"/>
<pin id="1124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_7 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="m2_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="1"/>
<pin id="1129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="bitcast_ln28_6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="m2_addr_1_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="bitcast_ln28_5_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_5 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="bitcast_ln28_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="m2_addr_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="12" slack="1"/>
<pin id="1154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="bitcast_ln28_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="1"/>
<pin id="1159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="m2_addr_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="12" slack="1"/>
<pin id="1164" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="prod_addr_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="1"/>
<pin id="1169" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="1172" class="1005" name="bitcast_ln28_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="1"/>
<pin id="1174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="m2_addr_4_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="12" slack="1"/>
<pin id="1179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_4 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="prod_addr_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="12" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="bitcast_ln28_3_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="1"/>
<pin id="1189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_3 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="bitcast_ln29_7_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="1"/>
<pin id="1194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_7 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="prod_addr_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="12" slack="1"/>
<pin id="1199" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="bitcast_ln28_4_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="64" slack="1"/>
<pin id="1204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_4 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="bitcast_ln29_6_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="64" slack="1"/>
<pin id="1209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_6 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="mul_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="64" slack="1"/>
<pin id="1214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1217" class="1005" name="prod_addr_3_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="12" slack="1"/>
<pin id="1219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_3 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="bitcast_ln29_5_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_5 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="bitcast_ln29_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="64" slack="1"/>
<pin id="1229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="mul_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="prod_addr_4_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="12" slack="1"/>
<pin id="1239" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="bitcast_ln29_8_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="64" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_8 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="bitcast_ln29_2_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_2 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="bitcast_ln29_3_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="64" slack="1"/>
<pin id="1254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_3 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="bitcast_ln29_4_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="1"/>
<pin id="1259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_4 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="select_ln21_4_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="14" slack="1"/>
<pin id="1264" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_4 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="add_2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="64" slack="4"/>
<pin id="1269" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_2 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="add_3_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="64" slack="4"/>
<pin id="1274" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_3 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="add_4_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="64" slack="4"/>
<pin id="1279" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="88" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="88" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="88" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="357"><net_src comp="138" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="151" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="151" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="151" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="378"><net_src comp="350" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="383"><net_src comp="350" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="388"><net_src comp="346" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="273" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="273" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="284" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="295" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="295" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="284" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="306" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="328" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="437" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="317" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="306" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="466" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="306" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="317" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="472" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="453" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="339" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="459" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="328" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="516" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="491" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="483" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="498" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="52" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="511" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="516" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="459" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="526" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="562" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="339" pin="4"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="575" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="66" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="483" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="562" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="545" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="78" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="641"><net_src comp="562" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="575" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="526" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="591" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="591" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="80" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="568" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="82" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="84" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="668"><net_src comp="86" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="652" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="648" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="676"><net_src comp="538" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="644" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="636" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="699"><net_src comp="662" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="483" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="716"><net_src comp="591" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="90" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="522" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="56" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="92" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="739"><net_src comp="92" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="749"><net_src comp="94" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="763"><net_src comp="94" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="772"><net_src comp="354" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="781"><net_src comp="354" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="787"><net_src comp="96" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="796"><net_src comp="354" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="801"><net_src comp="354" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="807"><net_src comp="98" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="816"><net_src comp="354" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="822"><net_src comp="100" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="831"><net_src comp="828" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="835"><net_src comp="354" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="841"><net_src comp="102" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="837" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="860"><net_src comp="354" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="865"><net_src comp="358" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="871"><net_src comp="98" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="880"><net_src comp="354" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="885"><net_src comp="362" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="891"><net_src comp="100" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="900"><net_src comp="366" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="906"><net_src comp="102" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="915"><net_src comp="358" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="920"><net_src comp="362" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="925"><net_src comp="366" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="930"><net_src comp="385" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="935"><net_src comp="358" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="940"><net_src comp="385" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="945"><net_src comp="362" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="950"><net_src comp="385" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="957"><net_src comp="58" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="385" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="966"><net_src comp="385" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="971"><net_src comp="968" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="975"><net_src comp="972" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="979"><net_src comp="976" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="983"><net_src comp="389" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="988"><net_src comp="395" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="401" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="999"><net_src comp="989" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1000"><net_src comp="989" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1004"><net_src comp="407" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1009"><net_src comp="413" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1014"><net_src comp="419" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1018"><net_src comp="1011" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1023"><net_src comp="425" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="1028"><net_src comp="431" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="1033"><net_src comp="476" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1038"><net_src comp="568" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1043"><net_src comp="617" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1049"><net_src comp="1040" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1050"><net_src comp="1040" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1054"><net_src comp="636" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1059"><net_src comp="118" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1064"><net_src comp="695" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1070"><net_src comp="1061" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1071"><net_src comp="1061" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1075"><net_src comp="131" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1080"><net_src comp="144" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1085"><net_src comp="712" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1090"><net_src comp="718" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1095"><net_src comp="125" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1100"><net_src comp="157" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1105"><net_src comp="165" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1110"><net_src comp="755" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1115"><net_src comp="173" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1120"><net_src comp="181" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1125"><net_src comp="769" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1130"><net_src comp="189" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1135"><net_src comp="778" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1140"><net_src comp="197" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1145"><net_src comp="793" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1150"><net_src comp="798" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1155"><net_src comp="205" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1160"><net_src comp="813" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1165"><net_src comp="213" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1170"><net_src comp="221" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1175"><net_src comp="832" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1180"><net_src comp="229" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1185"><net_src comp="237" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1190"><net_src comp="857" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1195"><net_src comp="862" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1200"><net_src comp="245" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1205"><net_src comp="877" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1210"><net_src comp="882" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1215"><net_src comp="350" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1220"><net_src comp="253" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1225"><net_src comp="897" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1230"><net_src comp="912" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1235"><net_src comp="350" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1240"><net_src comp="261" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1245"><net_src comp="917" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1250"><net_src comp="922" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1255"><net_src comp="932" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1260"><net_src comp="942" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1265"><net_src comp="952" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1270"><net_src comp="346" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1275"><net_src comp="346" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1280"><net_src comp="346" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="976" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {16 17 18 19 23 24 25 26 }
 - Input state : 
	Port: bbgemm : m1 | {3 4 }
	Port: bbgemm : m2 | {3 4 5 6 7 8 9 10 11 }
	Port: bbgemm : prod | {3 4 5 6 10 11 12 13 14 15 }
  - Chain level:
	State 1
	State 2
		add_ln20 : 1
		icmp_ln20 : 1
		br_ln20 : 2
		icmp_ln21 : 1
		xor_ln20 : 2
		icmp_ln22 : 1
		and_ln20_1 : 2
		add_ln22_1 : 1
		add_ln21_1 : 1
	State 3
		zext_ln20 : 1
		empty_14 : 1
		tmp_3 : 2
		add_ln29 : 3
		select_ln20 : 1
		add_ln20_1 : 1
		zext_ln20_1 : 2
		select_ln20_1 : 2
		zext_ln21 : 3
		trunc_ln21 : 1
		select_ln20_2 : 2
		select_ln20_3 : 4
		icmp_ln23 : 1
		and_ln20 : 2
		add_ln21 : 2
		trunc_ln21_1 : 3
		select_ln21_1 : 4
		select_ln21_2 : 5
		and_ln21 : 2
		select_ln21_3 : 3
		add_ln22 : 1
		or_ln22 : 2
		or_ln22_8 : 2
		select_ln22 : 2
		empty_16 : 2
		p_mid1 : 3
		add_ln29_1 : 4
		select_ln22_1 : 5
		or_ln22_7 : 6
		zext_ln22_6 : 6
		select_ln22_2 : 2
		k_cast6 : 3
		trunc_ln25 : 3
		tmp_1 : 4
		shl_ln : 4
		add_ln26 : 4
		trunc_ln26 : 3
		add_ln26_1 : 5
		zext_ln26 : 6
		m1_addr : 7
		m1_load : 8
		add_ln28 : 5
		or_ln28_6 : 6
		zext_ln28_7 : 6
		m2_addr_7 : 7
		m2_load_7 : 8
		prod_addr_7 : 7
		prod_load_7 : 8
		add_ln23 : 3
	State 4
		m2_addr_6 : 1
		m2_load_6 : 2
		prod_addr_6 : 1
		prod_load_6 : 2
	State 5
		m2_addr_5 : 1
		m2_load_5 : 2
		prod_addr_5 : 1
		prod_load_5 : 2
		mul_7 : 1
	State 6
		m2_addr : 1
		m2_load : 2
		mul_6 : 1
	State 7
		m2_addr_1 : 1
		m2_load_1 : 2
		mul_5 : 1
	State 8
		mul : 1
		m2_addr_2 : 1
		m2_load_2 : 2
	State 9
		mul_1 : 1
		m2_addr_3 : 1
		m2_load_3 : 2
	State 10
		prod_addr : 1
		prod_load : 2
		mul_2 : 1
		m2_addr_4 : 1
		m2_load_4 : 2
	State 11
		prod_addr_1 : 1
		prod_load_1 : 2
		mul_3 : 1
		add_7 : 1
	State 12
		prod_addr_2 : 1
		prod_load_2 : 2
		mul_4 : 1
		add_6 : 1
	State 13
		prod_addr_3 : 1
		prod_load_3 : 2
		add_5 : 1
	State 14
		add : 1
		prod_addr_4 : 1
		prod_load_4 : 2
	State 15
		add_1 : 1
	State 16
		add_2 : 1
		store_ln29 : 1
	State 17
		add_3 : 1
		store_ln29 : 1
	State 18
		add_4 : 1
		store_ln29 : 1
	State 19
		store_ln29 : 1
	State 20
	State 21
	State 22
	State 23
		store_ln29 : 1
	State 24
		store_ln29 : 1
	State 25
		store_ln29 : 1
	State 26
		store_ln29 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_346      |    3    |   445   |   1149  |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_350      |    11   |   317   |   578   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln20_fu_389   |    0    |    0    |    23   |
|          |   add_ln22_1_fu_425  |    0    |    0    |    12   |
|          |   add_ln21_1_fu_431  |    0    |    0    |    17   |
|          |    add_ln29_fu_453   |    0    |    0    |    12   |
|          |   add_ln20_1_fu_466  |    0    |    0    |    14   |
|    add   |    add_ln21_fu_516   |    0    |    0    |    14   |
|          |    add_ln22_fu_575   |    0    |    0    |    14   |
|          |   add_ln29_1_fu_611  |    0    |    0    |    12   |
|          |    add_ln26_fu_672   |    0    |    0    |    14   |
|          |    add_ln28_fu_695   |    0    |    0    |    12   |
|          |    add_ln23_fu_712   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln20_fu_459  |    0    |    0    |    7    |
|          | select_ln20_1_fu_476 |    0    |    0    |    7    |
|          | select_ln20_2_fu_491 |    0    |    0    |    6    |
|          | select_ln20_3_fu_498 |    0    |    0    |    12   |
|          |  select_ln21_fu_526  |    0    |    0    |    7    |
|          | select_ln21_1_fu_538 |    0    |    0    |    6    |
|  select  | select_ln21_2_fu_545 |    0    |    0    |    12   |
|          | select_ln21_3_fu_568 |    0    |    0    |    7    |
|          |  select_ln22_fu_591  |    0    |    0    |    4    |
|          | select_ln22_1_fu_617 |    0    |    0    |    12   |
|          | select_ln22_2_fu_636 |    0    |    0    |    7    |
|          | select_ln22_3_fu_718 |    0    |    0    |    11   |
|          | select_ln21_4_fu_952 |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln20_fu_395   |    0    |    0    |    13   |
|   icmp   |   icmp_ln21_fu_401   |    0    |    0    |    12   |
|          |   icmp_ln22_fu_413   |    0    |    0    |    11   |
|          |   icmp_ln23_fu_505   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln21_fu_522    |    0    |    0    |    2    |
|          |   or_ln21_1_fu_557   |    0    |    0    |    2    |
|          |    or_ln22_fu_581    |    0    |    0    |    2    |
|          |   or_ln22_8_fu_586   |    0    |    0    |    2    |
|          |   or_ln22_7_fu_625   |    0    |    0    |    0    |
|          |   or_ln28_6_fu_701   |    0    |    0    |    0    |
|          |   or_ln22_6_fu_725   |    0    |    0    |    0    |
|          |   or_ln28_5_fu_735   |    0    |    0    |    0    |
|    or    |   or_ln22_5_fu_745   |    0    |    0    |    0    |
|          |   or_ln28_4_fu_759   |    0    |    0    |    0    |
|          |    or_ln28_fu_783    |    0    |    0    |    0    |
|          |   or_ln28_1_fu_803   |    0    |    0    |    0    |
|          |   or_ln28_2_fu_818   |    0    |    0    |    0    |
|          |   or_ln28_3_fu_837   |    0    |    0    |    0    |
|          |   or_ln22_1_fu_847   |    0    |    0    |    0    |
|          |   or_ln22_2_fu_867   |    0    |    0    |    0    |
|          |   or_ln22_3_fu_887   |    0    |    0    |    0    |
|          |   or_ln22_4_fu_902   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln20_1_fu_419  |    0    |    0    |    2    |
|    and   |    and_ln20_fu_511   |    0    |    0    |    2    |
|          |    and_ln21_fu_562   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln20_fu_407   |    0    |    0    |    2    |
|          |    xor_ln21_fu_552   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln20_fu_437   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_472  |    0    |    0    |    0    |
|          |   zext_ln21_fu_483   |    0    |    0    |    0    |
|          |  zext_ln22_6_fu_631  |    0    |    0    |    0    |
|          |    k_cast6_fu_644    |    0    |    0    |    0    |
|          |   zext_ln26_fu_690   |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_707  |    0    |    0    |    0    |
|          |  zext_ln22_5_fu_730  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_740  |    0    |    0    |    0    |
|          |  zext_ln22_4_fu_750  |    0    |    0    |    0    |
|   zext   |  zext_ln28_5_fu_764  |    0    |    0    |    0    |
|          |   zext_ln28_fu_774   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_788  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_808  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_823  |    0    |    0    |    0    |
|          |  zext_ln22_7_fu_828  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_842  |    0    |    0    |    0    |
|          |   zext_ln22_fu_852   |    0    |    0    |    0    |
|          |  zext_ln22_1_fu_872  |    0    |    0    |    0    |
|          |  zext_ln22_2_fu_892  |    0    |    0    |    0    |
|          |  zext_ln22_3_fu_907  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    empty_14_fu_441   |    0    |    0    |    0    |
|          |   trunc_ln21_fu_487  |    0    |    0    |    0    |
|   trunc  |  trunc_ln21_1_fu_534 |    0    |    0    |    0    |
|          |    empty_16_fu_599   |    0    |    0    |    0    |
|          |   trunc_ln25_fu_648  |    0    |    0    |    0    |
|          |   trunc_ln26_fu_678  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_445     |    0    |    0    |    0    |
|bitconcatenate|     p_mid1_fu_603    |    0    |    0    |    0    |
|          |     shl_ln_fu_662    |    0    |    0    |    0    |
|          |   add_ln26_1_fu_682  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_652     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    14   |   762   |   2059  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      add_2_reg_1267     |   64   |
|      add_3_reg_1272     |   64   |
|      add_4_reg_1277     |   64   |
|     add_ln20_reg_980    |   16   |
|   add_ln21_1_reg_1025   |   14   |
|   add_ln22_1_reg_1020   |   11   |
|    add_ln23_reg_1082    |    4   |
|    add_ln28_reg_1061    |   12   |
|   and_ln20_1_reg_1011   |    1   |
| bitcast_ln28_1_reg_1157 |   64   |
| bitcast_ln28_2_reg_1172 |   64   |
| bitcast_ln28_3_reg_1187 |   64   |
| bitcast_ln28_4_reg_1202 |   64   |
| bitcast_ln28_5_reg_1142 |   64   |
| bitcast_ln28_6_reg_1132 |   64   |
| bitcast_ln28_7_reg_1122 |   64   |
|  bitcast_ln28_reg_1147  |   64   |
| bitcast_ln29_2_reg_1247 |   64   |
| bitcast_ln29_3_reg_1252 |   64   |
| bitcast_ln29_4_reg_1257 |   64   |
| bitcast_ln29_5_reg_1222 |   64   |
| bitcast_ln29_6_reg_1207 |   64   |
| bitcast_ln29_7_reg_1192 |   64   |
| bitcast_ln29_8_reg_1242 |   64   |
|  bitcast_ln29_reg_1227  |   64   |
|        i_reg_324        |    7   |
|    icmp_ln20_reg_985    |    1   |
|    icmp_ln21_reg_989    |    1   |
|    icmp_ln22_reg_1006   |    1   |
|indvar_flatten121_reg_269|   16   |
| indvar_flatten63_reg_280|   14   |
|  indvar_flatten_reg_291 |   11   |
|        jj_reg_302       |    7   |
|        k_reg_335        |    4   |
|        kk_reg_313       |    7   |
|     m1_addr_reg_1056    |   12   |
|     m1_load_reg_1092    |   64   |
|    m2_addr_1_reg_1137   |   12   |
|    m2_addr_2_reg_1152   |   12   |
|    m2_addr_3_reg_1162   |   12   |
|    m2_addr_4_reg_1177   |   12   |
|    m2_addr_5_reg_1112   |   12   |
|    m2_addr_6_reg_1097   |   12   |
|    m2_addr_7_reg_1072   |   12   |
|     m2_addr_reg_1127    |   12   |
|      mul_1_reg_1232     |   64   |
|       mul_reg_1212      |   64   |
|   prod_addr_1_reg_1182  |   12   |
|   prod_addr_2_reg_1197  |   12   |
|   prod_addr_3_reg_1217  |   12   |
|   prod_addr_4_reg_1237  |   12   |
|   prod_addr_5_reg_1117  |   12   |
|   prod_addr_6_reg_1102  |   12   |
|   prod_addr_7_reg_1077  |   12   |
|    prod_addr_reg_1167   |   12   |
|         reg_354         |   64   |
|         reg_358         |   64   |
|         reg_362         |   64   |
|         reg_366         |   64   |
|         reg_370         |   64   |
|         reg_375         |   64   |
|         reg_380         |   64   |
|         reg_385         |   64   |
|  select_ln20_1_reg_1030 |    7   |
|  select_ln21_3_reg_1035 |    7   |
|  select_ln21_4_reg_1262 |   14   |
|  select_ln22_1_reg_1040 |   12   |
|  select_ln22_2_reg_1051 |    7   |
|  select_ln22_3_reg_1087 |   11   |
|     temp_x_reg_1107     |   64   |
|    xor_ln20_reg_1001    |    1   |
+-------------------------+--------+
|          Total          |  2374  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_138 |  p0  |  16  |  12  |   192  ||    65   |
| grp_access_fu_151 |  p0  |  16  |  12  |   192  ||    65   |
| grp_access_fu_151 |  p1  |   8  |  64  |   512  ||    42   |
|     grp_fu_346    |  p0  |  16  |  64  |  1024  ||    65   |
|     grp_fu_346    |  p1  |   5  |  64  |   320  ||    25   |
|     grp_fu_350    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_350    |  p1  |  16  |  64  |  1024  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3416  || 15.6817 ||   345   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   762  |  2059  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   345  |
|  Register |    -   |    -   |  2374  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   15   |  3136  |  2404  |
+-----------+--------+--------+--------+--------+
