$date
	Sun Jun 30 22:56:45 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_buzzer $end
$var wire 1 ! led1 $end
$var wire 1 " led2 $end
$var reg 1 # clk $end
$var reg 1 $ sw1 $end
$var reg 1 % sw2 $end
$var reg 1 & sw3 $end
$scope module u0 $end
$var wire 1 ' clk $end
$var wire 1 ( sw1 $end
$var wire 1 ) sw2 $end
$var wire 1 * sw3 $end
$var reg 1 + led1 $end
$var reg 1 , led2 $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b0 -
x,
x+
0*
0)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#5
0,
0"
0+
0!
b0 .
1#
1'
#10
b1 -
0#
0'
1$
1(
#15
1+
1!
b1 .
1#
1'
#20
0#
0'
0$
0(
#25
1#
1'
#30
0#
0'
#35
1#
1'
#40
0#
0'
#45
1#
1'
#50
0#
0'
1$
1(
#55
1#
1'
#60
0#
0'
0$
0(
#65
1#
1'
#70
0#
0'
#75
1#
1'
#80
0#
0'
1%
1)
#85
1#
1'
#90
0#
0'
0%
0)
#95
1#
1'
#100
0#
0'
#105
1#
1'
#110
b0 -
0#
0'
1&
1*
#115
0+
0!
b0 .
1#
1'
#120
0#
0'
0&
0*
#125
1#
1'
#130
0#
0'
#135
1#
1'
#140
0#
0'
#145
1#
1'
#150
0#
0'
#155
1#
1'
#160
0#
0'
#165
1#
1'
#170
b10 -
0#
0'
1%
1)
#175
1,
1"
b10 .
1#
1'
#180
0#
0'
0%
0)
#185
1#
1'
#190
0#
0'
#195
1#
1'
#200
0#
0'
#205
1#
1'
#210
0#
0'
#215
1#
1'
#220
0#
0'
#225
1#
1'
#230
0#
0'
1$
1(
#235
1#
1'
#240
0#
0'
0$
0(
#245
1#
1'
#250
0#
0'
#255
1#
1'
#260
b0 -
0#
0'
1&
1*
#265
0,
0"
b0 .
1#
1'
#270
0#
0'
0&
0*
#275
1#
1'
#280
0#
0'
#285
1#
1'
#290
0#
0'
#295
1#
1'
#300
0#
0'
#305
1#
1'
#310
0#
0'
#315
1#
1'
#320
0#
0'
1%
1)
1$
1(
#325
1#
1'
#330
0#
0'
0%
0)
0$
0(
#335
1#
1'
#340
0#
0'
#345
1#
1'
#350
0#
0'
#355
1#
1'
#360
0#
0'
#365
1#
1'
#370
0#
0'
#375
1#
1'
#380
0#
0'
