# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 3.2e-05 1024 440 2480 540672 54.9943 26.8998 1646.69 837.926 2566.71 2566.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 6.4e-05 4096 60 2480 294400 46.2563 55.6237 2835.46 1676.6 4614.01 4614.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000512 2048 360 6030 32000 3.48774 337.016 161.28 501.825 501.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000128 1024 500 1000 131584 11.354 6.97549 163.048 209.715 391.223 391.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 3.2e-05 2048 180 960 594432 84.2887 56.0046 1375.12 1675.59 3191.13 3191.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 0.000256 512 110 340 75776 1.60467 1.88429 12.6718 101.486 117.714 117.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000128 2048 180 5460 78848 33.7025 14.3367 1028.87 421.896 1498.96 1499.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 700 0.000512 4096 230 1540 22528 6.61475 252.113 209.461 468.232 468.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1830 0.000256 4096 330 1190 71488 13.9897 315.785 419.035 748.855 748.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000512 1024 460 540 28672 2.34086 1.66502 17.3697 60.742 82.2175 82.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 3.2e-05 1024 440 2480 539136 55.2931 27.1884 1961.48 837.337 2881.5 2881.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 6.4e-05 4096 60 2480 294336 46.4221 55.749 3213.3 1675.83 4991.38 4991.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000512 2048 360 6030 31968 3.47731 408.365 158.751 570.637 570.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000128 1024 500 1000 131328 11.3979 6.84301 187.659 209.527 415.558 415.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 3.2e-05 2048 180 960 594432 84.486 56.0967 1558.51 1674.57 3373.8 3373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 0.000256 512 110 340 75888 1.61328 1.89037 14.4904 101.542 119.609 119.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000128 2048 180 5460 78336 33.7948 14.3585 1230.02 417.354 1695.7 1695.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 0.000512 4096 230 1540 22536 6.61795 146.653 209.489 362.804 362.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1830 0.000256 4096 330 1190 71496 13.9897 359.547 418.994 792.574 792.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000512 1024 460 540 28800 2.34115 1.65846 20.0593 60.5265 84.6835 84.7831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 3.2e-05 1024 440 2480 540160 55.0256 26.9327 2043.43 838.537 2964.14 2964.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 6.4e-05 4096 60 2480 294400 46.2714 55.6896 3354.03 1677.62 5133.7 5133.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000512 2048 360 6030 31920 3.47546 423.09 157.526 584.136 584.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000128 1024 500 1000 131200 11.3732 6.8424 194.684 209.829 422.861 422.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 3.2e-05 2048 180 960 594560 84.171 56.1028 1624.59 1676.91 3441.92 3442.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 0.000256 512 110 340 75680 1.60621 1.89174 15.174 101.513 120.256 120.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000128 2048 180 5460 79360 33.7019 14.4024 1292.58 423.47 1764.32 1764.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 0.000512 4096 230 1540 22480 6.60973 152.175 209.438 368.266 368.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1830 0.000256 4096 330 1190 71440 13.9817 374.895 419.156 808.078 808.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000512 1024 460 540 28480 2.33629 1.64931 20.8356 59.9695 84.8908 84.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 3.2e-05 1024 440 2480 537600 55.1278 26.878 1894.92 837.176 2814.31 2814.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 6.4e-05 4096 60 2480 294336 46.2418 55.6051 3123.28 1677.4 4902.61 4902.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000512 2048 360 6030 31968 3.48858 395.278 159.102 557.913 557.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000128 1024 500 1000 131328 11.3136 6.83622 182.158 209.501 409.941 410.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 3.2e-05 2048 180 960 594432 84.0871 56.0394 1518.92 1676.15 3335.34 3335.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 0.000256 512 110 340 75840 1.60442 1.88781 14.0674 101.547 119.18 119.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000128 2048 180 5460 78336 33.5558 14.3074 1190.36 416.791 1655.18 1655.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 0.000512 4096 230 1540 22464 6.62298 142.326 209.43 358.422 358.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1830 0.000256 4096 330 1190 71424 13.9899 349.497 419.148 782.677 782.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000512 1024 460 540 28416 2.34 1.66307 19.3366 60.4308 83.8724 83.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 3.2e-05 1024 440 2480 537600 55.3194 26.9681 1919.41 837.007 2838.91 2839.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 6.4e-05 4096 60 2480 294400 46.5086 55.7496 3159.4 1676.24 4937.99 4938.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000512 2048 360 6030 31900 3.4809 399.778 157.381 560.684 560.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000128 1024 500 1000 131200 11.4224 6.84627 184.455 209.468 412.323 412.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 3.2e-05 2048 180 960 594400 84.5459 56.157 1535.93 1675.87 3352.64 3352.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 0.000256 512 110 340 75800 1.61254 1.89235 14.115 101.538 119.23 119.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000128 2048 180 5460 78400 33.8032 14.379 1206.9 416.627 1671.88 1672.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 0.000512 4096 230 1540 22500 6.61955 143.987 209.474 360.125 360.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1830 0.000256 4096 330 1190 71400 13.9842 353.051 418.692 785.774 785.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000512 1024 460 540 28400 2.35149 1.66 19.6186 59.147 82.8752 82.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 3.2e-05 1024 440 2480 537600 55.1768 26.9087 1972.08 836.286 2890.65 2890.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 6.4e-05 4096 60 2480 294336 46.2425 55.6626 3225.16 1674.97 5002.12 5002.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000512 2048 360 6030 31920 3.4816 409.874 157.272 570.672 570.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000128 1024 500 1000 130816 11.3625 6.83715 188.963 209.297 416.594 416.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 3.2e-05 2048 180 960 594048 84.1429 56.0496 1570.74 1674.72 3385.79 3385.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 0.000256 512 110 340 75712 1.60781 1.89338 14.8303 101.506 119.909 119.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000128 2048 180 5460 78848 33.7127 14.3444 1242.07 418.435 1708.73 1708.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 0.000512 4096 230 1540 22512 6.62454 147.636 209.551 363.855 363.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1830 0.000256 4096 330 1190 71456 13.9878 362.213 418.94 795.184 795.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000512 1024 460 540 28224 2.32717 1.64454 20.2237 58.7014 82.9971 83.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 3.2e-05 1024 440 2480 537600 54.9801 26.8902 1979.05 834.371 2895.5 2895.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 6.4e-05 4096 60 2480 294240 46.3903 55.7365 3248.4 1675.78 5026.37 5026.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000512 2048 360 6030 31920 3.47955 411.618 159.13 574.272 574.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000128 1024 500 1000 130560 11.3492 6.83878 189.025 208.989 416.335 416.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 3.2e-05 2048 180 960 593280 84.4251 56.0531 1578.17 1673.61 3392.4 3392.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 0.000256 512 110 340 75840 1.61219 1.89235 14.85 101.55 119.978 120.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000128 2048 180 5460 78720 33.7339 14.5162 1248.02 417.501 1713.93 1714.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 0.000512 4096 230 1540 22440 6.61725 147.702 209.24 363.605 363.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1830 0.000256 4096 330 1190 71400 13.9798 363.61 418.755 796.388 796.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000512 1024 460 540 28800 2.34701 1.66438 20.5959 59.1192 83.827 83.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 3.2e-05 1024 440 2480 536576 55.0578 26.8431 1912.83 835.269 2830.21 2830.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 6.4e-05 4096 60 2480 294400 46.2259 55.6211 3142.85 1676.08 4920.86 4920.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000512 2048 360 6030 31872 3.48122 397.939 158.265 559.731 559.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000128 1024 500 1000 131072 11.3091 6.82899 183.948 210.208 412.428 412.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 3.2e-05 2048 180 960 593920 84.1423 56.0394 1528.58 1675.76 3344.65 3344.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 0.000256 512 110 340 75520 1.60387 1.88826 14.3757 101.442 119.383 119.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000128 2048 180 5460 77824 33.8254 14.3319 1192.84 422.927 1664.09 1664.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 0.000512 4096 230 1540 22400 6.6136 142.903 209.119 358.68 358.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1830 0.000256 4096 330 1190 71424 13.9817 352.764 419.03 785.82 785.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000512 1024 460 540 28672 2.35126 1.67277 19.8431 60.2908 84.2581 84.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 3.2e-05 1024 440 2480 534528 54.903 26.7899 1919.91 833.254 2835.05 2835.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 6.4e-05 4096 60 2480 294144 46.2191 55.6193 3170.46 1677.06 4949.44 4949.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000512 2048 360 6030 31872 3.49101 403.368 157.518 564.422 564.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000128 1024 500 1000 130560 11.2975 6.82797 184.622 208.634 411.512 411.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 3.2e-05 2048 180 960 592896 84.14 55.9375 1536.4 1674.68 3351.3 3351.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 0.000256 512 110 340 75264 1.60403 1.88243 14.4055 101.359 119.322 119.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000128 2048 180 5460 76800 33.4376 14.2893 1188.65 412.971 1649.51 1649.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 0.000512 4096 230 1540 22272 6.58842 143.63 208.941 359.204 359.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1830 0.000256 4096 330 1190 71232 13.9754 354.588 418.678 787.288 787.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000512 1024 460 540 27648 2.33677 1.64637 19.4207 58.599 82.1006 82.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 3.2e-05 1024 440 2480 531200 55.4198 26.8107 2051.68 832.849 2966.95 2967.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 6.4e-05 4096 60 2480 294000 46.3995 55.7168 3359.92 1674.53 5136.65 5136.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000512 2048 360 6030 31800 3.4775 430.428 162.017 595.964 596.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000128 1024 500 1000 129600 11.3869 6.83827 195.918 208.525 422.796 422.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 3.2e-05 2048 180 960 593600 84.3424 56.15 1638.89 1676.01 3455.52 3455.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 0.000256 512 110 340 75200 1.6097 1.88826 15.4641 101.333 120.366 120.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000128 2048 180 5460 76800 33.548 14.2992 1275.25 412.608 1735.87 1736.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 0.000512 4096 230 1540 22400 6.61456 153.905 209.479 370.043 370.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1830 0.000256 4096 330 1190 71200 13.9796 376.074 418.162 808.26 808.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000512 1024 460 540 28000 2.33507 1.64045 21.0222 59.4228 84.5205 84.6247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 3.2e-05 1024 440 2480 532480 55.3893 26.8414 2392.19 835.115 3309.73 3309.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 6.4e-05 4096 60 2480 293888 46.2286 55.6086 3955.35 1673.99 5731.25 5731.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000512 2048 360 6030 31744 3.47546 500.165 159.776 663.46 663.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000128 1024 500 1000 131072 11.334 6.82893 232.397 209.142 459.833 459.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 3.2e-05 2048 180 960 593920 84.1071 56.0271 1927.38 1675.45 3743.09 3743.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 0.000256 512 110 340 75264 1.60947 1.89078 18.6166 101.513 123.704 123.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000128 2048 180 5460 77824 33.8171 14.339 1501.8 418.137 1968.26 1968.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 0.000512 4096 230 1540 22272 6.61709 179.987 209.033 395.679 395.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1830 0.000256 4096 330 1190 71168 13.9756 443.745 418.171 875.934 875.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000512 1024 460 540 27648 2.30797 1.61597 24.1157 58.825 86.9658 87.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 3.2e-05 1024 440 2475 540672 54.9261 26.8943 1676.38 838.459 2596.86 2597.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 940 6.4e-05 4096 60 2475 294592 46.2299 55.6144 2843.74 1677.42 4623.09 4623.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 0.000512 2048 360 6030 32032 3.48499 347.482 162.485 513.497 513.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 0.000128 1024 500 1005 131584 11.338 6.83171 160.518 209.766 388.582 388.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1800 3.2e-05 2048 180 960 594432 84.7856 56.0389 2624.97 1677.48 4443.42 4443.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 0.000256 512 110 345 75904 1.6064 1.88816 12.3002 101.593 117.457 117.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 0.000128 2048 180 5460 79872 33.6094 14.3876 1067.76 419.363 1535.28 1535.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 700 0.000512 4096 230 1545 22528 6.62362 245.109 209.724 461.503 461.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1830 0.000256 4096 330 1185 71552 13.9825 307.96 419.345 741.332 741.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1290 0.000512 1024 460 540 28544 2.3433 1.66349 31.4865 62.6039 98.1979 98.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 3.2e-05 1024 440 2475 540160 55.2579 26.953 1697.21 837.662 2617.28 2617.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 6.4e-05 4096 60 2475 294560 46.4458 55.7244 2766.55 1675.72 4544.52 4544.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.000512 2048 360 6030 32000 3.47664 352.556 160.19 516.264 516.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000128 1024 500 1005 131520 11.405 6.84221 162.478 209.564 390.418 390.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1800 3.2e-05 2048 180 960 594560 84.6761 56.1298 1689.81 1675.89 3506.64 3506.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 0.000256 512 110 345 75920 1.61178 1.89235 12.5699 101.547 117.692 117.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.000128 2048 180 5460 80000 33.7655 14.3647 1081.23 418.984 1548.51 1548.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 700 0.000512 4096 230 1545 22520 6.62269 256.821 209.519 473.006 473.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1830 0.000256 4096 330 1185 71560 13.994 310.858 419.018 743.913 743.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000512 1024 460 540 28480 2.34656 1.66298 17.0988 61.257 82.4631 82.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 3.2e-05 1024 440 2475 539136 55.1779 26.9132 1682.79 836.406 2601.49 2601.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 6.4e-05 4096 60 2475 294528 46.3155 55.6872 2760.74 1676.3 4539.12 4539.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.000512 2048 360 6030 32016 3.49398 349.464 162.349 515.352 515.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000128 1024 500 1005 131328 11.345 6.8344 161.573 209.258 389.143 389.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1800 3.2e-05 2048 180 960 594432 84.3865 56.0839 1447.15 1675.72 3263.47 3263.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 0.000256 512 110 345 75840 1.60765 1.89235 12.5528 101.533 117.662 117.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000128 2048 180 5460 79104 33.7123 14.3569 1062.2 418.382 1528.82 1528.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 700 0.000512 4096 230 1545 22512 6.63075 250.097 209.545 466.318 466.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1830 0.000256 4096 330 1185 71520 13.9866 309.162 418.903 742.095 742.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000512 1024 460 540 28608 2.34877 1.66858 17.1038 61.0059 82.2273 82.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 3.2e-05 1024 440 2475 539392 55.1431 26.9391 1726.52 836.555 2645.35 2645.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 6.4e-05 4096 60 2475 294560 46.4323 55.7214 2819.04 1675.98 4597.26 4597.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000512 2048 360 6030 31976 3.4775 357.726 162.444 523.691 523.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000128 1024 500 1005 131264 11.3827 6.84237 165.358 209.306 393.02 393.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 3.2e-05 2048 180 960 594048 84.5015 56.1644 1390.47 1675.25 3206.53 3206.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 0.000256 512 110 345 75936 1.60982 1.89254 12.9475 101.556 118.078 118.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000128 2048 180 5460 79744 33.7118 14.3621 1097.27 418.475 1563.98 1564.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 0.000512 4096 230 1545 22512 6.61914 130.452 209.619 346.732 346.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1830 0.000256 4096 330 1185 71512 13.9878 315.944 418.969 748.944 749.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000512 1024 460 540 28448 2.3593 1.66499 17.5905 60.7936 82.5067 82.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 3.2e-05 1024 440 2475 540672 54.8968 30.2954 1695.48 838.52 2619.4 2619.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 6.4e-05 4096 60 2475 294400 46.3036 55.622 2891.87 1676.94 4670.82 4670.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000512 2048 360 6030 32000 3.48397 348.201 160.46 512.19 512.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000128 1024 500 1005 131584 11.35 6.83008 168.34 209.806 396.455 396.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 3.2e-05 2048 180 960 593920 84.2684 55.9902 1420.46 1676.86 3237.72 3237.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 0.000256 512 110 345 75776 1.60723 1.88822 13.1326 101.526 118.227 118.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000128 2048 180 5460 78848 33.6571 14.4379 1055.44 418.097 1521.79 1521.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 0.000512 4096 230 1545 22464 6.61491 133.435 209.546 349.64 349.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1830 0.000256 4096 330 1185 71488 13.9819 322.138 419.18 755.342 755.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000512 1024 460 540 28416 2.34755 1.66749 18.0326 60.656 82.8034 82.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 3.2e-05 1024 440 2475 539136 55.2709 26.9975 1995.33 837.46 2915.26 2915.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 6.4e-05 4096 60 2475 294480 46.3818 55.7407 3242.57 1675.6 5020.37 5020.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000512 2048 360 6030 31968 3.4799 414.764 161.504 579.795 579.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000128 1024 500 1005 131328 11.3931 6.84589 192.045 209.55 419.961 420.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 3.2e-05 2048 180 960 593856 84.4094 56.0988 1593.52 1679.01 3413.17 3413.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 0.000256 512 110 345 75888 1.61382 1.89235 14.9815 101.549 120.107 120.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000128 2048 180 5460 78336 33.7508 14.4077 1248.42 417.394 1714.13 1714.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 0.000512 4096 230 1545 22464 6.61018 149.207 209.416 365.276 365.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1830 0.000256 4096 330 1185 71496 13.9867 363.905 421.987 799.923 799.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000512 1024 460 540 28512 2.34698 1.66234 20.6753 61.2364 86.0222 86.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 3.2e-05 1024 440 2475 540160 55.0235 26.9354 1951.67 838.638 2872.47 2872.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 6.4e-05 4096 60 2475 294400 46.2468 55.6991 3164.76 1677.17 4943.96 4944.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000512 2048 360 6030 31920 3.46861 404.75 158.474 566.739 566.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000128 1024 500 1005 131200 11.376 6.84566 187.737 209.856 415.948 416.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 3.2e-05 2048 180 960 593920 84.1841 56.0507 1556.71 1680.32 3377.41 3377.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 0.000256 512 110 345 75680 1.60973 1.88602 14.502 101.516 119.586 119.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000128 2048 180 5460 79360 33.6859 14.3585 1233.26 419.551 1701.02 1701.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 0.000512 4096 230 1545 22480 6.61984 145.62 209.746 362.031 362.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1830 0.000256 4096 330 1185 71520 13.9888 355.242 419.479 788.755 788.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000512 1024 460 540 28160 2.3369 1.64582 20.0294 60.1482 84.2583 84.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 3.2e-05 1024 440 2475 537600 55.038 26.8694 2071.51 836.342 2989.96 2990.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 6.4e-05 4096 60 2475 294528 46.1431 55.6066 3369.93 1675.74 5147.49 5147.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000512 2048 360 6030 31968 3.48774 430.456 160.172 594.159 594.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000128 1024 500 1005 131328 11.3253 6.82605 200.15 209.293 427.722 427.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 3.2e-05 2048 180 960 593664 83.9888 56.0295 1656.59 1674.47 3471.21 3471.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 0.000256 512 110 345 75648 1.60496 1.88874 15.7225 101.491 120.78 120.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000128 2048 180 5460 78336 33.4999 14.4819 1294.73 416.372 1759.24 1759.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 0.000512 4096 230 1545 22464 6.62339 155.107 209.51 371.284 371.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1830 0.000256 4096 330 1185 71424 13.9796 377.294 418.579 809.895 809.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000512 1024 460 540 28416 2.33814 1.66298 21.4573 59.8032 85.3624 85.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 3.2e-05 1024 440 2475 537600 55.2697 26.9656 2056.26 837.607 2976.29 2976.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 6.4e-05 4096 60 2475 294400 46.4805 55.7607 3341.76 1677.47 5121.55 5121.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000512 2048 360 6030 31900 3.48467 426.023 159.049 588.598 588.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000128 1024 500 1005 131200 11.415 6.84851 198.199 209.616 426.206 426.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 3.2e-05 2048 180 960 594400 84.4508 56.1517 1646.37 1680.59 3467.69 3467.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 0.000256 512 110 345 75800 1.61382 1.89235 15.6812 101.573 120.832 120.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000128 2048 180 5460 78400 33.7338 14.3703 1286.36 416.934 1751.56 1751.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 0.000512 4096 230 1545 22400 6.61094 153.551 209.371 369.578 369.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1830 0.000256 4096 330 1185 71500 13.9922 375.157 419.374 808.565 808.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000512 1024 460 540 28400 2.34861 1.65459 21.3594 59.9574 85.4173 85.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 3.2e-05 1024 440 2475 537600 55.1582 26.9046 2069.44 836.482 2988.18 2988.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 6.4e-05 4096 60 2475 294336 46.2444 55.6651 3371.57 1675.37 5148.92 5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000512 2048 360 6030 31920 3.47341 429.552 161.118 594.185 594.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000128 1024 500 1005 130816 11.3631 6.83485 199.115 209.341 426.787 426.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 3.2e-05 2048 180 960 594048 84.0772 56.0556 1658.48 1675.31 3474.05 3474.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 0.000256 512 110 345 75712 1.60739 1.88826 15.5628 101.517 120.647 120.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000128 2048 180 5460 78848 33.6845 14.4112 1303.69 418.535 1770.48 1770.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 0.000512 4096 230 1545 22400 6.6144 154.965 209.275 370.896 370.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1830 0.000256 4096 330 1185 71456 13.9876 378.01 418.898 810.939 810.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000512 1024 460 540 27776 2.33181 1.64234 21.0903 59.5707 84.7348 84.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 3.2e-05 1024 440 2475 537600 54.9176 26.8824 2030.29 835.244 2947.53 2947.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 6.4e-05 4096 60 2475 294240 46.3544 55.7498 3327.86 1676.95 5106.99 5107.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000512 2048 360 6030 31920 3.47648 423.646 158.088 585.255 585.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000128 1024 500 1005 130560 11.3547 6.84646 194.881 209.039 422.252 422.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 3.2e-05 2048 180 960 593280 84.3605 56.3709 1631.24 1678.4 3450.51 3450.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 0.000256 512 110 345 75840 1.61597 1.89498 15.379 101.603 120.565 120.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000128 2048 180 5460 78720 33.7171 14.3517 1281.59 417.935 1747.76 1747.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 0.000512 4096 230 1545 22440 6.62528 153.176 209.748 369.591 369.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1830 0.000256 4096 330 1185 71400 13.9823 373.781 419.045 806.853 806.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000512 1024 460 540 28320 2.35434 1.66272 21.1836 60.0232 85.3253 85.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 3.2e-05 1024 440 2475 536576 55.0107 26.8405 1943.69 843.34 2869.08 2869.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 6.4e-05 4096 60 2475 294400 46.2332 55.6213 3188.91 1693.05 4983.89 4983.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000512 2048 360 6030 31872 3.4761 404.834 162.05 570.405 570.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000128 1024 500 1005 131072 11.3086 6.828 187.765 211.08 417.114 417.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 3.2e-05 2048 180 960 593920 84.1012 56.0701 1565.88 1691.99 3398.17 3398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 0.000256 512 110 345 75520 1.60163 1.88429 14.603 101.927 120.089 120.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000128 2048 180 5460 77824 33.7868 14.4095 1214.14 422.009 1684.51 1684.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 0.000512 4096 230 1545 22400 6.61222 146.981 211.429 365.065 365.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1830 0.000256 4096 330 1185 71424 13.984 358.08 422.931 795.043 795.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000512 1024 460 540 28160 2.3584 1.67322 20.1244 60.5448 84.8015 84.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 3.2e-05 1024 440 2475 534528 54.8397 26.7447 2257.66 833.313 3172.76 3172.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 6.4e-05 4096 60 2475 294144 46.2415 55.6114 3693.32 1677.15 5472.4 5472.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000512 2048 360 6030 31872 3.48957 472.605 159.197 635.336 635.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000128 1024 500 1005 130560 11.2958 6.82736 219.029 208.627 445.916 446.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 3.2e-05 2048 180 960 592896 84.1008 55.9324 1817.3 1674.67 3632.15 3632.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 0.000256 512 110 345 75264 1.60154 1.88659 17.4135 101.357 122.33 122.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000128 2048 180 5460 76800 33.4071 14.2647 1395.76 412.993 1856.59 1856.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 0.000512 4096 230 1545 22272 6.6048 169.363 209.242 385.254 385.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1830 0.000256 4096 330 1185 71232 13.9668 414.856 418.534 847.403 847.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000512 1024 460 540 27648 2.33638 1.64278 23.1171 58.3916 85.5905 85.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 3.2e-05 1024 440 2475 531200 55.4322 26.8086 2258.47 832.965 3173.88 3174.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 6.4e-05 4096 60 2475 294000 46.3692 55.7179 3713.94 1675.55 5491.66 5491.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000512 2048 360 6030 31800 3.47546 475.455 160.987 639.961 640.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000128 1024 500 1005 129600 11.3914 6.83834 218.086 208.549 445 445.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 3.2e-05 2048 180 960 593600 84.3075 56.0649 1822.56 1674.27 3637.34 3637.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 0.000256 512 110 345 75200 1.6087 1.88694 17.7006 101.345 122.613 122.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000128 2048 180 5460 76800 33.5443 14.2807 1404.85 412.675 1865.51 1865.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 0.000512 4096 230 1545 22200 6.58637 170.205 208.725 385.561 385.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1830 0.000256 4096 330 1185 71400 13.9917 417.235 419.144 850.418 850.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000512 1024 460 540 28000 2.3335 1.6384 23.5649 59.5296 87.1677 87.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 3.2e-05 1024 440 2475 532480 55.3574 26.8431 2057.7 835.226 2975.33 2975.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 6.4e-05 4096 60 2475 293888 46.2112 55.6053 3402.48 1673.59 5177.96 5178.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000512 2048 360 6030 31744 3.47661 431.313 160.898 595.734 595.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000128 1024 500 1005 131072 11.3198 6.97402 201.085 209.174 428.683 428.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 3.2e-05 2048 180 960 593920 84.0916 55.9928 1672.26 1675.68 3488.16 3488.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 0.000256 512 110 345 75264 1.60563 1.89021 15.9171 101.524 121.009 121.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000128 2048 180 5460 77824 33.8356 14.3543 1296.15 418.196 1762.7 1762.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 0.000512 4096 230 1545 22272 6.61299 155.955 209.347 371.956 372.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1830 0.000256 4096 330 1185 71168 13.9753 381.432 418.083 813.534 813.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000512 1024 460 540 26624 2.32362 1.61619 20.4563 57.7406 82.234 82.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 3.2e-05 1024 440 2480 540672 54.8935 26.8923 1588.85 837.657 2508.5 2508.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 940 6.4e-05 4096 60 2480 294336 46.2283 55.6196 2701.82 1675.86 4479.61 4479.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 0.000512 2048 360 6040 32032 3.48771 331.021 161.139 495.691 495.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000128 1024 500 1000 131584 11.336 6.95309 152.64 209.556 380.617 380.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1800 3.2e-05 2048 180 960 593920 84.8781 56.0579 2610.23 1675.81 4427.12 4427.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 0.000256 512 110 340 75840 1.60362 1.8897 11.6985 101.542 116.805 116.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.000128 2048 180 5460 79872 33.6308 14.3858 1013.26 420.344 1481.79 1481.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 700 0.000512 4096 230 1540 22592 6.62266 237.442 209.573 453.682 453.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1830 0.000256 4096 330 1200 71488 13.9878 294.44 419.038 727.51 727.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1290 0.000512 1024 460 540 28800 2.3392 1.66314 29.6987 60.9396 94.7419 94.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 3.2e-05 1024 440 2480 540160 55.1731 26.9589 1788.54 837.675 2708.56 2708.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 6.4e-05 4096 60 2480 294320 46.4753 55.7296 2918.62 1675.58 4696.49 4696.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.000512 2048 360 6040 32000 3.4857 370.904 160.981 535.416 535.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000128 1024 500 1000 131520 11.3985 6.84326 171.955 209.569 399.9 400.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1800 3.2e-05 2048 180 960 593920 84.7022 56.2632 1742.66 1677.16 3560.93 3561.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 0.000256 512 110 340 75840 1.61178 1.89389 13.3353 101.551 118.465 118.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000128 2048 180 5460 79360 33.7771 14.3715 1130.99 418.979 1598.29 1598.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 700 0.000512 4096 230 1540 22560 6.6136 263.721 209.449 479.827 479.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1830 0.000256 4096 330 1200 71480 13.9842 330.351 419.032 763.412 763.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000512 1024 460 540 28800 2.34058 1.66147 18.2416 59.696 82.0378 82.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 3.2e-05 1024 440 2480 539136 55.0772 26.9087 1662.52 837.144 2581.85 2581.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 6.4e-05 4096 60 2480 294240 46.2887 55.679 2713.43 1677.18 4492.66 4492.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000512 2048 360 6040 32016 3.48195 345.553 157.953 507.032 507.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000128 1024 500 1000 131328 11.3366 6.83795 159.486 209.438 387.224 387.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 3.2e-05 2048 180 960 593664 84.4453 56.0776 1326.71 1679.02 3146.38 3146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 0.000256 512 110 340 75840 1.60589 1.88886 12.2564 101.575 117.4 117.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000128 2048 180 5460 79104 33.6994 14.3611 1051.48 418.739 1518.43 1518.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 700 0.000512 4096 230 1540 22560 6.62547 233.329 209.695 449.694 449.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1830 0.000256 4096 330 1200 71472 13.9852 307.844 419.457 741.335 741.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000512 1024 460 540 28800 2.34192 1.6704 17.0262 59.978 81.1143 81.2149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 3.2e-05 1024 440 2480 539392 55.0951 26.9332 1689.34 836.406 2607.98 2608.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 6.4e-05 4096 60 2480 294224 46.4138 55.7385 2768.9 1675.66 4546.79 4546.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000512 2048 360 6040 31976 3.48362 349.888 159.214 512.628 512.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000128 1024 500 1000 131264 11.3853 6.83843 162.316 209.266 389.938 390.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 3.2e-05 2048 180 960 593600 84.5834 56.1889 1354.2 1674.94 3170.05 3170.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 0.000256 512 110 340 75824 1.61078 1.89616 12.7882 101.549 117.915 117.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000128 2048 180 5460 78848 33.811 14.3729 1060.97 418.395 1527.72 1527.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 0.000512 4096 230 1540 22568 6.61914 128.184 209.596 344.447 344.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1830 0.000256 4096 330 1200 71456 13.9837 311.773 419.046 744.847 744.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000512 1024 460 540 28896 2.35027 1.6655 17.5202 60.7673 82.4028 82.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 3.2e-05 1024 440 2480 540672 54.9551 26.898 1639.97 838.521 2560.55 2560.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 6.4e-05 4096 60 2480 294144 46.2685 55.6196 2810.56 1677.1 4589.63 4589.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000512 2048 360 6040 32000 3.48874 335.571 159.093 498.198 498.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000128 1024 500 1000 131584 11.368 6.83478 162.615 209.804 390.764 390.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 3.2e-05 2048 180 960 593408 84.3529 55.9671 1370.34 1676.74 3187.55 3187.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 0.000256 512 110 340 75648 1.6055 1.88621 12.7002 101.532 117.796 117.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000128 2048 180 5460 78848 33.6422 14.3441 1019.19 418.083 1485.42 1485.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 0.000512 4096 230 1540 22528 6.61136 128.942 209.607 345.205 345.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1830 0.000256 4096 330 1200 71424 13.9858 315.841 419.275 749.148 749.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000512 1024 460 540 28672 2.34099 1.66774 17.5086 59.4448 81.0652 81.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 3.2e-05 1024 440 2480 539136 55.27 26.9624 2100.3 838.079 3020.83 3021.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 6.4e-05 4096 60 2480 294192 46.3888 55.7311 3406.59 1676.82 5185.62 5185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000512 2048 360 6040 31968 3.4816 435.432 157.041 596.001 596.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000128 1024 500 1000 131328 11.3782 6.84506 202.183 209.701 430.238 430.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 3.2e-05 2048 180 960 593280 84.3608 56.0817 1664.77 1677.67 3483.02 3483.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 0.000256 512 110 340 75744 1.61011 1.89059 15.7603 101.587 120.923 121.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000128 2048 180 5460 78336 33.7358 14.4308 1308.19 417.705 1774.22 1774.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 0.000512 4096 230 1540 22536 6.62506 156.531 209.668 372.869 372.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1830 0.000256 4096 330 1200 71424 13.9776 385.981 419.271 819.274 819.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000512 1024 460 540 28800 2.34592 1.66138 21.8039 58.9771 84.8922 84.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 3.2e-05 1024 440 2480 534528 55.1406 26.8513 1449.35 835.289 2366.83 2366.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 6.4e-05 4096 60 2480 294048 46.2295 55.6714 2366.53 1676.86 4145.36 4145.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000512 2048 360 6040 31824 3.47293 302.42 161.095 467.031 467.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000128 1024 500 1000 130176 11.3399 6.83549 140.054 209.074 367.433 367.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 3.2e-05 2048 180 960 593280 84.1048 56.0617 1160.91 1676.47 2977.68 2977.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 0.000256 512 110 340 75456 1.60358 1.88746 11.1469 101.453 116.165 116.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000128 2048 180 5460 76032 33.7491 14.4032 885.853 414.908 1349.07 1349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 0.000512 4096 230 1540 22464 6.62006 108.921 209.721 325.305 325.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1830 0.000256 4096 330 1200 71280 13.9776 268.436 418.982 701.438 701.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000512 1024 460 540 28224 2.3312 1.6455 15.0863 59.6725 78.8392 78.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 3.2e-05 1024 440 2480 540160 54.966 26.9353 2021.96 837.856 2941.91 2942.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 6.4e-05 4096 60 2480 294240 46.2532 55.6872 3305.8 1675.62 5083.43 5083.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000512 2048 360 6040 31920 3.47926 419.76 162.131 585.416 585.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000128 1024 500 1000 131200 11.3693 6.84442 194.112 209.651 422.106 422.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 3.2e-05 2048 180 960 593280 84.2209 56.1356 1609.23 1675.42 3425.13 3425.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 0.000256 512 110 340 75680 1.60525 1.88973 15.3185 104.095 122.98 123.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000128 2048 180 5460 79360 33.6899 14.4221 1281.09 419.156 1748.52 1748.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 0.000512 4096 230 1540 22480 6.61322 150.216 209.27 366.144 366.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1830 0.000256 4096 330 1200 71440 13.9908 372.839 419.099 805.972 806.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000512 1024 460 540 28480 2.33174 1.64979 20.8876 59.9539 84.9221 85.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 3.2e-05 1024 440 2480 537600 55.0155 26.8993 1407.34 838.645 2328.1 2328.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 6.4e-05 4096 60 2480 294080 46.1821 55.6062 2293.95 1677.46 4073.27 4073.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000512 2048 360 6040 31840 3.47965 293.491 159.13 456.147 456.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000128 1024 500 1000 129280 11.2887 6.81984 134.47 208.217 360.927 361.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 3.2e-05 2048 180 960 592640 84.0706 56.1394 1117.64 1678.12 2936.11 2936.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 0.000256 512 110 340 75520 1.60058 1.88528 10.7215 101.46 115.739 115.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000128 2048 180 5460 76800 33.3715 14.2602 863.299 412.938 1324.03 1324.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 0.000512 4096 230 1540 22400 6.61098 105.383 209.437 321.473 321.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1830 0.000256 4096 330 1200 71360 13.9898 260.121 424.592 698.747 698.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000512 1024 460 540 28160 2.32362 1.64211 14.4878 58.3583 76.9148 77.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 3.2e-05 1024 440 2480 537600 55.041 26.8859 1888.31 837.18 2807.62 2807.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 6.4e-05 4096 60 2480 294144 46.1708 55.6033 3107.52 1677.4 4886.77 4886.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000512 2048 360 6040 31968 3.48979 394.755 157.535 555.83 555.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000128 1024 500 1000 131328 11.3258 6.83213 182.33 209.497 410.115 410.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 3.2e-05 2048 180 960 592896 84.1695 56.1016 1507.51 1679.53 3327.44 3327.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 0.000256 512 110 340 75648 1.60358 1.88906 14.1974 101.55 119.313 119.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000128 2048 180 5460 78336 33.5407 14.4321 1184.82 416.802 1649.75 1649.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 0.000512 4096 230 1540 22464 6.61466 140.98 209.434 357.074 357.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1830 0.000256 4096 330 1200 71424 13.983 349.539 420.27 783.835 783.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000512 1024 460 540 28416 2.33494 1.66269 19.4202 58.8836 82.3992 82.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 3.2e-05 1024 440 2480 534528 54.8255 26.7447 1340.87 832.358 2254.99 2255.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 6.4e-05 4096 60 2480 293760 46.2379 55.622 2204.05 1675.26 3981.24 3981.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000512 2048 360 6040 31872 3.49376 281.751 162.282 447.57 447.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000128 1024 500 1000 130560 11.2863 6.82371 130.543 208.396 357.179 357.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 3.2e-05 2048 180 960 591360 84.2011 55.958 1073.09 1688.72 2902.1 2902.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 0.000256 512 110 340 75264 1.60026 1.88342 10.1958 101.307 115.059 115.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000128 2048 180 5460 76800 33.4256 14.3012 830.243 412.578 1290.71 1290.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 0.000512 4096 230 1540 22272 6.58845 100.617 208.721 315.973 316.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1830 0.000256 4096 330 1200 71232 13.9756 249.594 418.508 682.123 682.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000512 1024 460 540 27648 2.33254 1.64861 13.791 59.4275 77.302 77.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 3.2e-05 1024 440 2480 537600 55.2735 26.9685 1974.12 837.184 2893.75 2893.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 6.4e-05 4096 60 2480 294200 46.4695 55.7487 3226.18 1676.56 5005.03 5005.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000512 2048 360 6040 31900 3.48333 409.934 161.106 574.567 574.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000128 1024 500 1000 131200 11.4131 6.84595 190.534 209.462 418.384 418.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 3.2e-05 2048 180 960 593600 84.5068 56.2033 1574.78 1675.87 3391.49 3391.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 0.000256 512 110 340 75800 1.61178 1.89235 14.7053 101.535 119.818 119.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000128 2048 180 5460 78400 33.7416 14.3603 1238.59 416.627 1703.48 1703.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 0.000512 4096 230 1540 22500 6.62422 147.844 209.478 363.99 364.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1830 0.000256 4096 330 1200 71400 13.9812 364.911 418.986 797.921 797.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000512 1024 460 540 28400 2.35584 1.65888 20.3474 59.9263 84.3889 84.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 3.2e-05 1024 440 2480 531200 55.4044 26.8069 1372.84 833.553 2288.8 2288.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 6.4e-05 4096 60 2480 293600 46.3895 55.7248 2263.23 1676.56 4041.98 4042.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000512 2048 360 6040 31800 3.47885 288.506 161.087 453.115 453.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000128 1024 500 1000 129600 11.3874 6.84205 133.232 208.698 360.29 360.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 3.2e-05 2048 180 960 592000 84.4083 56.0969 1106.84 1677.03 2924.51 2924.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 0.000256 512 110 340 75200 1.60938 1.88621 10.5546 101.38 115.501 115.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000128 2048 180 5460 76800 33.5371 14.2878 853.595 412.955 1314.54 1314.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 0.000512 4096 230 1540 22400 6.61914 103.764 209.658 320.085 320.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1830 0.000256 4096 330 1200 71200 13.9741 256.524 418.802 689.346 689.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000512 1024 460 540 28000 2.33459 1.64016 14.3961 59.4899 77.9641 78.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 3.2e-05 1024 440 2480 537600 55.1378 28.2369 2509.62 837.079 3430.27 3430.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 6.4e-05 4096 60 2480 294112 46.2399 55.6735 4098.08 1676.67 5876.74 5876.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000512 2048 360 6040 31920 3.4815 521.321 162.281 687.127 687.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000128 1024 500 1000 130816 11.3536 6.83939 241.726 209.491 469.542 469.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 3.2e-05 2048 180 960 593152 84.1896 56.0868 1998.13 1679.75 3818.29 3818.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 0.000256 512 110 340 75712 1.60262 1.88771 19.5676 101.557 124.685 124.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000128 2048 180 5460 78848 33.6767 14.3755 1579.31 418.841 2046.36 2046.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 0.000512 4096 230 1540 22512 6.62227 187.989 209.754 404.409 404.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1830 0.000256 4096 330 1200 71344 13.9797 464.273 419.047 897.346 897.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000512 1024 460 540 28224 2.32662 1.64029 25.7912 58.4791 88.335 88.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 3.2e-05 1024 440 2480 537600 55.035 26.8739 1636.11 836.653 2554.88 2555.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 6.4e-05 4096 60 2480 293888 46.1273 55.6165 2685.64 1676 4463.45 4463.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000512 2048 360 6040 31808 3.47674 338.343 160.096 501.959 502.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000128 1024 500 1000 130816 11.3522 6.82717 157.772 209.494 385.574 385.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 3.2e-05 2048 180 960 591360 84.1249 55.9558 1304.55 1673.01 3117.78 3117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 0.000256 512 110 340 75264 1.60067 1.88128 12.7981 101.286 117.637 117.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000128 2048 180 5460 75264 33.7993 14.3048 993.405 414.028 1455.7 1455.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 0.000512 4096 230 1540 22400 6.63552 123.601 209.604 339.884 339.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1830 0.000256 4096 330 1200 71232 13.983 306.232 418.757 739.018 739.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000512 1024 460 540 27776 2.34387 1.64752 17.0587 58.5943 79.7471 79.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 3.2e-05 1024 440 2480 537600 54.912 26.8827 2405.1 835.266 3322.36 3322.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 6.4e-05 4096 60 2480 294000 46.3613 55.7226 3943.03 1676.98 5722.18 5722.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000512 2048 360 6040 31920 3.4857 500.748 159.183 663.459 663.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000128 1024 500 1000 130560 11.3465 6.84288 231.257 209.041 458.621 458.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 3.2e-05 2048 180 960 592320 84.3879 56.2328 1914.23 1680.05 3735.04 3735.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 0.000256 512 110 340 75600 1.61382 1.89654 18.9755 101.602 124.161 124.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000128 2048 180 5460 78720 33.6842 14.4075 1513.59 417.942 1979.78 1979.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 0.000512 4096 230 1540 22440 6.60368 180.623 209.463 396.737 396.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1830 0.000256 4096 330 1200 71400 13.9796 447.121 419.497 880.642 880.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000512 1024 460 540 28800 2.3472 1.66518 25.1964 61.1675 90.4747 90.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 3.2e-05 1024 440 2480 537600 54.862 27.0681 1625.85 835.22 2543.21 2543.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 6.4e-05 4096 60 2480 293760 46.2264 55.6892 2659.72 1675.97 4437.68 4437.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000512 2048 360 6040 31680 3.46755 335.512 160.819 499.844 499.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000128 1024 500 1000 130560 11.3422 6.84362 156.431 209.164 383.915 384.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 3.2e-05 2048 180 960 591360 84.3382 56.0108 1293.44 1675.33 3109.25 3109.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 0.000256 512 110 340 75360 1.60563 1.8889 12.3462 101.511 117.423 117.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000128 2048 180 5460 76800 33.4609 14.3105 1001 413.014 1461.94 1462.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 0.000512 4096 230 1540 22320 6.6152 122.195 209.419 338.271 338.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1830 0.000256 4096 330 1200 71280 13.9858 302.576 419.402 736.01 736.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000512 1024 460 540 27840 2.3352 1.64659 16.9076 59.6153 80.602 80.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 3.2e-05 1024 440 2480 536576 54.9733 26.8618 2322.67 835.173 3239.88 3240.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 6.4e-05 4096 60 2480 294144 46.2162 55.6155 3846.13 1675.97 5624 5624.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000512 2048 360 6040 31872 3.47341 486.125 161.067 650.706 650.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000128 1024 500 1000 131072 11.3059 6.83005 225.45 209.029 452.745 452.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 3.2e-05 2048 180 960 592896 84.174 56.0374 1863.28 1676.18 3679.8 3679.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 0.000256 512 110 340 75520 1.60531 1.88838 18.2906 101.44 123.294 123.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000128 2048 180 5460 77824 33.7723 14.3954 1454.87 417.901 1921.09 1921.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 0.000512 4096 230 1540 22400 6.61514 175.753 211.135 393.548 393.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1830 0.000256 4096 330 1200 71296 13.9878 435.503 418.585 868.12 868.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000512 1024 460 540 28672 2.3488 1.66854 24.4898 60.0267 88.6312 88.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 3.2e-05 1024 440 2480 532480 55.3272 26.8493 1550.22 836.093 2468.7 2468.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 6.4e-05 4096 60 2480 293376 46.2022 55.6175 2566.92 1675.37 4344.18 4344.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000512 2048 360 6040 31744 3.47978 324.256 156.73 484.507 484.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000128 1024 500 1000 131072 11.3139 6.83014 151.298 209.394 378.966 379.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 3.2e-05 2048 180 960 591872 84.3667 56.0351 1247.62 1677.44 3065.61 3065.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 0.000256 512 110 340 75264 1.60768 1.8889 12.0338 101.566 117.172 117.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000128 2048 180 5460 77824 33.8455 14.3616 977.962 418.632 1444.96 1445.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 0.000512 4096 230 1540 22272 6.61654 117.836 209.287 333.781 333.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1830 0.000256 4096 330 1200 71168 13.9796 291.504 418.969 724.501 724.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000512 1024 460 540 27648 2.30931 1.61549 15.8502 57.9288 77.8063 77.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 3.2e-05 1024 440 2480 534528 54.8728 26.7497 2020.19 833.264 2935.28 2935.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 6.4e-05 4096 60 2480 293760 46.2289 55.6119 3362.3 1677.08 5141.3 5141.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000512 2048 360 6040 31872 3.48653 426.359 162.388 592.279 592.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000128 1024 500 1000 130560 11.297 6.82672 195.712 208.624 422.589 422.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 3.2e-05 2048 180 960 591360 84.209 55.9351 1625.62 1674.62 3440.51 3440.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 0.000256 512 110 340 75264 1.60189 1.88438 15.6571 101.353 120.568 120.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000128 2048 180 5460 76800 33.4183 14.2734 1257.69 412.964 1718.51 1718.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 0.000512 4096 230 1540 22272 6.58842 152.78 208.95 368.36 368.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1830 0.000256 4096 330 1200 71232 13.9874 380.049 418.98 813.061 813.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000512 1024 460 540 27648 2.33334 1.64118 20.5836 58.4312 83.0874 83.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 3.2e-05 1024 440 2480 528384 54.405 26.4542 1409.78 825.286 2316.12 2316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 6.4e-05 4096 60 2480 293376 46.2152 55.609 2335.87 1676.08 4113.85 4113.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000512 2048 360 6040 31488 3.47117 295.395 160.715 459.628 459.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000128 1024 500 1000 129024 11.2125 7.52083 136.89 206.82 362.575 362.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 3.2e-05 2048 180 960 589824 84.5492 55.956 1137.71 1676.13 2954.49 2954.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 0.000256 512 110 340 75264 1.60397 1.88621 10.7213 101.487 115.772 115.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000128 2048 180 5460 73728 33.9631 14.3606 845.568 413.491 1307.55 1307.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 0.000512 4096 230 1540 21888 6.54131 104.982 207.912 319.479 319.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1830 0.000256 4096 330 1200 71040 13.9795 264.563 421.917 700.507 700.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000512 1024 460 540 27648 2.35312 1.65405 14.9356 58.6877 77.7311 77.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 3.2e-05 1024 440 2480 531200 55.3996 26.8104 2098.66 832.695 3013.78 3013.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 6.4e-05 4096 60 2480 293600 46.3642 55.7156 3433.14 1674.19 5209.49 5209.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000512 2048 360 6040 31800 3.47779 440.814 156.758 601.096 601.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000128 1024 500 1000 129600 11.3922 6.84442 202.439 208.483 429.29 429.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 3.2e-05 2048 180 960 592000 84.3757 56.1807 1676.76 1677.15 3494.61 3494.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 0.000256 512 110 340 75200 1.60934 1.88704 15.8732 101.325 120.767 120.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000128 2048 180 5460 76800 33.5425 14.2902 1301.48 412.53 1762.01 1762.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 0.000512 4096 230 1540 22400 6.61904 157.331 209.434 373.427 373.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1830 0.000256 4096 330 1200 71200 13.9807 388.688 420.52 823.232 823.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000512 1024 460 540 28000 2.33763 1.64624 21.7537 59.4335 85.27 85.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 3.2e-05 1024 440 2480 524800 54.7572 26.5897 1490.06 824.524 2396.13 2396.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 6.4e-05 4096 60 2480 293600 46.2181 55.695 2434.51 1675.58 4212.08 4212.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000512 2048 360 6040 31600 3.48054 314.86 157.065 475.456 475.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000128 1024 500 1000 128000 11.2499 6.81021 142.604 206.645 367.439 367.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 3.2e-05 2048 180 960 592000 84.3004 56.0084 1189.2 1674.55 3004.19 3004.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 0.000256 512 110 340 75200 1.60768 1.88752 11.3205 101.466 116.354 116.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000128 2048 180 5460 76800 33.4916 14.287 936.102 416.527 1400.57 1400.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 0.000512 4096 230 1540 22000 6.56474 110.723 208.404 325.737 325.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1830 0.000256 4096 330 1200 70800 13.9564 274.231 417.376 705.608 705.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000512 1024 460 540 27200 2.36339 1.64717 15.1924 59.401 78.7022 78.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 3.2e-05 1024 440 2472 540672 54.8609 26.8878 1570.06 837.766 2489.79 2489.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 940 6.4e-05 4096 60 2496 294464 46.2237 55.6314 2682.4 1676 4460.34 4460.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 0.000512 2048 360 6048 32000 3.48208 325.923 163.45 492.901 492.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000128 1024 500 1008 131328 11.338 6.82656 150.264 209.585 378.147 378.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1800 3.2e-05 2048 180 960 594944 84.6065 55.9944 2519.56 1676 4336.3 4336.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 0.000256 512 110 336 75776 1.60358 1.88896 11.5814 101.54 116.69 116.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.000128 2048 180 5472 79360 33.6964 14.3541 993.732 419.015 1460.97 1461.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 700 0.000512 4096 230 1560 22368 6.63408 231.928 209.551 448.159 448.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1830 0.000256 4096 330 1200 71488 13.9884 290.505 419.093 723.631 723.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1290 0.000512 1024 460 552 27904 2.36006 1.66317 29.4045 59.8124 93.3434 93.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 3.2e-05 1024 440 2472 540160 55.2156 27.3715 1661.68 838.566 2583.04 2583.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 6.4e-05 4096 60 2496 294400 46.4939 55.7322 2719.65 1677.41 4499.36 4499.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.000512 2048 360 6048 32000 3.49024 345.931 162.579 512.047 512.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000128 1024 500 1008 131200 11.4209 6.84442 159.237 209.797 387.433 387.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1800 3.2e-05 2048 180 960 594880 84.708 56.1156 1591.94 1677.81 3410.71 3410.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 0.000256 512 110 336 75760 1.61382 1.89395 12.1633 101.595 117.339 117.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000128 2048 180 5472 79360 33.8157 14.3613 1052.3 423.532 1524.18 1524.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 700 0.000512 4096 230 1560 22360 6.62554 234.898 209.757 451.327 451.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1830 0.000256 4096 330 1200 71480 13.9903 306.493 419.493 740.021 740.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000512 1024 460 552 27840 2.36554 1.66093 17.0405 59.437 80.6027 80.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 3.2e-05 1024 440 2472 539136 55.0411 26.9104 1637.74 836.543 2556.44 2556.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 6.4e-05 4096 60 2496 294336 46.2868 55.681 2678.6 1676.01 4456.65 4456.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000512 2048 360 6048 31968 3.47008 340.049 161.049 504.612 504.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000128 1024 500 1008 130944 11.3569 6.83933 156.776 209.292 384.398 384.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 3.2e-05 2048 180 960 594816 84.2124 56.0789 1305.86 1677.55 3123.84 3123.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 0.000256 512 110 336 75744 1.60563 1.89235 12.3597 101.539 117.472 117.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000128 2048 180 5472 79104 33.6766 14.466 1032.73 418.444 1499.48 1499.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 700 0.000512 4096 230 1560 22320 6.61754 238.787 209.413 454.865 454.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1830 0.000256 4096 330 1200 71472 13.99 301.914 419.158 735.106 735.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000512 1024 460 552 27840 2.3663 1.66858 16.926 59.6895 80.7505 80.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 3.2e-05 1024 440 2472 537600 55.1058 26.8731 1051.66 836.606 1970.45 1970.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 6.4e-05 4096 60 2496 294336 46.1844 55.6213 1724.21 1676.26 3502.35 3502.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.000512 2048 360 6048 31872 3.46522 217.918 160.461 381.888 381.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000128 1024 500 1008 130560 11.3594 6.83184 101.116 209.358 328.797 328.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1800 3.2e-05 2048 180 960 594432 84.1392 56.0004 1229.65 1675.19 3045.12 3045.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 0.000256 512 110 336 75648 1.60765 1.88611 8.08714 101.507 113.16 113.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000128 2048 180 5472 78336 33.5525 14.308 659.355 416.513 1123.89 1124.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 700 0.000512 4096 230 1560 22272 6.62099 239.135 209.415 455.214 455.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1830 0.000256 4096 330 1200 71424 13.9919 194.234 419.151 627.421 627.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000512 1024 460 552 27648 2.35344 1.66093 11.1169 59.1988 74.4309 74.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 3.2e-05 1024 440 2472 539392 55.0635 26.9432 1886.09 837.119 2805.43 2805.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 6.4e-05 4096 60 2496 294336 46.386 55.7348 3118.17 1677.72 4898.09 4898.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000512 2048 360 6048 31976 3.48278 394.978 157.057 555.563 555.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000128 1024 500 1008 130816 11.3899 6.84237 180.438 211.42 410.227 410.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 3.2e-05 2048 180 960 594496 84.2844 56.1196 1510.25 1676.46 3327.25 3327.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 0.000256 512 110 336 75712 1.61309 1.8943 14.4889 101.593 119.661 119.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000128 2048 180 5472 78848 33.7641 14.4343 1185.24 422.244 1655.84 1655.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 0.000512 4096 230 1560 22344 6.63216 143.452 209.729 359.859 359.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1830 0.000256 4096 330 1200 71456 13.9772 349.307 419.401 782.729 782.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000512 1024 460 552 27776 2.37261 1.66883 19.6275 59.0867 82.8559 82.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 3.2e-05 1024 440 2472 537600 55.1272 26.9148 1193.24 836.632 2112.11 2112.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 6.4e-05 4096 60 2496 294112 46.2438 55.7001 1970.43 1676.13 3748.59 3748.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000512 2048 360 6048 31920 3.4775 248.31 158.04 409.873 409.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000128 1024 500 1008 130816 11.3603 6.8385 115.095 209.38 342.809 342.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 3.2e-05 2048 180 960 594048 84.1287 56.0805 966.967 1676.83 2784.14 2784.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 0.000256 512 110 336 75488 1.60774 1.89178 9.16944 101.521 114.262 114.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000128 2048 180 5472 78848 33.686 14.3684 753.123 418.619 1219.96 1220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 700 0.000512 4096 230 1560 22288 6.62733 289.229 209.582 505.484 505.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1830 0.000256 4096 330 1200 71344 13.9766 220.779 418.816 653.616 653.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000512 1024 460 552 27328 2.34467 1.64416 12.5683 59.5063 76.1619 76.2636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 3.2e-05 1024 440 2472 540672 54.8263 26.8984 1748.57 838.414 2668.91 2669.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 6.4e-05 4096 60 2496 294272 46.2332 55.6156 3031.1 1676.71 4809.73 4809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000512 2048 360 6048 31936 3.47453 359.3 162.656 525.473 525.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000128 1024 500 1008 131072 11.3517 6.83325 173.643 209.774 401.735 401.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 3.2e-05 2048 180 960 594432 84.0867 55.996 1472.49 1676.69 3289.39 3289.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 0.000256 512 110 336 75648 1.60358 1.88438 13.8579 101.531 118.947 119.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000128 2048 180 5472 78848 33.6247 14.358 1094.21 418.032 1560.38 1560.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 0.000512 4096 230 1560 22336 6.62614 139.132 209.708 355.509 355.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1830 0.000256 4096 330 1200 71424 13.9932 339.079 419.221 772.338 772.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000512 1024 460 552 27904 2.35965 1.66877 19.2204 60.2685 83.617 83.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 3.2e-05 1024 440 2472 536576 54.9795 26.8348 1127.82 836.1 2045.93 2046.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 6.4e-05 4096 60 2496 294144 46.2335 55.6105 2018.59 1677.44 3797.95 3798.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000512 2048 360 6048 31872 3.4775 230.069 159.101 392.692 392.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000128 1024 500 1008 130048 11.3563 6.82957 114.43 209.225 341.969 342.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 3.2e-05 2048 180 960 593920 84.1238 55.9921 984.987 1677.2 2802.43 2802.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 0.000256 512 110 336 75520 1.60474 1.88826 9.27904 106.054 118.901 118.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000128 2048 180 5472 77824 33.7684 14.3452 693.577 418.305 1160.15 1160.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 0.000512 4096 230 1560 22272 6.6305 93.1718 209.754 309.597 309.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1830 0.000256 4096 330 1200 71296 13.9697 225.145 419.059 658.218 658.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000512 1024 460 552 27648 2.36432 1.67322 12.8795 61.1345 78.1543 78.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 3.2e-05 1024 440 2472 539136 55.27 26.9599 2007.33 838.093 2927.84 2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 6.4e-05 4096 60 2496 294336 46.3789 55.7344 3290.26 1676.86 5069.31 5069.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000512 2048 360 6048 31968 3.48125 417.749 161.283 582.556 582.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000128 1024 500 1008 131328 11.3802 7.12522 193.024 209.707 421.364 421.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 3.2e-05 2048 180 960 594432 84.3182 56.0763 1599.9 1675.92 3416.34 3416.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 0.000256 512 110 336 75744 1.61379 1.8944 15.0063 101.592 120.176 120.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000128 2048 180 5472 78336 33.7512 14.365 1257.63 417.713 1723.62 1723.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 0.000512 4096 230 1560 22320 6.61546 150.598 209.663 366.919 366.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1830 0.000256 4096 330 1200 71424 13.9777 370.219 419.272 803.514 803.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000512 1024 460 552 27648 2.36995 1.66502 20.7919 58.9783 83.9019 83.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 3.2e-05 1024 440 2472 534528 55.1414 26.8542 1394.4 834.634 2311.23 2311.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 6.4e-05 4096 60 2496 294048 46.23 55.681 2300.11 1675.59 4077.69 4077.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000512 2048 360 6048 31824 3.46755 292.77 161.032 457.316 457.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000128 1024 500 1008 130176 11.3406 6.83827 134.752 208.916 361.973 362.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 3.2e-05 2048 180 960 594432 84.0659 56.0653 1121.85 1675.33 2937.44 2937.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 0.000256 512 110 336 75456 1.60269 1.8856 10.4873 101.414 115.462 115.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000128 2048 180 5472 76032 33.7315 14.2885 856.827 414.584 1319.59 1319.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 0.000512 4096 230 1560 22176 6.6088 105.468 209.159 321.281 321.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1830 0.000256 4096 330 1200 71280 13.9756 259.811 418.651 692.482 692.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000512 1024 460 552 27072 2.35856 1.64694 14.4613 58.5851 77.1528 77.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 3.2e-05 1024 440 2472 540160 54.9641 26.9369 1909.62 837.825 2829.55 2829.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 6.4e-05 4096 60 2496 294240 46.2684 55.6938 3136.18 1675.55 4913.77 4913.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000512 2048 360 6048 31920 3.47546 396.81 157.946 558.275 558.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000128 1024 500 1008 131200 11.3588 6.84454 183.042 209.68 411.056 411.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 3.2e-05 2048 180 960 594560 84.1241 56.0456 1522.65 1675.38 3338.34 3338.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 0.000256 512 110 336 75520 1.60563 1.88867 14.2074 101.468 119.244 119.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000128 2048 180 5472 79360 33.6911 14.3813 1211.73 419.145 1679.12 1679.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 0.000512 4096 230 1560 22320 6.62323 142.808 209.545 359.021 359.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1830 0.000256 4096 330 1200 71440 13.9837 352.881 419.09 786.004 786.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000512 1024 460 552 27520 2.3519 1.64864 19.7509 58.9832 82.8347 82.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 3.2e-05 1024 440 2472 537600 55.038 26.8972 1359.77 838.638 2280.54 2280.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 6.4e-05 4096 60 2496 294080 46.1681 55.6114 2225.94 1677.44 4005.24 4005.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000512 2048 360 6048 31840 3.47453 284.166 158.069 445.755 445.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000128 1024 500 1008 129280 11.2982 6.81568 130.277 208.342 356.864 356.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 3.2e-05 2048 180 960 593920 83.9735 56.0245 1083.72 1677.02 2900.87 2900.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 0.000256 512 110 336 75200 1.60362 1.88608 10.2227 101.46 115.246 115.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000128 2048 180 5472 76800 33.3918 14.338 838.421 412.847 1299.16 1299.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 0.000512 4096 230 1560 22240 6.62733 102.572 209.743 318.993 319.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1830 0.000256 4096 330 1200 71360 13.9899 252.536 419.444 686.015 686.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000512 1024 460 552 26880 2.34496 1.64467 14.0902 59.5154 77.6941 77.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 3.2e-05 1024 440 2472 537600 55.0345 26.8761 2436.95 837.089 3356.15 3356.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 6.4e-05 4096 60 2496 294336 46.1515 55.6073 3986.11 1677.29 5765.24 5765.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000512 2048 360 6048 31872 3.47901 505.078 159.02 667.62 667.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000128 1024 500 1008 130560 11.3565 6.82829 233.728 209.484 461.527 461.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 3.2e-05 2048 180 960 594432 83.9385 56.1375 1942 1679.41 3761.61 3761.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 0.000256 512 110 336 75648 1.60749 1.8903 18.8816 101.545 123.997 124.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000128 2048 180 5472 78336 33.5171 14.3444 1523.01 416.748 1987.79 1987.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 0.000512 4096 230 1560 22272 6.62266 182.847 209.526 399.038 399.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1830 0.000256 4096 330 1200 71424 13.985 449.457 419.394 882.878 882.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000512 1024 460 552 27648 2.35354 1.6625 25.536 59.731 89.3835 89.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 3.2e-05 1024 440 2472 534528 54.8117 26.7489 1544.78 832.494 2459.03 2459.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 6.4e-05 4096 60 2496 294144 46.1836 55.636 2567.37 1675.52 4344.79 4344.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000512 2048 360 6048 31680 3.45955 320.09 159.652 483.246 483.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000128 1024 500 1008 129024 11.3703 6.95091 147.802 208.427 374.674 374.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 3.2e-05 2048 180 960 592896 84.0584 56.1099 1237.35 1674.85 3052.5 3052.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 0.000256 512 110 336 75264 1.60278 1.88093 12.2664 101.31 117.135 117.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000128 2048 180 5472 76800 33.4093 14.4425 959.329 412.593 1419.93 1420.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 0.000512 4096 230 1560 22080 6.59728 117.323 208.865 332.829 332.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1830 0.000256 4096 330 1200 71232 13.9878 290.765 418.768 723.567 723.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000512 1024 460 552 26880 2.35328 1.64509 16.1662 59.4406 79.702 79.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 3.2e-05 1024 440 2472 537600 55.2723 26.9701 2391.19 837.684 3311.32 3311.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 6.4e-05 4096 60 2496 294400 46.4681 55.7539 3935.93 1677.48 5715.71 5715.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000512 2048 360 6048 31900 3.47338 497.646 160.175 661.34 661.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000128 1024 500 1008 131200 11.4116 6.84931 230.95 209.633 458.976 459.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 3.2e-05 2048 180 960 594400 84.432 56.2301 1906.49 1692.78 3740.06 3740.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 0.000256 512 110 336 75600 1.61418 1.89238 18.8815 101.578 124.042 124.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000128 2048 180 5472 78400 33.7374 14.3954 1498.84 416.97 1964.1 1964.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 0.000512 4096 230 1560 22300 6.62381 180.339 209.723 396.731 396.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1830 0.000256 4096 330 1200 71400 13.987 443.965 419.33 877.329 877.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000512 1024 460 552 27600 2.36902 1.65763 25.0146 58.9109 88.0555 88.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 3.2e-05 1024 440 2472 531200 55.3607 26.8132 1598.77 832.814 2513.96 2514.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 6.4e-05 4096 60 2496 294000 46.3423 55.7117 2659.05 1674.45 4435.63 4435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000512 2048 360 6048 31800 3.47715 335.77 159.915 499.208 499.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000128 1024 500 1008 129600 11.3796 6.84301 154.513 208.637 381.502 381.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 3.2e-05 2048 180 960 593600 84.3457 56.1166 1292.79 1673.97 3107.35 3107.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 0.000256 512 110 336 75200 1.60496 1.88592 12.1977 101.337 117.097 117.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000128 2048 180 5472 76800 33.5408 14.4168 996.77 412.598 1457.49 1457.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 0.000512 4096 230 1560 22200 6.62547 122.35 209.546 338.567 338.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1830 0.000256 4096 330 1200 71200 13.9737 300.886 418.438 733.345 733.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000512 1024 460 552 27200 2.35184 1.64166 16.9161 59.4445 80.4536 80.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 3.2e-05 1024 440 2472 537600 55.1453 26.9098 2339.51 837.198 3258.96 3259.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 6.4e-05 4096 60 2496 294112 46.2459 55.6833 3866.92 1676.82 5645.76 5645.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000512 2048 360 6048 31920 3.47917 490.549 158.11 652.182 652.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000128 1024 500 1008 130816 11.3641 6.83622 226.332 209.524 454.19 454.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 3.2e-05 2048 180 960 594048 84.114 56.0269 1875.93 1677.27 3693.48 3693.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 0.000256 512 110 336 75488 1.60371 1.8903 18.1016 101.556 123.225 123.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000128 2048 180 5472 78848 33.6775 14.3667 1483.45 418.893 1950.56 1950.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 0.000512 4096 230 1560 22288 6.63965 177.369 212.816 396.868 396.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1830 0.000256 4096 330 1200 71344 13.9776 435.87 419.101 868.994 869.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000512 1024 460 552 27328 2.34573 1.64659 24.3357 58.4859 86.9179 87.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 3.2e-05 1024 440 2472 537600 55.0423 26.8841 1550.47 837.341 2469.94 2470.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 6.4e-05 4096 60 2496 293888 46.119 55.5974 2536.59 1677.4 4315.79 4315.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000512 2048 360 6048 31808 3.47667 321.245 158.104 482.868 482.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000128 1024 500 1008 130816 11.3554 6.8344 149.374 209.67 377.362 377.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 3.2e-05 2048 180 960 593152 83.9804 56.0269 1235.53 1674.4 3050.08 3050.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 0.000256 512 110 336 74816 1.59914 1.88378 11.5919 101.331 116.476 116.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000128 2048 180 5472 75264 33.7928 14.6249 935.764 414.379 1398.73 1398.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 0.000512 4096 230 1560 22176 6.62733 116.4 209.728 332.801 332.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1830 0.000256 4096 330 1200 71232 13.9858 287.178 419.099 720.307 720.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000512 1024 460 552 26880 2.36154 1.65069 15.9396 58.6498 78.6992 78.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 3.2e-05 1024 440 2472 537600 54.9217 26.8825 2287.73 834.538 3204.27 3204.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 6.4e-05 4096 60 2496 294240 46.3669 55.7294 3728.33 1675.42 5505.92 5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000512 2048 360 6048 31920 3.49181 473.367 158.039 634.943 635.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000128 1024 500 1008 130560 11.3528 6.84851 219.565 208.849 446.745 446.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 3.2e-05 2048 180 960 593280 84.3427 56.1284 1813.31 1673.77 3627.68 3627.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 0.000256 512 110 336 75600 1.61347 1.88902 17.3372 101.547 122.461 122.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000128 2048 180 5472 78720 33.709 14.3667 1432.61 417.662 1898.51 1898.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 0.000512 4096 230 1560 22200 6.61069 170.261 209.126 386.042 386.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1830 0.000256 4096 330 1200 71400 13.9837 421.463 419.235 854.727 854.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000512 1024 460 552 27840 2.3655 1.66298 24.0769 59.0018 87.2064 87.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 3.2e-05 1024 440 2472 537600 54.8523 26.8568 1475.67 834.4 2391.98 2392.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 6.4e-05 4096 60 2496 293760 46.2499 55.678 2401.16 1674.3 4177.46 4177.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000512 2048 360 6048 31680 3.46998 303.523 159.74 466.778 466.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000128 1024 500 1008 130560 11.3397 6.8417 141.828 208.955 369.093 369.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 3.2e-05 2048 180 960 593280 84.1451 56.0271 1170.32 1673.68 2984.3 2984.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 0.000256 512 110 336 75360 1.60563 1.88851 11.4021 101.462 116.432 116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000128 2048 180 5472 76800 33.456 14.2684 901.593 412.61 1362.09 1362.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 0.000512 4096 230 1560 22080 6.61434 108.888 209.067 324.614 324.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1830 0.000256 4096 330 1200 71280 13.9903 270.656 418.988 703.682 703.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000512 1024 460 552 26880 2.3545 1.64653 15.2683 58.51 77.8797 77.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 3.2e-05 1024 440 2472 536576 55.0108 26.8472 2181.98 835.099 3099.14 3099.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 6.4e-05 4096 60 2496 294144 46.2192 55.6078 3565.02 1675.75 5342.67 5342.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000512 2048 360 6048 31872 3.47504 452.259 161.084 616.865 616.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000128 1024 500 1008 130048 11.3656 6.83418 208.524 209.009 435.869 435.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 3.2e-05 2048 180 960 593920 84.0761 56.0497 1735.91 1676.46 3552.63 3552.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 0.000256 512 110 336 75520 1.60557 1.8865 16.4975 101.434 121.5 121.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000128 2048 180 5472 77824 33.7775 14.3327 1354.22 417.883 1820.38 1820.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 0.000512 4096 230 1560 22272 6.62554 163.209 209.535 379.415 379.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1830 0.000256 4096 330 1200 71296 13.9846 401.73 420.625 836.386 836.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000512 1024 460 552 27648 2.36979 1.67117 22.8037 58.9734 85.9179 86.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 3.2e-05 1024 440 2472 532480 55.3307 26.8426 1452.63 835.315 2370.31 2370.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 6.4e-05 4096 60 2496 293376 46.1947 55.6132 2403.17 1673.75 4178.8 4178.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000512 2048 360 6048 31744 3.47325 302.805 159.803 466.125 466.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000128 1024 500 1008 129024 11.4539 6.83325 139.15 209.194 366.755 366.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 3.2e-05 2048 180 960 593920 84.0992 55.981 1171.85 1675.83 2987.9 2988.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 0.000256 512 110 336 75264 1.6032 1.88621 11.4375 101.526 116.524 116.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000128 2048 180 5472 77824 33.8375 14.344 916.969 418.244 1383.56 1383.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 0.000512 4096 230 1560 22016 6.59456 109.737 208.862 325.237 325.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1830 0.000256 4096 330 1200 71168 13.9735 272.713 418.58 705.31 705.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000512 1024 460 552 26624 2.32448 1.61491 14.8534 58.8405 77.7347 77.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 3.2e-05 1024 440 2475 540672 54.824 26.8964 1779.18 838.461 2699.57 2699.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 940 6.4e-05 4096 60 2475 294464 46.1785 55.6089 3009.49 1677.7 4789.05 4789.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 0.000512 2048 360 6050 32000 3.48102 369.872 160.045 533.443 533.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000128 1024 500 1000 131328 11.3344 6.83085 171.004 209.762 399.066 399.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1800 3.2e-05 2048 180 975 594944 84.5751 56.0456 2765.96 1677.43 4584.15 4584.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 0.000256 512 110 350 75712 1.60547 1.88816 13.76 104.109 121.436 121.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.000128 2048 180 5475 79360 33.628 14.4302 1128.68 419.383 1596.29 1596.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 700 0.000512 4096 230 1550 22464 6.62173 258.968 209.666 475.302 475.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1830 0.000256 4096 330 1200 71488 13.9823 329.349 419.465 762.843 762.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1290 0.000512 1024 460 550 28672 2.33859 1.66483 33.3397 59.8678 97.312 97.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 3.2e-05 1024 440 2475 540160 55.1912 26.9681 1595.98 837.79 2516.14 2516.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 6.4e-05 4096 60 2475 294400 46.4529 55.7182 2597.83 1675.83 4375.92 4375.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.000512 2048 360 6050 32000 3.49392 334.391 162.252 500.186 500.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000128 1024 500 1000 131200 11.4078 6.84032 153.293 209.595 381.27 381.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1800 3.2e-05 2048 180 975 594880 84.6943 56.1562 1560.58 1677.64 3379.21 3379.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 0.000256 512 110 350 75680 1.61587 1.89251 12.166 101.548 117.295 117.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000128 2048 180 5475 79360 33.802 14.3794 1013.62 419.042 1481.01 1481.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 700 0.000512 4096 230 1550 22480 6.62035 223.052 209.621 439.338 439.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1830 0.000256 4096 330 1200 71480 13.9834 295.336 419.102 728.467 728.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000512 1024 460 550 28640 2.3409 1.66224 16.4946 59.9207 80.5198 80.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 3.2e-05 1024 440 2475 540160 55.0407 26.9334 1031.25 838.461 1951.89 1952.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 940 6.4e-05 4096 60 2475 294240 46.2829 55.6959 1780.73 1676.87 3559.66 3559.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 0.000512 2048 360 6050 31920 3.47926 213.889 163.312 380.728 380.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000128 1024 500 1000 131200 11.3728 6.84438 99.6303 209.807 327.787 327.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1800 3.2e-05 2048 180 975 594560 84.9779 56.1828 2414.58 1676.68 4232.55 4232.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 0.000256 512 110 350 75520 1.60912 1.88845 8.03613 101.514 113.124 113.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.000128 2048 180 5475 79360 33.6968 14.3432 653.634 419.454 1121.29 1121.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 700 0.000512 4096 230 1550 22400 6.61491 221.168 209.56 437.388 437.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1830 0.000256 4096 330 1200 71440 13.9891 190.231 419.403 623.668 623.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1290 0.000512 1024 460 550 28480 2.33738 1.6495 28.9272 59.1422 92.1575 92.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 3.2e-05 1024 440 2475 539136 55.03 26.9126 1695.91 837.035 2615.1 2615.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 6.4e-05 4096 60 2475 294336 46.2961 55.6806 2764.54 1676.97 4543.56 4543.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000512 2048 360 6050 31968 3.47667 352.418 158.853 514.792 514.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000128 1024 500 1000 130944 11.3531 6.84173 163.098 209.412 390.835 390.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 3.2e-05 2048 180 975 594816 84.2491 56.0576 1377.71 1676.87 3195.03 3195.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 0.000256 512 110 350 75648 1.60797 1.89062 13.2339 101.575 118.381 118.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000128 2048 180 5475 79104 33.6799 14.3729 1072.28 418.686 1539.19 1539.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 700 0.000512 4096 230 1550 22464 6.6247 242.5 209.73 458.898 458.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1830 0.000256 4096 330 1200 71472 13.9899 313.592 419.393 747.019 747.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000512 1024 460 550 28800 2.34378 1.6688 17.6799 59.9145 81.7065 81.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 3.2e-05 1024 440 2475 537600 55.0964 26.8739 1091.23 836.261 2009.66 2009.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 6.4e-05 4096 60 2475 294336 46.1498 55.6118 1783.05 1675.69 3560.58 3560.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.000512 2048 360 6050 31872 3.47648 226.898 158.261 388.68 388.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000128 1024 500 1000 130560 11.3579 6.83171 105.463 209.274 333.054 333.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1800 3.2e-05 2048 180 975 594432 84.1592 55.9886 1276.04 1674.59 3090.93 3091.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 0.000256 512 110 350 75456 1.60797 1.89805 8.55597 101.542 113.678 113.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000128 2048 180 5475 78336 33.5326 14.3202 687.697 416.351 1152.06 1152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 700 0.000512 4096 230 1550 22368 6.61709 240.454 209.266 456.382 456.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1830 0.000256 4096 330 1200 71424 13.9918 202.452 418.988 635.477 635.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000512 1024 460 550 28416 2.33946 1.66467 11.5272 59.0652 74.6944 74.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 3.2e-05 1024 440 2475 539392 55.0756 26.9327 1807.9 837.132 2727.24 2727.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 6.4e-05 4096 60 2475 294336 46.3863 55.7466 2975.29 1677.57 4755.07 4755.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000512 2048 360 6050 31976 3.47779 376.722 158.452 538.696 538.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000128 1024 500 1000 130816 11.3776 6.84954 173.743 210.929 403.027 403.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 3.2e-05 2048 180 975 594496 84.3175 56.1091 1476.04 1676.51 3293.12 3293.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 0.000256 512 110 350 75712 1.61296 1.89453 14.5313 101.599 119.709 119.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000128 2048 180 5475 78848 33.7761 14.5316 1149.82 422.902 1621.19 1621.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 0.000512 4096 230 1550 22456 6.62883 137.332 209.76 353.765 353.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1830 0.000256 4096 330 1200 71456 13.9832 337.514 419.401 770.942 771.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000512 1024 460 550 28672 2.35315 1.66912 19.1569 59.2103 82.4889 82.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 3.2e-05 1024 440 2475 537600 55.1191 26.9103 1144.6 837.197 2064.02 2064.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 6.4e-05 4096 60 2475 294112 46.2562 55.6766 1887.03 1677.07 3666.11 3666.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000512 2048 360 6050 31920 3.4816 238.995 160.239 402.759 402.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000128 1024 500 1000 130816 11.3602 6.83514 110.951 209.524 338.802 338.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 3.2e-05 2048 180 975 594048 84.096 56.0509 947.772 1677.9 2765.95 2766.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 0.000256 512 110 350 75488 1.60922 1.89504 9.17226 101.56 114.307 114.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000128 2048 180 5475 78848 33.6793 14.3866 723.467 418.903 1190.6 1190.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 700 0.000512 4096 230 1550 22400 6.62509 277.552 209.752 493.976 494.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1830 0.000256 4096 330 1200 71344 13.9809 212.533 419.11 645.67 645.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000512 1024 460 550 28224 2.3265 1.64454 12.1185 58.4934 74.6828 74.7889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 3.2e-05 1024 440 2475 540672 54.8065 26.9046 1844.84 838.566 2765.33 2765.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 6.4e-05 4096 60 2475 294272 46.23 55.6257 3086.79 1676.84 4865.57 4865.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000512 2048 360 6050 31936 3.47546 378.149 160.14 541.81 541.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000128 1024 500 1000 131072 11.3665 6.83331 181.839 209.796 409.967 410.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 3.2e-05 2048 180 975 594432 84.0555 56.2381 1540.26 1676.78 3357.47 3357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 0.000256 512 110 350 75520 1.60717 1.88822 14.722 101.525 119.819 119.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000128 2048 180 5475 78848 33.6145 14.3551 1157.14 418.067 1623.35 1623.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 0.000512 4096 230 1550 22400 6.61709 141.951 209.493 358.108 358.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1830 0.000256 4096 330 1200 71424 13.9835 348.529 419.267 781.828 781.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000512 1024 460 550 28672 2.34419 1.66995 19.8687 59.04 83.024 83.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 3.2e-05 1024 440 2475 536576 54.9925 26.841 1173.26 835.273 2090.56 2090.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 6.4e-05 4096 60 2475 294144 46.23 55.6073 2063.19 1676.07 3841.17 3841.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000512 2048 360 6050 31872 3.4775 238.677 161.116 403.315 403.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000128 1024 500 1000 130048 11.3574 6.83558 119.039 209.059 346.419 346.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 3.2e-05 2048 180 975 593920 84.1055 56.0986 1026.65 1675.92 2842.91 2843.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 0.000256 512 110 350 75264 1.60563 1.88512 9.96992 101.447 114.981 115.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000128 2048 180 5475 77824 33.7902 14.3329 721.55 418.006 1187.84 1187.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 0.000512 4096 230 1550 22272 6.60192 94.9301 209.013 310.588 310.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1830 0.000256 4096 330 1200 71296 13.9809 231.336 418.645 664.005 664.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000512 1024 460 550 28672 2.34746 1.67094 13.4882 61.09 78.6942 78.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 3.2e-05 1024 440 2475 539136 55.2241 26.9619 2007.08 837.467 2926.93 2927.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 6.4e-05 4096 60 2475 294336 46.3926 55.7337 3270.33 1675.65 5048.19 5048.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000512 2048 360 6050 31968 3.49184 418.752 158.052 580.34 580.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000128 1024 500 1000 130752 11.4047 6.83827 192.54 209.548 420.458 420.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 3.2e-05 2048 180 975 594432 84.3216 56.1021 1625.81 1674.65 3441.03 3441.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 0.000256 512 110 350 75600 1.61178 1.89274 15.6503 101.549 120.778 120.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000128 2048 180 5475 78336 33.7401 14.3559 1259.43 417.408 1725.1 1725.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 0.000512 4096 230 1550 22392 6.61904 150.055 209.32 366.038 366.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1830 0.000256 4096 330 1200 71424 13.9761 370.024 418.952 802.999 803.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000512 1024 460 550 28512 2.3504 1.6623 20.9744 61.1411 86.2246 86.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 3.2e-05 1024 440 2475 534528 55.1436 26.8595 1427.31 834.475 2343.99 2344.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 6.4e-05 4096 60 2475 294048 46.2125 55.6716 2331.21 1675.21 4108.38 4108.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000512 2048 360 6050 31824 3.47168 300.051 159.96 463.528 463.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000128 1024 500 1000 130176 11.3388 6.83443 138.466 208.873 365.648 365.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 3.2e-05 2048 180 975 594432 84.069 56.1439 1166.67 1674.89 2981.92 2982.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 0.000256 512 110 350 75168 1.60563 1.88854 11.2087 101.405 116.182 116.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000128 2048 180 5475 76032 33.7458 14.4863 878.436 414.507 1341.34 1341.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 0.000512 4096 230 1550 22320 6.61277 108.116 209.318 324.091 324.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1830 0.000256 4096 330 1200 71280 13.9805 265.533 418.574 698.132 698.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000512 1024 460 550 28224 2.33574 1.64458 15.063 59.6235 78.77 78.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 3.2e-05 1024 440 2475 540160 54.9693 26.939 1953.12 838.548 2873.79 2873.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 6.4e-05 4096 60 2475 294240 46.2498 55.7117 3176.02 1676.97 4955.03 4955.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000512 2048 360 6050 31920 3.47875 405.534 162.243 571.301 571.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000128 1024 500 1000 131200 11.3646 6.84077 188.206 209.833 416.373 416.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 3.2e-05 2048 180 975 594560 84.0241 56.0415 1578.98 1676.79 3395.97 3396.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 0.000256 512 110 350 75520 1.60736 1.88621 14.9996 101.517 120.081 120.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000128 2048 180 5475 79360 33.6843 14.3585 1238.97 419.497 1706.67 1706.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 0.000512 4096 230 1550 22400 6.6152 145.7 209.579 361.938 361.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1830 0.000256 4096 330 1200 71440 13.9932 359.508 419.449 792.998 793.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000512 1024 460 550 28480 2.3305 1.64925 20.4497 59.8343 84.3631 84.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 3.2e-05 1024 440 2475 537600 54.9998 27.0557 1364.64 838.063 2284.96 2285.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 6.4e-05 4096 60 2475 294080 46.1635 55.6341 2218.01 1676.28 3996.17 3996.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000512 2048 360 6050 31840 3.4775 285.245 159.059 447.827 447.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000128 1024 500 1000 129280 11.3123 6.8144 131.249 223.018 372.524 372.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 3.2e-05 2048 180 975 593920 84.0136 55.976 1106.76 1675.87 2922.76 2922.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 0.000256 512 110 350 75200 1.60333 1.88544 10.723 101.423 115.706 115.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000128 2048 180 5475 76800 33.3568 14.2582 842.259 412.561 1302.6 1302.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 0.000512 4096 230 1550 22240 6.60195 102.079 209.017 317.74 317.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1830 0.000256 4096 330 1200 71360 13.9846 253.41 419.157 686.596 686.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000512 1024 460 550 28160 2.32186 1.64605 14.3851 59.4757 77.927 78.0257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 3.2e-05 1024 440 2475 537600 55.0722 26.8805 2364.91 836.271 3283.33 3283.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 6.4e-05 4096 60 2475 294336 46.1431 55.6158 3866.9 1675.72 5644.45 5644.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000512 2048 360 6050 31872 3.47107 492.216 161.022 656.754 656.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000128 1024 500 1000 130560 11.3648 6.83418 228.322 209.412 456.061 456.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 3.2e-05 2048 180 975 594432 83.9445 55.9508 1920.16 1674.32 3734.51 3734.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 0.000256 512 110 350 75456 1.60221 1.88826 19.3718 101.493 124.427 124.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000128 2048 180 5475 78336 33.5046 14.3424 1483.54 416.342 1947.89 1948.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 0.000512 4096 230 1550 22368 6.61603 177.836 209.265 393.761 393.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1830 0.000256 4096 330 1200 71424 13.996 438.735 418.986 871.762 871.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000512 1024 460 550 28416 2.33754 1.6609 24.8824 58.8304 87.8103 87.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 3.2e-05 1024 440 2475 534528 54.8467 26.7505 1569.84 833.314 2484.95 2485.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 6.4e-05 4096 60 2475 294144 46.1996 55.6257 2589.19 1677.14 4368.23 4368.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000512 2048 360 6050 31680 3.46259 327.176 159.76 490.442 490.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000128 1024 500 1000 129024 11.3821 6.82835 150.801 208.627 377.768 377.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 3.2e-05 2048 180 975 592896 84.1083 55.9186 1282.73 1674.58 3097.46 3097.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 0.000256 512 110 350 74880 1.59946 1.88419 12.5101 101.352 117.417 117.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000128 2048 180 5475 76800 33.4107 14.3301 978.573 412.968 1439.44 1439.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 0.000512 4096 230 1550 22272 6.60922 119.443 209.523 335.62 335.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1830 0.000256 4096 330 1200 71232 13.9781 295.043 418.977 728.04 728.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000512 1024 460 550 27648 2.33293 1.64525 16.5366 59.4816 80.0971 80.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 3.2e-05 1024 440 2475 537600 55.276 26.964 2359.12 836.997 3278.56 3278.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 6.4e-05 4096 60 2475 294400 46.4651 55.7548 3887.57 1676.22 5666.09 5666.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000512 2048 360 6050 31900 3.4791 493.345 157.979 654.847 654.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000128 1024 500 1000 130400 11.4462 6.85142 227.811 209.452 455.691 455.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 3.2e-05 2048 180 975 594400 84.4497 56.2586 1922.21 1679.85 3742.9 3743.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 0.000256 512 110 350 75600 1.61587 1.89251 19.6677 101.533 124.782 124.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000128 2048 180 5475 78400 33.7326 14.4029 1487.74 416.622 1952.67 1952.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 0.000512 4096 230 1550 22400 6.62938 178.57 209.51 394.752 394.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1830 0.000256 4096 330 1200 71400 13.9837 440.564 418.984 873.583 873.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000512 1024 460 550 28400 2.34986 1.65936 24.8784 59.9164 88.9056 89.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 3.2e-05 1024 440 2475 531200 55.3974 26.817 1559.51 832.984 2474.91 2475.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 6.4e-05 4096 60 2475 294000 46.3237 55.7158 2599.01 1675.24 4376.37 4376.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000512 2048 360 6050 31800 3.4776 329.489 158.89 491.903 491.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000128 1024 500 1000 129600 11.3935 6.84614 151.776 208.557 378.704 378.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 3.2e-05 2048 180 975 593600 84.3709 56.0761 1285.88 1676.03 3102.49 3102.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 0.000256 512 110 350 75200 1.60621 1.88634 12.6178 101.338 117.525 117.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000128 2048 180 5475 76800 33.5615 14.3149 974.917 412.668 1435.63 1435.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 0.000512 4096 230 1550 22200 6.60122 118.836 212.88 338.363 338.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1830 0.000256 4096 330 1200 71200 13.9776 295.645 418.515 728.183 728.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000512 1024 460 550 28000 2.33875 1.64202 16.9187 59.4556 80.4556 80.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 3.2e-05 1024 440 2475 537600 55.15 26.9052 2296.8 836.513 3215.57 3215.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 6.4e-05 4096 60 2475 294112 46.2254 55.6686 3740.22 1675.65 5517.85 5517.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000512 2048 360 6050 31920 3.48048 479.018 156.979 639.523 639.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000128 1024 500 1000 130816 11.3521 7.16186 222.781 209.479 450.904 451.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 3.2e-05 2048 180 975 594048 84.0864 56.0374 1862.17 1678.27 3680.7 3680.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 0.000256 512 110 350 75488 1.60963 1.89165 18.2628 101.51 123.345 123.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000128 2048 180 5475 78848 33.6908 14.4348 1451.24 418.548 1918.08 1918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 0.000512 4096 230 1550 22400 6.62323 172.632 209.577 388.877 388.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1830 0.000256 4096 330 1200 71344 13.9792 424.952 418.753 857.728 857.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000512 1024 460 550 28224 2.32774 1.64134 23.9137 58.4443 86.4265 86.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 3.2e-05 1024 440 2475 537600 55.0611 26.8839 1509.2 836.666 2428.01 2428.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 6.4e-05 4096 60 2475 293888 46.1394 55.6032 2447.67 1676.02 4225.5 4225.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000512 2048 360 6050 31808 3.48067 312.449 158.021 473.995 474.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000128 1024 500 1000 130816 11.3572 6.83008 145.745 209.503 373.565 373.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 3.2e-05 2048 180 975 593152 83.9653 56.0258 1219.49 1673.04 3032.66 3032.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 0.000256 512 110 350 74816 1.59962 1.88464 11.73 101.286 116.574 116.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000128 2048 180 5475 75264 33.7866 14.3012 907.779 414.039 1370.07 1370.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 0.000512 4096 230 1550 22176 6.59709 112.157 208.976 327.773 327.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1830 0.000256 4096 330 1200 71232 13.9858 277.766 418.745 710.542 710.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000512 1024 460 550 27776 2.3432 1.64864 15.7678 58.5975 78.4578 78.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 3.2e-05 1024 440 2475 537600 54.9411 26.8859 2231.18 834.573 3147.78 3147.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 6.4e-05 4096 60 2475 294240 46.3755 55.7302 3621.59 1675.63 5399.41 5399.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000512 2048 360 6050 31920 3.49155 463.095 159.131 625.764 625.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000128 1024 500 1000 130560 11.3579 6.84006 214.809 208.875 442.016 442.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 3.2e-05 2048 180 975 593280 84.3278 56.049 1802.93 1674.04 3617.48 3617.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 0.000256 512 110 350 75600 1.61286 1.8903 17.6045 106.297 127.478 127.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000128 2048 180 5475 78720 33.7119 14.3907 1400.15 417.603 1866.03 1866.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 0.000512 4096 230 1550 22320 6.60829 166.071 209.222 381.946 382.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1830 0.000256 4096 330 1200 71400 13.9857 411.142 419.148 844.319 844.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000512 1024 460 550 28320 2.35872 1.66326 23.2489 59.0072 86.3807 86.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 3.2e-05 1024 440 2475 537600 54.823 26.8534 1474.63 834.596 2391.11 2391.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 6.4e-05 4096 60 2475 293760 46.2684 55.6786 2393.72 1674.69 4170.44 4170.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000512 2048 360 6050 31680 3.47002 307.249 157.774 468.539 468.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000128 1024 500 1000 130560 11.3323 6.83622 143.656 209.003 370.957 371.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 3.2e-05 2048 180 975 593280 84.1356 56.023 1195.93 1674.85 3011.08 3011.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 0.000256 512 110 350 75360 1.60355 1.88819 11.9365 101.468 116.97 117.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000128 2048 180 5475 76800 33.4412 14.2761 911.184 412.694 1371.76 1371.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 0.000512 4096 230 1550 22080 6.57248 109.762 208.538 324.917 324.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1830 0.000256 4096 330 1200 71280 13.9838 274.344 419.08 707.453 707.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000512 1024 460 550 27840 2.33376 1.64022 15.349 58.5233 77.9458 78.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 3.2e-05 1024 440 2475 536576 54.9661 26.8391 2122.23 835.941 3040.17 3040.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 6.4e-05 4096 60 2475 294144 46.2068 55.6367 3472.02 1677.42 5251.36 5251.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000512 2048 360 6050 31872 3.47901 441.836 158.047 603.408 603.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000128 1024 500 1000 130048 11.3562 6.83091 204.118 209.228 431.664 431.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 3.2e-05 2048 180 975 593920 84.0584 56.1296 1722.37 1680.36 3543.06 3543.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 0.000256 512 110 350 75264 1.60358 1.88739 17.2442 101.491 122.3 122.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000128 2048 180 5475 77824 33.76 14.3574 1323 418.591 1789.88 1790.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 0.000512 4096 230 1550 22272 6.59846 158.312 209.177 374.13 374.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1830 0.000256 4096 330 1200 71296 13.9838 392.952 419.016 825.996 826.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000512 1024 460 550 28672 2.3479 1.6727 22.746 59.1676 86.0367 86.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 3.2e-05 1024 440 2475 532480 55.3466 26.8748 1480.11 836.2 2398.73 2398.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 6.4e-05 4096 60 2475 293376 46.2275 55.6122 2457.6 1675.38 4234.9 4234.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000512 2048 360 6050 31744 3.47581 310.516 159.906 473.942 474.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000128 1024 500 1000 129024 11.4468 6.82858 142.352 209.392 370.152 370.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 3.2e-05 2048 180 975 593920 84.0419 55.9909 1218.12 1677.47 3035.75 3035.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 0.000256 512 110 350 75264 1.60358 1.89066 12.1448 101.574 117.285 117.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000128 2048 180 5475 77824 33.8385 14.3299 937.367 430.299 1416 1416.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 0.000512 4096 230 1550 22016 6.5617 112.496 208.486 327.589 327.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1830 0.000256 4096 330 1200 71168 13.9779 280.355 418.978 713.358 713.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000512 1024 460 550 27648 2.3081 1.61581 15.5597 57.8327 77.4171 77.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 3.2e-05 1024 440 2496 540672 54.8446 26.8923 1569.9 838.471 2490.31 2490.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 940 6.4e-05 4096 60 2496 294080 46.2133 55.5991 2660.63 1677.87 4440.39 4440.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 0.000512 2048 360 6048 32000 3.48157 324.553 164.883 492.962 493.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000128 1024 500 992 131584 11.3389 6.82979 148.078 209.764 376.139 376.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1800 3.2e-05 2048 180 960 594688 84.736 55.9987 2311.87 1679.03 4131.78 4131.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 0.000256 512 110 352 75840 1.60826 1.89158 11.6445 101.591 116.807 116.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.000128 2048 180 5472 78848 33.7052 14.3444 981.534 419.368 1449.13 1449.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 700 0.000512 4096 230 1568 22272 6.61709 218.165 209.675 434.499 434.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1830 0.000256 4096 330 1216 71392 13.9796 290.613 419.399 724.038 724.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1290 0.000512 1024 460 544 27520 2.36035 1.66426 26.9399 60.1882 91.2537 91.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 3.2e-05 1024 440 2496 540672 54.8436 26.8982 1009.29 837.717 1928.95 1929.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 940 6.4e-05 4096 60 2496 293888 46.2111 55.6188 1777.76 1675.39 3555.06 3555.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 0.000512 2048 360 6048 31936 3.47158 207.625 164.634 375.777 375.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 0.000128 1024 500 992 131584 11.352 6.82803 95.633 209.601 323.543 323.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1800 3.2e-05 2048 180 960 594432 84.8481 55.9837 2300.41 1675.35 4116.72 4116.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 0.000256 512 110 352 75648 1.6047 1.88662 7.6352 101.477 112.674 112.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 0.000128 2048 180 5472 77824 33.7802 14.3531 623.604 417.688 1089.59 1089.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 700 0.000512 4096 230 1568 22208 6.61094 220.023 209.306 435.983 436.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1830 0.000256 4096 330 1216 71360 13.9911 187.146 419.003 620.182 620.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1290 0.000512 1024 460 544 27392 2.37558 1.67117 26.7742 60.3071 91.2281 91.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 3.2e-05 1024 440 2496 540160 55.1333 27.0725 1603.18 838.381 2523.96 2524.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 6.4e-05 4096 60 2496 294000 46.4241 55.7306 2615.28 1677 4394.51 4394.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 0.000512 2048 360 6048 32000 3.48922 332.464 163.166 499.163 499.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000128 1024 500 992 131520 11.4126 6.84086 151.387 209.746 379.516 379.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1800 3.2e-05 2048 180 960 594880 84.6127 56.1293 1529.79 1677.34 3348.01 3348.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 0.000256 512 110 352 75840 1.61024 1.8929 12.1653 101.589 117.33 117.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000128 2048 180 5472 78720 33.9036 14.377 1000.82 419.343 1468.6 1468.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 700 0.000512 4096 230 1568 22280 6.62058 225.829 209.725 442.219 442.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1830 0.000256 4096 330 1216 71360 13.9788 296.994 419.228 730.241 730.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000512 1024 460 544 27520 2.36525 1.66106 16.2152 59.6048 79.9477 80.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 3.2e-05 1024 440 2496 540160 54.9925 26.9348 1031 837.805 1950.93 1951.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 6.4e-05 4096 60 2496 293920 46.2621 55.6908 1680.34 1675.56 3457.93 3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 0.000512 2048 360 6048 31920 3.47834 212.031 160.55 376.105 376.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000128 1024 500 992 131200 11.3756 6.84112 97.8574 209.64 325.845 325.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1800 3.2e-05 2048 180 960 594560 84.3413 56.1454 1181.87 1675.53 2998.02 2998.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 0.000256 512 110 352 75680 1.61091 1.89018 7.86621 101.47 112.909 112.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.000128 2048 180 5472 78080 33.9163 14.3635 640.321 419.138 1107.9 1108.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 700 0.000512 4096 230 1568 22240 6.62371 223.803 209.576 440.048 440.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1830 0.000256 4096 330 1216 71280 13.9678 190.896 418.7 623.609 623.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000512 1024 460 544 27200 2.36166 1.6512 10.5277 59.0306 73.6744 73.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 3.2e-05 1024 440 2496 539136 54.986 26.9108 1723.65 837.123 2642.87 2643.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 6.4e-05 4096 60 2496 293952 46.2438 55.6713 2833.69 1677.19 4612.87 4612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000512 2048 360 6048 31968 3.47341 358.332 161.556 523.404 523.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000128 1024 500 992 131328 11.331 6.84451 164.347 209.44 392.094 392.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 3.2e-05 2048 180 960 594432 84.2088 56.0538 1373.28 1678.6 3192.28 3192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 0.000256 512 110 352 75840 1.60739 1.88826 13.5087 101.583 118.657 118.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000128 2048 180 5472 78336 33.7664 14.3705 1080.22 418.738 1547.25 1547.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 0.000512 4096 230 1568 22272 6.62445 131.414 209.754 347.835 347.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1830 0.000256 4096 330 1216 71376 13.9705 322.162 419.405 755.58 755.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000512 1024 460 544 27648 2.36458 1.66874 17.6771 59.4045 81.2127 81.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 3.2e-05 1024 440 2496 537600 55.0353 26.8759 1108.56 837.274 2027.95 2028.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 6.4e-05 4096 60 2496 293952 46.1517 55.6073 1804.34 1677.58 3583.76 3583.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 0.000512 2048 360 6048 31872 3.46931 228.833 159.052 391.397 391.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000128 1024 500 992 131328 11.3198 6.83152 105.988 209.527 333.795 333.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1800 3.2e-05 2048 180 960 593664 84.005 55.9533 1007.81 1676.55 2824.45 2824.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 0.000256 512 110 352 75648 1.60394 1.88768 8.70266 101.55 113.817 113.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000128 2048 180 5472 76800 33.7621 14.3114 677.111 416.845 1142.19 1142.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 700 0.000512 4096 230 1568 22176 6.61398 261.566 209.516 477.741 477.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1830 0.000256 4096 330 1216 71328 13.9873 205.755 419.442 639.229 639.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000512 1024 460 544 27264 2.3631 1.66298 11.4725 58.8966 74.492 74.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 3.2e-05 1024 440 2496 539392 55.0165 26.9316 1710.18 837.141 2629.47 2629.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 6.4e-05 4096 60 2496 294000 46.4081 55.7156 2786.74 1677.14 4566.07 4566.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000512 2048 360 6048 31976 3.48038 352.465 159.651 515.638 515.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000128 1024 500 992 131264 11.3694 6.9632 161.676 209.45 389.589 389.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 3.2e-05 2048 180 960 594048 84.443 56.0903 1354.17 1676.49 3171.33 3171.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 0.000256 512 110 352 75824 1.61382 1.89216 12.901 101.599 118.077 118.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000128 2048 180 5472 78848 33.7625 14.3713 1067.35 418.762 1534.4 1534.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 0.000512 4096 230 1568 22232 6.6096 128.23 209.581 344.465 344.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1830 0.000256 4096 330 1216 71344 13.9755 316.017 419.288 749.323 749.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000512 1024 460 544 27552 2.37946 1.66406 17.5174 60.4537 82.1129 82.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 3.2e-05 1024 440 2496 537600 55.1403 26.9124 1087.38 836.401 2006.05 2006.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 6.4e-05 4096 60 2496 293888 46.2493 55.6791 1796.62 1675.22 3573.85 3573.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000512 2048 360 6048 31920 3.4816 224.84 158.04 386.405 386.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000128 1024 500 992 130816 11.3611 6.83654 103.22 209.324 330.871 330.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 3.2e-05 2048 180 960 594048 84.1687 56.135 876.121 1675.75 2692.31 2692.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 0.000256 512 110 352 75712 1.60592 1.8913 8.37232 101.506 113.448 113.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000128 2048 180 5472 78848 33.682 14.4323 683.439 418.5 1150.21 1150.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 0.000512 4096 230 1568 22176 6.61709 83.3418 209.379 299.381 299.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1830 0.000256 4096 330 1216 71232 13.9843 202.111 418.617 634.758 634.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000512 1024 460 544 26880 2.35725 1.64355 11.1994 58.4412 73.7402 73.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 3.2e-05 1024 440 2496 537600 55.2372 26.9425 892.692 837.207 1812.29 1812.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 6.4e-05 4096 60 2496 293664 46.3567 55.7494 1480.58 1676.56 3259.32 3259.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 0.000512 2048 360 6048 31752 3.46701 184.13 159.824 347.465 347.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000128 1024 500 992 130368 11.4243 6.84227 84.888 209.58 312.865 312.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1800 3.2e-05 2048 180 960 592704 84.5035 56.1577 1123.3 1674.84 2938.95 2939.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 0.000256 512 110 352 75600 1.616 1.89139 6.96746 101.59 112.14 112.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000128 2048 180 5472 77952 33.9626 14.3647 554.447 419.114 1022.05 1022.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 700 0.000512 4096 230 1568 22008 6.5945 224.199 208.962 439.801 439.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1830 0.000256 4096 330 1216 71232 13.9776 167.254 419.242 600.519 600.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000512 1024 460 544 26880 2.3511 1.62816 9.47565 58.34 71.8981 72.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 3.2e-05 1024 440 2496 540672 54.8219 26.9749 1679.36 838.607 2599.97 2600.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 6.4e-05 4096 60 2496 293888 46.2486 55.6199 2858.11 1677.08 4637.13 4637.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000512 2048 360 6048 31936 3.47712 340.564 160.588 504.674 504.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000128 1024 500 992 131584 11.3628 6.83059 163.137 209.828 391.29 391.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 3.2e-05 2048 180 960 594432 84.1492 55.9706 1384.15 1676.94 3201.35 3201.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 0.000256 512 110 352 75648 1.60896 1.8903 13.3173 101.526 118.416 118.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000128 2048 180 5472 77824 33.7932 14.3421 1024.86 418.129 1491.29 1491.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 0.000512 4096 230 1568 22208 6.61459 130.683 209.518 346.86 346.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1830 0.000256 4096 330 1216 71360 13.9884 320.475 419.453 753.96 754.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000512 1024 460 544 27392 2.37251 1.66906 17.8179 59.3491 81.3088 81.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 3.2e-05 1024 440 2496 536576 54.9913 26.8454 1075.29 835.195 1992.51 1992.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 6.4e-05 4096 60 2496 293888 46.2397 55.6135 1940.49 1675.92 3718.35 3718.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000512 2048 360 6048 31872 3.47574 217.584 157.939 379.042 379.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000128 1024 500 992 131072 11.3053 6.82598 109.22 209.041 336.527 336.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 3.2e-05 2048 180 960 593920 84.0849 56.0148 933.658 1676.93 2750.82 2750.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 0.000256 512 110 352 75520 1.60563 1.88538 9.07248 101.441 114.077 114.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000128 2048 180 5472 77824 33.7683 14.398 657.266 417.931 1123.52 1123.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 0.000512 4096 230 1568 22144 6.61245 89.1734 209.328 305.158 305.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1830 0.000256 4096 330 1216 71296 13.9894 217.329 419.072 650.436 650.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000512 1024 460 544 27136 2.38006 1.67341 11.9791 59.0602 75.1971 75.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 3.2e-05 1024 440 2496 534528 54.8511 26.7491 895.375 832.521 1809.7 1809.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 6.4e-05 4096 60 2496 293760 46.2324 55.6461 1602.14 1675.62 3379.71 3379.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000512 2048 360 6048 31680 3.46768 181.51 161.797 346.819 346.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000128 1024 500 992 130560 11.2911 6.83011 90.4555 208.438 317.144 317.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 3.2e-05 2048 180 960 592896 84.0874 56.0046 775.097 1674.75 2590.07 2590.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 0.000256 512 110 352 75264 1.60358 1.88477 7.48557 101.308 112.355 112.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000128 2048 180 5472 73728 33.9153 14.2909 523.27 412.592 984.231 984.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 700 0.000512 4096 230 1568 22080 6.6201 215.962 209.326 431.953 432.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1830 0.000256 4096 330 1216 71232 13.9858 180.386 419.134 613.55 613.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000512 1024 460 544 26880 2.35328 1.6425 10.2281 58.4628 72.7873 72.8917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 3.2e-05 1024 440 2496 539136 55.2053 26.9591 2470.68 838.049 3391.1 3391.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 6.4e-05 4096 60 2496 293904 46.3779 55.7343 3998.65 1676.85 5777.69 5777.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000512 2048 360 6048 31968 3.48576 508.121 160.224 671.875 671.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000128 1024 500 992 131328 11.3727 6.84525 232.533 209.691 460.573 460.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 3.2e-05 2048 180 960 593856 84.3646 56.2381 1942.04 1677.72 3760.5 3760.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 0.000256 512 110 352 75744 1.61046 1.89232 19.2162 101.587 124.381 124.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000128 2048 180 5472 78336 33.7456 14.3651 1528.31 417.694 1994.28 1994.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 0.000512 4096 230 1568 22248 6.62118 183.181 209.726 399.575 399.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1830 0.000256 4096 330 1216 71352 13.9751 455.311 419.335 888.671 888.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000512 1024 460 544 27360 2.37549 1.66198 25.0604 60.0275 89.2252 89.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 3.2e-05 1024 440 2496 534528 55.1569 26.8517 1542.45 834.497 2459.17 2459.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 6.4e-05 4096 60 2496 293760 46.1959 55.6698 2552.31 1675.27 4329.52 4329.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000512 2048 360 6048 31824 3.47136 318.447 160.962 482.923 482.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000128 1024 500 992 130176 11.3388 6.85334 145.944 208.88 373.147 373.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 3.2e-05 2048 180 960 593280 84.0974 56.1094 1222.35 1674.89 3037.59 3037.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 0.000256 512 110 352 75456 1.60723 1.88938 12.477 104.465 120.509 120.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000128 2048 180 5472 76032 33.7398 14.3531 948.708 414.517 1411.47 1411.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 0.000512 4096 230 1568 22176 6.62522 117.451 209.581 333.703 333.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1830 0.000256 4096 330 1216 71280 13.9846 292.971 419.06 726.06 726.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000512 1024 460 544 27072 2.35734 1.64659 16.0097 60.7626 80.88 80.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 3.2e-05 1024 440 2496 532224 55.5004 26.8844 1275.99 834.565 2193.14 2193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 6.4e-05 4096 60 2496 293328 46.3387 55.7261 2086.34 1674.05 3862.53 3862.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000512 2048 360 6048 31752 3.47114 263.785 158.737 426.037 426.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000128 1024 500 992 129600 11.4367 7.14714 121.215 208.981 348.911 349.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 3.2e-05 2048 180 960 592704 84.3321 56.1234 1008.82 1673.49 2822.9 2823.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 0.000256 512 110 352 75168 1.60973 1.88666 10.3035 101.462 115.333 115.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000128 2048 180 5472 76032 34.1705 14.3751 776.346 417.789 1242.84 1242.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 0.000512 4096 230 1568 22032 6.60141 95.9816 209.186 311.814 311.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1830 0.000256 4096 330 1216 71064 13.9695 237.367 418.268 669.649 669.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000512 1024 460 544 25920 2.35357 1.61142 12.7344 58.6858 75.4847 75.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 3.2e-05 1024 440 2496 540160 54.9562 26.9385 2296.55 838.44 3217.08 3217.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 6.4e-05 4096 60 2496 293920 46.248 55.7036 3765.37 1676.9 5544.31 5544.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000512 2048 360 6048 31920 3.4679 474.14 161.174 638.826 638.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000128 1024 500 992 131200 11.3611 6.8417 217.757 209.802 445.887 446.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 3.2e-05 2048 180 960 594560 84.0843 56.062 1813.68 1676.63 3630.59 3630.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 0.000256 512 110 352 75680 1.60915 1.8903 18.6414 101.511 123.725 123.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000128 2048 180 5472 78080 33.9002 14.4438 1423.72 419.461 1891.68 1891.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 0.000512 4096 230 1568 22240 6.62528 171.876 209.736 388.279 388.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1830 0.000256 4096 330 1216 71280 13.9783 427.188 419.004 860.218 860.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000512 1024 460 544 27200 2.35594 1.64454 23.2942 58.6943 86.0878 86.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 3.2e-05 1024 440 2496 537600 55.0128 26.9046 1528.89 838.73 2449.73 2449.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 6.4e-05 4096 60 2496 293760 46.1468 55.6017 2530.46 1677.61 4309.89 4309.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000512 2048 360 6048 31840 3.46976 318.089 160.225 481.829 481.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000128 1024 500 992 129280 11.2948 6.81779 143.675 208.238 370.154 370.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 3.2e-05 2048 180 960 593920 83.9427 56.2608 1216.5 1677.2 3034.03 3034.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 0.000256 512 110 352 75520 1.60227 1.88976 11.9699 104.243 119.776 119.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000128 2048 180 5472 74240 33.8164 14.3749 908.707 412.899 1369.96 1370.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 0.000512 4096 230 1568 22080 6.60688 115.833 209.351 331.836 331.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1830 0.000256 4096 330 1216 71200 13.9756 288.546 419.11 721.675 721.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000512 1024 460 544 26880 2.34746 1.64454 15.6623 59.44 79.1915 79.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 3.2e-05 1024 440 2496 537600 54.8557 26.8575 1284.58 834.601 2201.09 2201.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 6.4e-05 4096 60 2496 293280 46.2096 55.6732 2125.82 1674.72 3902.5 3902.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000512 2048 360 6048 31680 3.4664 264.38 157.599 425.488 425.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000128 1024 500 992 130560 11.3462 6.85248 121.857 209.003 349.188 349.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 3.2e-05 2048 180 960 593280 84.1014 56.0705 1015.55 1675.33 2831.2 2831.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 0.000256 512 110 352 75360 1.60643 1.88826 10.0347 101.468 115.07 115.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000128 2048 180 5472 72960 34.0165 14.2777 745.61 412.703 1206.76 1206.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 0.000512 4096 230 1568 22080 6.6193 96.8602 209.573 313.097 313.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1830 0.000256 4096 330 1216 71040 13.9715 240.585 418.272 672.872 672.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000512 1024 460 544 26880 2.36 1.64454 13.2431 59.2243 76.5737 76.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 3.2e-05 1024 440 2496 537600 55.0317 26.8741 2181.1 837.271 3100.48 3100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 6.4e-05 4096 60 2496 293952 46.1453 55.6134 3547.56 1677.59 5326.99 5327.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000512 2048 360 6048 31872 3.47341 448.444 162.196 614.158 614.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000128 1024 500 992 131328 11.3148 6.82637 207.089 209.523 434.885 435.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 3.2e-05 2048 180 960 593664 83.9956 56.066 1719.85 1680.51 3540.56 3540.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 0.000256 512 110 352 75648 1.60477 1.88816 16.6871 101.548 121.799 121.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000128 2048 180 5472 76800 33.7498 14.3781 1325.22 416.836 1790.34 1790.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 0.000512 4096 230 1568 22176 6.61504 162.091 212.374 381.124 381.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1830 0.000256 4096 330 1216 71328 13.984 402.932 419.452 836.413 836.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000512 1024 460 544 27264 2.35942 1.66422 22.2652 59.9076 86.2986 86.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 3.2e-05 1024 440 2496 534528 54.8494 26.7469 1401.91 832.628 2316.34 2316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 6.4e-05 4096 60 2496 293760 46.2459 55.6224 2295.03 1675.79 4072.77 4072.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000512 2048 360 6048 31680 3.45923 291.701 160.811 456.014 456.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000128 1024 500 992 130560 11.2989 6.82691 134.254 208.459 360.967 361.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 3.2e-05 2048 180 960 592896 84.1167 56.0293 1111.45 1673.25 2924.98 2925.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 0.000256 512 110 352 75264 1.5977 1.88419 11.0732 101.315 115.942 116.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000128 2048 180 5472 73728 33.9133 14.2827 826.91 412.75 1288.01 1288.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 0.000512 4096 230 1568 22080 6.61094 105.061 209.353 321.068 321.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1830 0.000256 4096 330 1216 71232 13.9817 262.404 419.126 695.554 695.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000512 1024 460 544 26880 2.35299 1.64454 14.7347 59.5185 78.3497 78.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 3.2e-05 1024 440 2496 525312 55.2131 26.5728 1201.76 828.496 2112.25 2112.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 6.4e-05 4096 60 2496 293760 46.1279 55.6021 1998.08 1676.01 3775.9 3775.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000512 2048 360 6048 31680 3.47213 251.51 159.947 414.976 415.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000128 1024 500 992 129024 11.2415 6.81558 115.21 207.526 340.921 341.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 3.2e-05 2048 180 960 592128 84.1122 56.0532 967.614 1676.77 2784.68 2784.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 0.000256 512 110 352 75456 1.60358 1.88922 9.35491 101.5 114.419 114.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000128 2048 180 5472 73728 33.5279 14.36 718.527 408.733 1175.3 1175.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 0.000512 4096 230 1568 21888 6.58845 90.3632 208.798 305.795 305.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1830 0.000256 4096 330 1216 71136 13.9849 227.823 419.057 660.909 660.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000512 1024 460 544 26496 2.34186 1.6207 12.3794 58.8564 75.2969 75.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 3.2e-05 1024 440 2496 537600 55.2778 26.964 2141.74 837.012 3061.21 3061.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 6.4e-05 4096 60 2496 294000 46.4552 55.7618 3504.82 1676.14 5283.25 5283.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000512 2048 360 6048 31900 3.4759 441.795 161.308 606.624 606.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000128 1024 500 992 131200 11.3947 6.85546 203.092 209.458 430.93 431.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 3.2e-05 2048 180 960 594400 84.4308 56.2422 1693.11 1675.88 3509.8 3509.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 0.000256 512 110 352 75800 1.6113 1.89187 16.9363 101.534 122.046 122.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000128 2048 180 5472 76800 33.9668 14.3626 1305.01 416.624 1770.12 1770.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 0.000512 4096 230 1568 22200 6.60851 159.844 209.47 375.967 376.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1830 0.000256 4096 330 1216 71300 13.9885 397.586 418.937 830.555 830.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000512 1024 460 544 27200 2.38035 1.65699 21.6665 59.9188 85.7244 85.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 3.2e-05 1024 440 2496 531200 55.3833 26.8111 1463.12 832.843 2378.36 2378.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 6.4e-05 4096 60 2496 293600 46.3606 55.7263 2443.25 1674.67 4220.08 4220.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000512 2048 360 6048 31800 3.46931 305.261 156.774 465.548 465.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000128 1024 500 992 129600 11.386 6.84179 139.027 208.518 365.902 366.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 3.2e-05 2048 180 960 593600 84.3619 56.1057 1176.53 1673.97 2991.11 2991.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 0.000256 512 110 352 75200 1.60512 1.88627 11.6122 101.336 116.511 116.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000128 2048 180 5472 73600 34.0257 14.3289 873.864 412.602 1334.98 1335.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 0.000512 4096 230 1568 22000 6.6007 111.176 209.924 327.744 327.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1830 0.000256 4096 330 1216 71200 13.9756 279.257 418.921 712.198 712.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000512 1024 460 544 26400 2.3697 1.63699 14.7307 59.5176 78.358 78.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 3.2e-05 1024 440 2496 537600 55.2767 26.9736 1240.03 837.383 2159.86 2160.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 6.4e-05 4096 60 2496 293400 46.4426 55.7546 2029.9 1675.29 3807.47 3807.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000512 2048 360 6048 31500 3.45293 252.731 156.905 413.132 413.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000128 1024 500 992 127200 11.3235 6.82016 114.744 206.545 339.564 339.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 3.2e-05 2048 180 960 592800 84.4179 56.1347 978.2 1674.5 2793.38 2793.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 0.000256 512 110 352 75000 1.61002 1.88621 9.55085 100.221 113.342 113.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000128 2048 180 5472 72000 34.399 14.3094 709.983 416.094 1174.95 1175.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 0.000512 4096 230 1568 21900 6.59203 91.7606 208.961 307.357 307.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1830 0.000256 4096 330 1216 71100 13.9827 229.906 418.981 662.913 662.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000512 1024 460 544 26400 2.37802 1.64253 12.6118 59.3881 76.1237 76.2245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 3.2e-05 1024 440 2496 537600 55.1267 26.907 2077.72 836.296 2996.24 2996.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 6.4e-05 4096 60 2496 293888 46.2342 55.6774 3427.73 1674.99 5204.71 5204.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000512 2048 360 6048 31920 3.4816 432.777 157.998 594.298 594.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000128 1024 500 992 130816 11.3524 7.27859 197.718 209.288 425.768 425.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 3.2e-05 2048 180 960 594048 84.1084 56.0401 1656.97 1676.67 3473.92 3474.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 0.000256 512 110 352 75712 1.60723 1.89165 16.1874 101.504 121.261 121.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000128 2048 180 5472 78848 33.6726 14.3524 1312.31 418.441 1778.93 1779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 0.000512 4096 230 1568 22176 6.616 156.537 209.349 372.544 372.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1830 0.000256 4096 330 1216 71232 13.9796 389.663 418.525 822.215 822.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000512 1024 460 544 26880 2.35366 1.644 21.204 59.4877 84.7912 84.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 3.2e-05 1024 440 2496 537600 55.0561 27.1176 1444.61 837.454 2364.44 2364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 6.4e-05 4096 60 2496 293888 46.1418 55.6113 2376.62 1677.6 4156.04 4156.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000512 2048 360 6048 31808 3.48899 298.109 162.322 463.962 464.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000128 1024 500 992 130816 11.3529 6.83712 136.734 209.698 364.748 364.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 3.2e-05 2048 180 960 593152 83.9335 55.9329 1149.21 1674.61 2963.81 2963.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 0.000256 512 110 352 75264 1.60045 1.88221 11.2554 101.329 116.135 116.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000128 2048 180 5472 75264 33.7979 14.3749 876.263 414.435 1339.03 1339.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 0.000512 4096 230 1568 21952 6.59088 108.544 208.998 324.176 324.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1830 0.000256 4096 330 1216 71008 13.9756 271.551 418.42 703.99 704.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000512 1024 460 544 26880 2.36106 1.65062 15.1508 60.7095 79.9674 80.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 3.2e-05 1024 440 2496 537600 55.179 26.9171 1198.13 837.571 2117.99 2118.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 6.4e-05 4096 60 2496 292992 46.2173 55.6624 1956.05 1675.75 3733.76 3733.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000512 2048 360 6048 31584 3.46931 245.162 157.028 405.704 405.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000128 1024 500 992 129024 11.5118 6.84496 112.446 209.841 340.779 340.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 3.2e-05 2048 180 960 591360 84.2817 56.0868 942.49 1674.95 2757.94 2758.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 0.000256 512 110 352 74592 1.60288 1.88144 9.15882 100.202 112.918 112.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000128 2048 180 5472 75264 34.3722 14.3995 718.006 419.537 1186.48 1186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 0.000512 4096 230 1568 21840 6.58944 88.3623 208.998 303.994 304.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1830 0.000256 4096 330 1216 70896 13.9817 221.603 418.511 654.151 654.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000512 1024 460 544 25536 2.33274 1.59744 11.7671 57.4013 73.2012 73.3019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 3.2e-05 1024 440 2496 537600 54.9617 26.8861 2020.48 835.242 2937.76 2937.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 6.4e-05 4096 60 2496 293760 46.3442 55.7322 3376.43 1676.93 5155.51 5155.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000512 2048 360 6048 31920 3.49242 423.281 161.307 588.124 588.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000128 1024 500 992 130560 11.3382 6.83888 191.674 209.04 419.019 419.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 3.2e-05 2048 180 960 593280 84.338 56.1541 1618.7 1678.61 3437.93 3438.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 0.000256 512 110 352 75600 1.61587 1.89437 16.0936 101.591 121.27 121.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000128 2048 180 5472 76800 34.046 14.3937 1249.81 417.927 1716.34 1716.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 0.000512 4096 230 1568 22200 6.61747 154.112 210.115 370.89 370.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1830 0.000256 4096 330 1216 71280 13.9772 384.915 419.317 818.253 818.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000512 1024 460 544 27360 2.37894 1.66502 21.0686 60.1021 85.3154 85.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 3.2e-05 1024 440 2496 537600 54.8388 26.8616 1459.06 834.606 2375.56 2375.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 6.4e-05 4096 60 2496 293280 46.207 55.6768 2373.8 1674.73 4150.49 4150.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000512 2048 360 6048 31680 3.46845 299.133 160.768 463.409 463.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000128 1024 500 992 130560 11.3446 6.84032 137.855 209.005 365.172 365.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 3.2e-05 2048 180 960 593280 84.1579 56.0729 1153.93 1674.11 2968.41 2968.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 0.000256 512 110 352 75360 1.60182 1.88874 11.1556 101.466 116.186 116.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000128 2048 180 5472 72960 34.0142 14.2897 847.243 412.805 1308.51 1308.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 0.000512 4096 230 1568 22080 6.62323 109.522 209.582 325.769 325.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1830 0.000256 4096 330 1216 71040 13.973 271.43 418.28 703.726 703.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000512 1024 460 544 26880 2.35667 1.64266 14.7995 59.4978 78.3985 78.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 3.2e-05 1024 440 2496 529920 55.7015 26.9025 1193.72 834.844 2111.38 2111.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 6.4e-05 4096 60 2496 293040 46.3608 55.7322 1995.03 1674.22 3771.43 3771.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000512 2048 360 6048 31680 3.48755 249.194 157.221 409.948 410.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000128 1024 500 992 129600 11.4635 6.85632 114.134 209.18 341.769 341.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 3.2e-05 2048 180 960 590400 84.287 56.0114 953.523 1669.49 2763.45 2763.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 0.000256 512 110 352 74880 1.61178 1.89686 9.38154 101.56 114.524 114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000128 2048 180 5472 74880 34.4117 14.3737 722.674 418.219 1189.84 1189.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 0.000512 4096 230 1568 21960 6.62778 90.1632 209.59 306.426 306.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1830 0.000256 4096 330 1216 70920 13.9772 225.303 418.416 657.741 657.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000512 1024 460 544 25920 2.31907 1.58995 12.3422 57.1379 73.4924 73.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 3.2e-05 1024 440 2496 536576 55.0171 26.839 2051.9 835.861 2969.82 2969.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 6.4e-05 4096 60 2496 293888 46.203 55.6073 3355.14 1677.51 5134.53 5134.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000512 2048 360 6048 31872 3.46778 424.12 161.184 588.819 588.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000128 1024 500 992 131072 11.3107 6.83261 195.172 209.205 422.65 422.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 3.2e-05 2048 180 960 593920 84.077 56.496 1626.63 1676.95 3444.29 3444.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 0.000256 512 110 352 75520 1.60234 1.8865 15.6121 101.48 120.655 120.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000128 2048 180 5472 77824 33.781 14.3321 1272.25 418.257 1738.78 1738.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 0.000512 4096 230 1568 22144 6.60685 153.204 209.496 369.351 369.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1830 0.000256 4096 330 1216 71296 13.9857 382.245 419.412 815.687 815.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000512 1024 460 544 27136 2.38374 1.67062 20.8601 60.1557 85.17 85.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 3.2e-05 1024 440 2496 532480 55.323 26.8472 1379.52 835.452 2297.35 2297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 6.4e-05 4096 60 2496 293376 46.2209 55.6196 2259.59 1674.04 4035.54 4035.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000512 2048 360 6048 31744 3.4793 287.158 158.892 449.573 449.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000128 1024 500 992 131072 11.3152 6.83126 133.156 209.226 360.659 360.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 3.2e-05 2048 180 960 593920 84.1036 55.9825 1100.24 1676.1 2916.56 2916.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 0.000256 512 110 352 75264 1.60592 1.88915 10.8032 101.53 115.901 115.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.000128 2048 180 5472 77824 33.8477 14.3401 861.957 418.547 1328.85 1328.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 0.000512 4096 230 1568 22016 6.6048 103.534 209.348 319.528 319.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1830 0.000256 4096 330 1216 71168 13.9856 258.847 419.11 691.988 692.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000512 1024 460 544 25600 2.34826 1.61792 13.8586 58.9208 76.8437 76.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 3.2e-05 1024 440 2496 528384 54.3628 26.4602 1226.02 824.563 2131.61 2131.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 6.4e-05 4096 60 2496 293376 46.2079 55.6046 2081.6 1674.45 3857.94 3858.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000512 2048 360 6048 31488 3.46349 259.244 157.737 420.49 420.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000128 1024 500 992 129024 11.2148 6.80496 118.833 206.628 343.611 343.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 3.2e-05 2048 180 960 592896 84.1149 55.9348 1000.16 1673.56 2813.9 2814.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 0.000256 512 110 352 75264 1.60182 1.89018 9.79699 101.435 114.796 114.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000128 2048 180 5472 73728 33.9759 14.3439 744.227 413.088 1205.8 1205.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 0.000512 4096 230 1568 21888 6.6103 95.0129 209.312 310.978 311.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1830 0.000256 4096 330 1216 71040 13.9797 238.334 419.047 671.406 671.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000512 1024 460 544 26112 2.37984 1.65414 12.9269 58.7156 75.777 75.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 3.2e-05 1024 440 2480 539648 54.9957 26.8988 1589.25 837.874 2509.23 2509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 940 6.4e-05 4096 60 2480 294080 46.1995 55.6195 2704.33 1676.38 4482.61 4482.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 0.000512 2048 360 6040 32032 3.48918 328.923 160.63 493.088 493.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000128 1024 500 1000 131072 11.347 6.82992 151.892 209.612 379.811 379.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1800 3.2e-05 2048 180 960 593408 84.8563 56.0696 2386.54 1677.95 4205.55 4205.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 0.000256 512 110 360 75776 1.60736 1.88826 12.5124 101.552 117.631 117.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.000128 2048 180 5480 78848 33.7252 14.3973 998.336 419.066 1465.7 1465.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 700 0.000512 4096 230 1560 22368 6.62842 224.725 209.581 440.978 441.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1830 0.000256 4096 330 1200 71488 13.9853 292.216 419.137 725.383 725.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1290 0.000512 1024 460 560 28032 2.34861 1.66355 27.9764 59.7815 91.8727 91.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 3.2e-05 1024 440 2480 538624 55.1061 26.895 1017.48 838.597 1938.29 1938.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 940 6.4e-05 4096 60 2480 293888 46.2381 55.6196 1811.93 1677.6 3591.46 3591.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 0.000512 2048 360 6040 32000 3.49389 211.005 162.342 376.885 376.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 0.000128 1024 500 1000 131072 11.3781 6.83347 98.1312 209.826 326.297 326.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1800 3.2e-05 2048 180 960 592896 84.9207 56.0246 2374.95 1678.76 4194.79 4194.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 0.000256 512 110 360 75648 1.60723 1.88598 8.03699 101.53 113.135 113.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 0.000128 2048 180 5480 77824 33.731 14.3749 634.168 418.13 1100.57 1100.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 700 0.000512 4096 230 1560 22336 6.63962 225.257 209.748 441.688 441.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1830 0.000256 4096 330 1200 71424 13.9919 187.187 423.276 624.499 624.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1290 0.000512 1024 460 560 27904 2.3616 1.66534 27.8954 59.1514 91.1749 91.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 3.2e-05 1024 440 2480 538880 55.1947 26.9588 1777.76 838.463 2698.58 2698.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 6.4e-05 4096 60 2480 294000 46.3905 55.7261 2954.49 1677.17 4733.85 4733.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.000512 2048 360 6040 32000 3.47901 376.036 161.616 541.175 541.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000128 1024 500 1000 130880 11.4174 6.84566 172.341 209.767 400.5 400.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1800 3.2e-05 2048 180 960 593600 84.4724 56.1275 1735.22 1677.52 3553.47 3553.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 0.000256 512 110 360 75760 1.60928 1.89418 14.2591 101.592 119.426 119.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000128 2048 180 5480 78720 33.8504 14.3773 1130.95 419.385 1598.72 1598.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 700 0.000512 4096 230 1560 22360 6.62118 260.156 209.72 476.542 476.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1830 0.000256 4096 330 1200 71480 13.9883 333.605 419.492 767.131 767.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000512 1024 460 560 28000 2.3593 1.6607 18.8131 59.1006 82.0351 82.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 3.2e-05 1024 440 2480 537600 55.1271 26.9373 1144.41 837.939 2064.62 2064.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 6.4e-05 4096 60 2480 293920 46.2356 55.6954 1865.33 1675.8 3643.14 3643.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.000512 2048 360 6040 31920 3.48144 237.226 158.987 399.737 399.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000128 1024 500 1000 130560 11.4093 6.84237 110.243 209.677 338.3 338.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1800 3.2e-05 2048 180 960 593280 84.2907 56.0947 1337.72 1675.61 3153.85 3153.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 0.000256 512 110 360 75520 1.60544 1.8903 9.15328 101.48 114.201 114.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000128 2048 180 5480 78080 33.9019 14.3842 714.423 422.711 1185.58 1185.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 700 0.000512 4096 230 1560 22320 6.62499 255.49 209.573 471.733 471.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1830 0.000256 4096 330 1200 71440 13.9858 211.216 419.149 644.394 644.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000512 1024 460 560 27840 2.34426 1.64912 12.1269 58.7391 74.96 75.0574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 3.2e-05 1024 440 2480 533760 55.3927 26.884 932.237 835.06 1849.77 1849.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 940 6.4e-05 4096 60 2480 293760 46.3429 55.7283 1676.16 1676.59 3454.9 3454.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 0.000512 2048 360 6040 31920 3.48403 194.524 160.346 358.4 358.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000128 1024 500 1000 129600 11.4161 6.84426 90.0243 208.989 317.402 317.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1800 3.2e-05 2048 180 960 592320 84.8313 56.0435 2665 1674.98 4481 4481.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 0.000256 512 110 360 75600 1.61722 1.89677 7.71949 101.59 112.9 112.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.000128 2048 180 5480 76800 34.0607 14.3647 576.157 417.835 1042.59 1042.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 700 0.000512 4096 230 1560 22200 6.61299 256.039 209.273 471.971 472.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1830 0.000256 4096 330 1200 71400 13.9899 173.18 419.397 606.61 606.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1290 0.000512 1024 460 560 27840 2.36886 1.66502 32.406 59.0394 95.5818 95.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 3.2e-05 1024 440 2480 537600 55.2151 26.9251 1660.82 837.028 2580.2 2580.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 6.4e-05 4096 60 2480 293952 46.2886 55.6911 2710.62 1676.98 4489.65 4489.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000512 2048 360 6040 32016 3.48915 344.738 157.973 506.245 506.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000128 1024 500 1000 130560 11.3724 6.84192 158.618 209.416 386.378 386.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 3.2e-05 2048 180 960 593280 84.3142 56.2053 1331.83 1676.99 3149.47 3149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 0.000256 512 110 360 75744 1.61142 1.88922 13.0055 101.578 118.161 118.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000128 2048 180 5480 78336 33.7745 14.3851 1040.85 421.78 1510.95 1511.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 0.000512 4096 230 1560 22320 6.62118 125.522 209.533 341.718 341.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1830 0.000256 4096 330 1200 71472 13.9919 306.182 419.408 739.625 739.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000512 1024 460 560 28032 2.35843 1.6656 17.4256 59.2741 80.8226 80.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 3.2e-05 1024 440 2480 537600 55.0524 27.1137 1083.89 837.193 2003.45 2003.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 6.4e-05 4096 60 2480 293952 46.1435 55.6057 1768.57 1677.43 3547.83 3547.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000512 2048 360 6040 31968 3.48611 224.828 157.522 385.883 385.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000128 1024 500 1000 130560 11.3656 7.43696 104.088 209.501 332.52 332.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 3.2e-05 2048 180 960 592896 84.1076 55.9637 868.616 1676.25 2685.07 2685.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 0.000256 512 110 360 75648 1.60538 1.88826 8.5512 101.546 113.66 113.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000128 2048 180 5480 76800 33.7795 14.3237 665.99 416.795 1131.05 1131.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 700 0.000512 4096 230 1560 22272 6.61709 221.772 209.553 437.987 438.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1830 0.000256 4096 330 1200 71424 13.9927 200.123 419.545 633.707 633.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000512 1024 460 560 27648 2.35418 1.66093 11.4812 58.8488 74.4441 74.5432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 3.2e-05 1024 440 2480 534528 55.1505 26.9249 888.966 835.199 1806.44 1806.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 6.4e-05 4096 60 2480 293760 46.2292 55.6741 1450.67 1676.65 3229.3 3229.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 0.000512 2048 360 6040 31824 3.46656 185.338 161.071 349.919 349.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000128 1024 500 1000 130176 11.339 6.82803 86.2173 209.059 313.575 313.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1800 3.2e-05 2048 180 960 592128 84.4095 56.1064 1106.22 1676.28 2923.15 2923.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 0.000256 512 110 360 75456 1.60973 1.88842 7.1625 101.451 112.185 112.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000128 2048 180 5480 76032 33.7477 14.3178 544.917 414.862 1008 1008.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 700 0.000512 4096 230 1560 22176 6.6089 220.434 209.303 436.388 436.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1830 0.000256 4096 330 1200 71280 13.9748 165.145 418.933 598.096 598.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000512 1024 460 560 27648 2.34659 1.64454 9.73478 59.6717 73.4969 73.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 3.2e-05 1024 440 2480 537600 55.2362 26.9545 2401.69 836.432 3320.51 3320.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 6.4e-05 4096 60 2480 294000 46.3852 55.7343 3881.42 1675.96 5659.58 5659.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000512 2048 360 6040 31976 3.48365 491.698 161.152 656.378 656.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000128 1024 500 1000 130816 11.3835 6.84083 230.701 209.274 458.327 458.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 3.2e-05 2048 180 960 593152 84.422 56.173 1914.92 1674.96 3730.61 3730.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 0.000256 512 110 360 75712 1.61382 1.89216 19.6445 101.547 124.769 124.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000128 2048 180 5480 78848 33.7484 14.3675 1495.83 418.395 1962.49 1962.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 0.000512 4096 230 1560 22344 6.63142 178.855 209.555 395.084 395.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1830 0.000256 4096 330 1200 71456 13.988 434.809 419.054 867.892 867.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000512 1024 460 560 28000 2.37162 1.67046 25.2279 61.1474 90.5169 90.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 3.2e-05 1024 440 2480 537600 55.1201 26.9069 1499.26 837.316 2418.81 2418.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 6.4e-05 4096 60 2480 293888 46.1881 55.679 2428.96 1677 4207.91 4207.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000512 2048 360 6040 31920 3.48371 307.934 159.097 470.56 470.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000128 1024 500 1000 130816 11.3637 6.84006 143.796 209.541 371.676 371.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 3.2e-05 2048 180 960 593152 84.2021 56.0983 1198.68 1676.7 3015.82 3015.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 0.000256 512 110 360 75488 1.61178 1.89226 12.1116 101.557 117.247 117.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000128 2048 180 5480 78848 33.6781 14.4244 942.81 418.942 1410.02 1410.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 0.000512 4096 230 1560 22288 6.62851 112.59 209.742 329.006 329.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1830 0.000256 4096 330 1200 71344 13.9762 275.707 419.146 708.875 708.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000512 1024 460 560 27328 2.35114 1.64426 15.5618 58.4971 78.157 78.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 3.2e-05 1024 440 2480 537600 55.2455 26.9416 1220.51 836.58 2139.47 2139.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 6.4e-05 4096 60 2480 293664 46.3585 55.7379 1979.7 1675.61 3757.49 3757.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000512 2048 360 6040 31752 3.46726 249.473 156.535 409.518 409.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000128 1024 500 1000 130368 11.4322 6.83958 117.12 209.424 344.947 345.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 3.2e-05 2048 180 960 591360 84.3662 56.0821 977.131 1674.54 2792.25 2792.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 0.000256 512 110 360 75600 1.61213 1.8977 9.94771 101.548 115.08 115.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000128 2048 180 5480 77952 33.9624 14.4004 754.69 418.697 1221.91 1222.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 700 0.000512 4096 230 1560 22176 6.61072 339.607 209.248 555.512 555.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1830 0.000256 4096 330 1200 71232 13.9858 223.298 418.512 655.841 655.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000512 1024 460 560 26880 2.35338 1.63059 12.4077 62.727 79.2167 79.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 3.2e-05 1024 440 2480 538624 55.0277 26.8964 2205.19 838.396 3125.71 3125.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 6.4e-05 4096 60 2480 293888 46.228 55.6029 3595.83 1676.67 5374.41 5374.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000512 2048 360 6040 32000 3.48973 453.038 160.272 616.846 616.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000128 1024 500 1000 131072 11.3688 6.83222 214.55 209.771 442.657 442.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 3.2e-05 2048 180 960 592896 84.1814 56.0595 1774.84 1676.51 3591.73 3591.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 0.000256 512 110 360 75648 1.60749 1.88826 18.4552 101.523 123.546 123.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000128 2048 180 5480 77824 33.7459 14.3503 1358.38 418.116 1824.76 1824.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 0.000512 4096 230 1560 22336 6.62682 165.226 209.696 381.596 381.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1830 0.000256 4096 330 1200 71424 13.9832 405.664 419.217 838.91 838.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000512 1024 460 560 27904 2.35888 1.66621 23.4254 62.9388 90.487 90.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 3.2e-05 1024 440 2480 536576 54.9864 26.8454 1352.24 835.243 2269.51 2269.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 6.4e-05 4096 60 2480 293888 46.1992 55.627 2316.38 1676.01 4094.3 4094.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000512 2048 360 6040 31872 3.47798 274.685 156.832 435.039 435.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000128 1024 500 1000 130048 11.352 6.83312 134.288 209.044 361.646 361.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 3.2e-05 2048 180 960 592896 84.1302 56.0452 1131.51 1675.69 2947.52 2947.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 0.000256 512 110 360 75520 1.60429 1.88896 11.7252 101.439 116.73 116.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000128 2048 180 5480 77824 33.7871 14.3499 829.14 421.601 1299.04 1299.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 0.000512 4096 230 1560 22272 6.62646 106.814 209.567 323.052 323.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1830 0.000256 4096 330 1200 71296 13.9715 259.148 418.624 691.786 691.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000512 1024 460 560 27648 2.3729 1.6712 14.9454 60.0354 79.1252 79.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 3.2e-05 1024 440 2480 534528 54.828 26.7457 1102.93 832.451 2017.16 2017.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 6.4e-05 4096 60 2480 293760 46.1967 55.6171 1871.71 1675.82 3649.41 3649.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000512 2048 360 6040 31872 3.49238 227.17 160.154 390.862 390.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000128 1024 500 1000 129024 11.3676 6.83158 108.138 208.413 334.879 335.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 3.2e-05 2048 180 960 591360 84.1184 55.9543 913.706 1674.72 2728.63 2728.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 0.000256 512 110 360 75264 1.60336 1.8863 9.27072 101.306 114.138 114.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000128 2048 180 5480 73728 33.9207 14.2725 647.851 412.568 1108.78 1108.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 0.000512 4096 230 1560 22080 6.5983 85.2357 208.853 300.729 300.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1830 0.000256 4096 330 1200 71232 13.9837 208.579 418.555 641.163 641.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000512 1024 460 560 26880 2.35379 1.64438 11.9509 59.1709 75.2221 75.3237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 3.2e-05 1024 440 2480 539136 55.2206 26.9578 2286.34 838.099 3206.82 3206.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 6.4e-05 4096 60 2480 293904 46.3792 55.7486 3686.56 1676.97 5465.74 5465.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000512 2048 360 6040 31968 3.47546 469.849 161.257 634.622 634.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000128 1024 500 1000 130752 11.4056 6.84442 218.695 209.703 446.776 446.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 3.2e-05 2048 180 960 592704 84.4331 56.1042 1811.02 1676.02 3627.71 3627.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 0.000256 512 110 360 75744 1.61235 1.8937 18.2894 101.593 123.461 123.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000128 2048 180 5480 78336 33.7292 14.3957 1419.5 417.724 1885.51 1885.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 0.000512 4096 230 1560 22320 6.61616 169.527 209.668 385.853 385.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1830 0.000256 4096 330 1200 71424 13.9858 417.635 419.272 850.938 850.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000512 1024 460 560 27936 2.36333 1.66093 23.8698 60.0694 88.063 88.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 3.2e-05 1024 440 2480 534528 55.1226 26.8606 1468.15 835.27 2385.6 2385.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 6.4e-05 4096 60 2480 293760 46.2316 55.671 2390.7 1676.82 4169.5 4169.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000512 2048 360 6040 31824 3.4721 303.54 156.842 463.899 463.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000128 1024 500 1000 130176 11.338 6.84032 141.168 209.072 368.549 368.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 3.2e-05 2048 180 960 592128 84.2942 56.3732 1174.1 1676.44 2991.35 2991.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 0.000256 512 110 360 75456 1.60317 1.8873 11.6597 101.459 116.68 116.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000128 2048 180 5480 76032 33.7295 14.3779 893.918 414.905 1357.09 1357.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 0.000512 4096 230 1560 22176 6.60915 109.699 209.314 325.666 325.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1830 0.000256 4096 330 1200 71280 13.9828 270.256 418.971 703.254 703.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000512 1024 460 560 27648 2.34611 1.64342 15.7491 58.624 78.4617 78.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 3.2e-05 1024 440 2480 532224 55.5014 26.8841 1283.88 834.595 2201.07 2201.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 6.4e-05 4096 60 2480 293328 46.3635 55.7343 2108.13 1674.09 3884.39 3884.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000512 2048 360 6040 31752 3.47546 267.311 155.565 426.394 426.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000128 1024 500 1000 129600 11.4219 7.07994 124.308 208.979 351.917 352.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 3.2e-05 2048 180 960 590976 84.5181 56.0466 1032.82 1673.55 2847.06 2847.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 0.000256 512 110 360 75168 1.61005 1.89235 10.2604 101.453 115.287 115.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000128 2048 180 5480 76032 34.1761 14.3675 788.451 417.777 1254.93 1255.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 0.000512 4096 230 1560 22032 6.58992 96.7281 208.738 312.1 312.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1830 0.000256 4096 330 1200 71280 13.9817 239.177 418.965 672.17 672.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000512 1024 460 560 26784 2.33875 1.61331 13.5731 57.9817 75.6062 75.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 3.2e-05 1024 440 2480 525312 55.1949 26.5728 1134.05 829.199 2045.2 2045.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 6.4e-05 4096 60 2480 293760 46.1384 55.5991 1888.36 1677.44 3667.62 3667.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000512 2048 360 6040 31680 3.47133 238.407 156.124 398.045 398.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000128 1024 500 1000 129024 11.2415 6.8144 110.763 207.7 336.647 336.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 3.2e-05 2048 180 960 592128 84.1083 56.0433 923.051 1676.74 2740.08 2740.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 0.000256 512 110 360 75456 1.60358 1.88944 9.20058 101.544 114.311 114.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000128 2048 180 5480 73728 33.5382 14.5112 683.668 409.076 1140.95 1141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 0.000512 4096 230 1560 21888 6.56413 85.3586 208.532 300.499 300.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1830 0.000256 4096 330 1200 71136 13.9755 212.318 418.931 645.268 645.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000512 1024 460 560 26496 2.34022 1.62774 12.1929 58.8798 75.1396 75.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 3.2e-05 1024 440 2480 537600 55.1384 26.9353 2126.18 837.854 3046.31 3046.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 6.4e-05 4096 60 2480 293920 46.2578 55.7139 3464.95 1675.61 5242.61 5242.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000512 2048 360 6040 31920 3.48102 439.676 161.064 604.268 604.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000128 1024 500 1000 130560 11.4155 6.84054 203.874 209.648 431.908 432.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 3.2e-05 2048 180 960 593280 84.2072 56.0324 1697.22 1675.43 3513.03 3513.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 0.000256 512 110 360 75520 1.60531 1.88829 17.1397 101.468 122.179 122.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000128 2048 180 5480 78080 33.905 14.3668 1324.18 419.147 1791.76 1791.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 0.000512 4096 230 1560 22320 6.63152 159.118 209.553 375.349 375.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1830 0.000256 4096 330 1200 71440 13.9919 391.117 419.11 824.264 824.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000512 1024 460 560 27840 2.34387 1.64864 22.2076 59.7852 86.0903 86.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 3.2e-05 1024 440 2480 537600 55.026 26.9046 1441.27 837.922 2361.32 2361.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 6.4e-05 4096 60 2480 293760 46.1067 55.6195 2356.97 1676.12 4134.9 4134.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000512 2048 360 6040 31840 3.47955 296.907 160.016 460.445 460.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000128 1024 500 1000 129280 11.3013 6.81578 137.134 208.031 363.413 363.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 3.2e-05 2048 180 960 592640 84.0664 56.0077 1149.19 1677.53 2966.93 2967.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 0.000256 512 110 360 75200 1.60154 1.88416 11.808 101.418 116.783 116.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000128 2048 180 5480 74240 33.8185 14.2761 855.831 412.484 1316.57 1316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 0.000512 4096 230 1560 22240 6.62714 107.846 209.545 324.061 324.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1830 0.000256 4096 330 1200 71360 13.9924 267.643 419.089 700.769 700.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000512 1024 460 560 27520 2.3313 1.64106 15.2916 58.414 77.7808 77.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 3.2e-05 1024 440 2480 529920 55.6014 26.8938 1196.94 835.303 2114.94 2115.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 6.4e-05 4096 60 2480 293280 46.2336 55.6825 1973.37 1676.13 3751.5 3751.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000512 2048 360 6040 31680 3.46522 249.055 156.626 409.189 409.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000128 1024 500 1000 128640 11.4553 6.83875 115.068 209.183 342.674 342.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 3.2e-05 2048 180 960 591360 84.2974 56.0946 962.782 1675.51 2778.82 2778.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 0.000256 512 110 360 75360 1.6079 1.89242 9.77782 101.511 114.864 114.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000128 2048 180 5480 72960 33.9932 14.5941 705.414 413.064 1167.23 1167.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 0.000512 4096 230 1560 22080 6.60854 89.6188 209.293 305.563 305.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1830 0.000256 4096 330 1200 71280 13.9873 222.538 419.453 656.021 656.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000512 1024 460 560 26880 2.35322 1.64566 13.0226 58.2926 75.4163 75.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 3.2e-05 1024 440 2480 532480 55.6023 26.9022 1159.64 838.936 2081.27 2081.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 6.4e-05 4096 60 2480 293120 46.2489 55.636 1984.83 1675.02 3761.81 3761.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000512 2048 360 6040 31680 3.4775 245.706 159.87 409.097 409.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000128 1024 500 1000 128000 11.2351 6.8017 112.274 206.731 337.173 337.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 3.2e-05 2048 180 960 591360 84.4312 56.0169 945.723 1677.67 2763.97 2764.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 0.000256 512 110 360 74880 1.60154 1.88464 9.4784 101.353 114.393 114.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000128 2048 180 5480 71680 34.3102 14.2895 683.893 413.32 1145.97 1146.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 0.000512 4096 230 1560 22080 6.62733 90.4446 209.752 306.866 306.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1830 0.000256 4096 330 1200 71040 13.9771 223.365 418.627 656.015 656.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000512 1024 460 560 26880 2.36026 1.64864 12.5733 59.3804 76.0653 76.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 3.2e-05 1024 440 2480 537600 55.0624 26.8752 1982.59 837.178 2901.91 2902.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 6.4e-05 4096 60 2480 293952 46.1356 55.6054 3307.23 1677.39 5086.44 5086.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000512 2048 360 6040 31968 3.48858 415.986 160.323 579.844 579.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000128 1024 500 1000 130560 11.3581 6.83222 190.64 209.498 418.464 418.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 3.2e-05 2048 180 960 592896 84.0531 56.0179 1600.26 1676.14 3416.6 3416.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 0.000256 512 110 360 75648 1.6039 1.88637 16.344 101.542 121.452 121.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000128 2048 180 5480 76800 33.7528 14.3486 1229.17 416.896 1694.34 1694.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 0.000512 4096 230 1560 22272 6.61299 150.526 209.547 366.73 366.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1830 0.000256 4096 330 1200 71424 13.9824 371.276 419.561 804.865 804.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000512 1024 460 560 27648 2.3551 1.65917 21.0676 59.0279 84.2121 84.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 3.2e-05 1024 440 2480 534528 54.8223 26.7548 1411.41 832.626 2325.81 2325.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 6.4e-05 4096 60 2480 293760 46.2089 55.6052 2319.92 1675.78 4097.59 4097.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000512 2048 360 6040 31872 3.48627 293.997 162.267 459.799 459.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000128 1024 500 1000 129024 11.3916 6.82803 134.969 208.458 361.775 361.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 3.2e-05 2048 180 960 591360 84.2449 55.9258 1135.91 1673.22 2949.43 2949.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 0.000256 512 110 360 75264 1.6032 1.88211 11.2017 101.315 116.075 116.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000128 2048 180 5480 73728 33.9137 14.3297 841.998 412.655 1303.06 1303.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 0.000512 4096 230 1560 22080 6.59747 106.437 208.951 322.028 322.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1830 0.000256 4096 330 1200 71232 13.9765 263.4 418.646 696.068 696.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000512 1024 460 560 26880 2.35459 1.64397 14.867 60.4961 79.4601 79.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 3.2e-05 1024 440 2480 525312 55.2154 26.5737 1151.3 829.305 2062.6 2062.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 6.4e-05 4096 60 2480 293760 46.1492 55.6093 1917.99 1677.63 3697.46 3697.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000512 2048 360 6040 31680 3.47136 243.042 157.523 404.081 404.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000128 1024 500 1000 129024 11.2534 6.83824 112.888 207.725 338.838 338.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 3.2e-05 2048 180 960 592128 84.1626 55.9889 938.402 1676.97 2755.66 2755.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 0.000256 512 110 360 75456 1.60416 1.89114 9.36387 101.551 114.482 114.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000128 2048 180 5480 73728 33.5398 14.2008 695.474 409.119 1152.5 1152.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 0.000512 4096 230 1560 21888 6.56973 86.9188 208.547 302.085 302.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1830 0.000256 4096 330 1200 71136 13.9814 216.629 418.976 649.637 649.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000512 1024 460 560 26496 2.34054 1.62272 12.3665 58.0466 74.4814 74.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 3.2e-05 1024 440 2480 528384 54.4046 26.4602 1087.68 825.206 1993.96 1994.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 6.4e-05 4096 60 2480 293376 46.2296 55.6031 1791.94 1675.87 3569.72 3569.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000512 2048 360 6040 31488 3.46726 225.944 158.591 388.046 388.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000128 1024 500 1000 125952 11.3622 6.79795 103.378 206.788 328.456 328.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 3.2e-05 2048 180 960 589824 84.5008 56.2197 876.766 1674.92 2692.54 2692.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 0.000256 512 110 360 75264 1.60768 1.89258 8.75539 101.484 113.815 113.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000128 2048 180 5480 73728 33.9525 14.2608 650.421 413.431 1112.23 1112.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 0.000512 4096 230 1560 21888 6.60195 81.4836 209.039 297.168 297.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1830 0.000256 4096 330 1200 71040 13.9816 202.443 418.925 635.398 635.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000512 1024 460 560 26112 2.38182 1.65478 11.3482 58.4092 73.8928 73.9926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 3.2e-05 1024 440 2480 537600 55.2575 26.9619 2081.25 837.711 3001.38 3001.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 6.4e-05 4096 60 2480 294000 46.4753 55.7591 3392.2 1677.61 5172.11 5172.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000512 2048 360 6040 31900 3.47955 430.719 161.209 595.451 595.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000128 1024 500 1000 130400 11.4552 6.85114 199.947 209.639 428.026 428.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 3.2e-05 2048 180 960 592800 84.5878 56.2131 1664.57 1677.33 3482.83 3482.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 0.000256 512 110 360 75600 1.612 1.89235 16.5238 101.579 121.683 121.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000128 2048 180 5480 76800 33.9602 14.3677 1276.47 416.975 1741.93 1742.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 0.000512 4096 230 1560 22300 6.63034 155.778 209.723 372.178 372.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1830 0.000256 4096 330 1200 71400 13.9848 383.003 419.338 816.37 816.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000512 1024 460 560 27600 2.37213 1.65894 21.8553 59.9676 85.9511 86.0513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 3.2e-05 1024 440 2480 531200 55.4001 26.8675 1400.05 832.983 2315.5 2315.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 6.4e-05 4096 60 2480 293600 46.388 55.7261 2293.75 1674.78 4070.72 4070.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000512 2048 360 6040 31800 3.4767 292.279 157.866 453.667 453.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000128 1024 500 1000 129600 11.3926 6.8423 135.752 208.56 362.677 362.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 3.2e-05 2048 180 960 592000 84.4024 56.0616 1128.51 1675.98 2945.1 2945.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 0.000256 512 110 360 75200 1.60634 1.89158 11.2116 101.34 116.123 116.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000128 2048 180 5480 73600 34.0361 14.2847 832.665 412.672 1293.82 1293.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 0.000512 4096 230 1560 22200 6.62902 105.45 209.586 321.708 321.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1830 0.000256 4096 330 1200 71200 13.982 260.177 418.511 692.714 692.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000512 1024 460 560 27200 2.36109 1.63894 14.5608 58.3977 77.0578 77.1584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 3.2e-05 1024 440 2480 537600 55.2425 26.9748 1226.09 837.986 2146.5 2146.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 6.4e-05 4096 60 2480 293400 46.4507 55.7725 2058.59 1676.46 3837.35 3837.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000512 2048 360 6040 31500 3.46285 252.57 159.756 415.833 415.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000128 1024 500 1000 127200 11.3299 6.82291 115.778 206.698 340.758 340.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 3.2e-05 2048 180 960 590400 84.8217 56.104 980.366 1676.37 2797.79 2797.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 0.000256 512 110 360 75000 1.61226 1.8863 9.89472 100.259 113.724 113.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000128 2048 180 5480 72000 34.379 14.2971 709.968 413.22 1172.03 1172.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 0.000512 4096 230 1560 21900 6.56384 92.2235 208.654 307.486 307.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1830 0.000256 4096 330 1200 71100 13.9766 231.075 418.809 663.905 663.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000512 1024 460 560 26400 2.37702 1.648 12.7938 58.3877 75.3058 75.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 3.2e-05 1024 440 2480 524800 54.7979 27.2564 1102.14 825.219 2009.62 2009.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 6.4e-05 4096 60 2480 293600 46.2388 55.6939 1834.36 1676.97 3613.34 3613.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000512 2048 360 6040 31600 3.47459 231.43 159.406 394.355 394.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000128 1024 500 1000 128000 11.2442 6.80685 107.173 206.816 332.172 332.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 3.2e-05 2048 180 960 592000 84.231 56.066 901.021 1676.01 2717.46 2717.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 0.000256 512 110 360 75200 1.60768 1.8903 9.0519 102.146 114.768 114.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000128 2048 180 5480 70400 34.5597 14.2753 636.184 413.485 1098.67 1098.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 0.000512 4096 230 1560 22000 6.6271 84.2096 209.727 300.609 300.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1830 0.000256 4096 330 1200 70800 13.9551 206.902 417.715 638.618 638.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000512 1024 460 560 27200 2.36218 1.64659 12.2843 58.4212 74.8142 74.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 3.2e-05 1024 440 2496 538624 55.0402 26.8964 1713.07 837.765 2632.97 2633.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 940 6.4e-05 4096 60 2496 294080 46.1571 55.621 2935.96 1676.62 4714.45 4714.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 0.000512 2048 360 6048 32000 3.48189 355.929 158.349 517.804 517.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000128 1024 500 1008 131328 11.3377 6.83021 163.807 209.587 391.69 391.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1800 3.2e-05 2048 180 960 592384 84.626 55.9998 2514.28 1675.94 4330.98 4331.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 0.000256 512 110 336 75776 1.60358 1.89053 13.0578 101.538 118.163 118.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.000128 2048 180 5472 79360 33.6036 14.3484 1083.19 419.015 1550.32 1550.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 700 0.000512 4096 230 1584 22112 6.62554 265.443 209.55 481.663 481.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1830 0.000256 4096 330 1200 71488 13.9866 315.073 419.088 748.191 748.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1290 0.000512 1024 460 576 26624 2.38026 1.66502 21.3884 59.3866 84.919 85.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 3.2e-05 1024 440 2496 538624 55.0134 26.8991 1107.26 838.415 2027.79 2027.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 940 6.4e-05 4096 60 2496 293888 46.2211 55.6224 1953.24 1676.73 3731.9 3731.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 0.000512 2048 360 6048 31936 3.47898 228.17 157.803 389.496 389.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000128 1024 500 1008 131072 11.3621 6.8337 106.273 209.783 334.38 334.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1800 3.2e-05 2048 180 960 591872 84.9472 55.992 2493.3 1678.44 4312.82 4312.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 0.000256 512 110 336 75648 1.60634 1.88774 8.4361 101.521 113.524 113.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.000128 2048 180 5472 78848 33.6098 14.3399 689.442 418.041 1155.6 1155.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 700 0.000512 4096 230 1584 22080 6.62448 265.669 209.707 482.044 482.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1830 0.000256 4096 330 1200 71424 13.9786 202.392 419.227 635.641 635.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1290 0.000512 1024 460 576 26624 2.38416 1.6679 31.154 59.013 94.3203 94.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 3.2e-05 1024 440 2496 537600 55.0003 26.8739 912.561 836.478 1831.11 1831.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 940 6.4e-05 4096 60 2496 293952 46.222 55.5958 5659.57 1676 7437.47 7437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 0.000512 2048 360 6048 31872 3.46992 188.429 159.718 351.662 351.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 0.000128 1024 500 1008 130560 11.3486 6.83018 87.2952 209.322 314.925 315.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1800 3.2e-05 2048 180 960 591360 84.7548 56.064 2505.95 1678.06 4324.97 4325.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 0.000256 512 110 336 75648 1.60976 1.88851 6.90429 101.501 111.975 112.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 0.000128 2048 180 5472 78336 33.52 14.3547 567.896 416.53 1032.47 1032.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 700 0.000512 4096 230 1584 21984 6.61386 262.505 211.361 480.527 480.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1830 0.000256 4096 330 1200 71424 13.984 167.861 428.319 610.209 610.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1290 0.000512 1024 460 576 26496 2.37715 1.66093 31.1905 58.8434 94.174 94.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 3.2e-05 1024 440 2496 538880 55.2207 26.964 1667.44 838.394 2588.22 2588.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 6.4e-05 4096 60 2496 294000 46.381 55.7199 2713.32 1677.05 4492.55 4492.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 0.000512 2048 360 6048 32000 3.48979 343.716 159.65 506.9 506.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000128 1024 500 1008 131200 11.394 6.84445 158.783 209.754 386.902 387.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1800 3.2e-05 2048 180 960 592320 84.6436 56.1478 1410.52 1680.64 3232.09 3232.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 0.000256 512 110 336 75760 1.6128 1.89117 12.2552 101.596 117.427 117.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000128 2048 180 5472 79360 33.7502 14.3714 1046.85 419.36 1514.49 1514.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 700 0.000512 4096 230 1584 22080 6.61946 220.899 209.573 437.136 437.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1830 0.000256 4096 330 1200 71480 13.9897 305.237 421.628 740.901 740.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000512 1024 460 576 26560 2.38509 1.6623 17.5165 60.3979 82.0585 82.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 3.2e-05 1024 440 2496 537600 55.1052 26.9378 1087.03 838.454 2007.72 2007.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 6.4e-05 4096 60 2496 293920 46.2295 55.6944 1773.64 1676.83 3552.47 3552.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 0.000512 2048 360 6048 31920 3.47546 224.747 160.122 388.387 388.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000128 1024 500 1008 131200 11.3624 6.84237 104.441 209.806 332.583 332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1800 3.2e-05 2048 180 960 592000 84.5393 56.1476 1222.21 1676.77 3039.8 3039.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 0.000256 512 110 336 75520 1.60787 1.88957 8.11213 101.509 113.19 113.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000128 2048 180 5472 79360 33.6703 14.3524 685.232 419.464 1152.87 1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 700 0.000512 4096 230 1584 22000 6.61325 223.593 209.36 439.608 439.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1830 0.000256 4096 330 1200 71440 13.9861 200.084 419.414 633.531 633.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000512 1024 460 576 26240 2.37779 1.65069 11.5205 59.8291 75.4746 75.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 3.2e-05 1024 440 2496 533760 55.3594 26.8752 887.1 835.064 1804.59 1804.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 6.4e-05 4096 60 2496 293760 46.3647 55.745 1447.03 1676.6 3225.81 3225.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 0.000512 2048 360 6048 31920 3.48826 184.562 158.116 346.209 346.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000128 1024 500 1008 130560 11.3544 6.84032 85.7307 208.992 313.047 313.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1800 3.2e-05 2048 180 960 591360 84.7378 56.1108 1080.67 1675.01 2896.66 2896.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 0.000256 512 110 336 75600 1.61382 1.89187 6.78854 101.59 111.956 112.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.000128 2048 180 5472 78720 33.6961 14.3771 558.179 417.976 1024.38 1024.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 700 0.000512 4096 230 1584 21960 6.61587 222.817 209.363 438.841 438.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1830 0.000256 4096 330 1200 71400 13.9889 164.088 419.399 597.517 597.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000512 1024 460 576 26400 2.39571 1.66502 9.7727 59.0399 72.9728 73.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 3.2e-05 1024 440 2496 537600 55.1076 26.9129 2349.01 836.522 3267.75 3267.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 6.4e-05 4096 60 2496 293952 46.2657 55.7047 3752.82 1676.05 5530.92 5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000512 2048 360 6048 31968 3.47664 478.71 158.008 640.239 640.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000128 1024 500 1008 130944 11.3406 6.83827 224.494 209.289 452.091 452.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 3.2e-05 2048 180 960 592128 84.3315 56.1684 1842.51 1675.97 3659.11 3659.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 0.000256 512 110 336 75744 1.60928 1.89206 18.1849 101.537 123.294 123.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000128 2048 180 5472 79104 33.6519 14.3578 1452.88 418.533 1919.59 1919.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 0.000512 4096 230 1584 22080 6.61408 173.877 209.491 390.025 390.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1830 0.000256 4096 330 1200 71472 13.9887 421.036 419.283 854.353 854.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000512 1024 460 576 26688 2.38829 1.66851 24.8629 58.8598 87.8811 87.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 3.2e-05 1024 440 2496 537600 55.035 26.881 1465.85 836.382 2384.35 2384.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 6.4e-05 4096 60 2496 293952 46.1397 55.6095 2366.87 1675.8 4144.5 4144.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000512 2048 360 6048 31872 3.4775 299.219 159.939 462.682 462.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000128 1024 500 1008 130560 11.3605 6.82803 138.881 209.973 367.175 367.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 3.2e-05 2048 180 960 591360 84.3248 56.1111 1154.82 1674.53 2969.92 2970.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 0.000256 512 110 336 75648 1.60525 1.88973 11.1858 101.499 116.253 116.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000128 2048 180 5472 78336 33.5106 14.4197 906.962 416.406 1371.46 1371.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 700 0.000512 4096 230 1584 21984 6.61971 322.929 209.187 538.779 538.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1830 0.000256 4096 330 1200 71424 13.984 267.579 419.048 700.654 700.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000512 1024 460 576 26496 2.37834 1.66502 15.6949 58.834 78.6709 78.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 3.2e-05 1024 440 2496 534528 55.1613 27.4319 1179.96 835.085 2097.84 2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 6.4e-05 4096 60 2496 293760 46.199 55.6628 1907.94 1676.43 3686.32 3686.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 0.000512 2048 360 6048 31824 3.4696 241.719 159.993 405.224 405.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000128 1024 500 1008 130176 11.3388 6.84237 112.665 209.027 339.996 340.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1800 3.2e-05 2048 180 960 590976 84.4555 56.0437 1523.63 1676.15 3340.43 3340.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 0.000256 512 110 336 75456 1.60554 1.88563 9.03293 101.444 114.038 114.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000128 2048 180 5472 76032 33.7421 14.2888 709.149 414.806 1172.14 1172.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 700 0.000512 4096 230 1584 21888 6.5951 319.24 209.103 534.983 535.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1830 0.000256 4096 330 1200 71280 13.9793 216.773 418.884 649.68 649.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000512 1024 460 576 25920 2.38186 1.64864 12.2823 58.6099 75.022 75.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 3.2e-05 1024 440 2496 534528 54.8267 26.7479 997.239 833.094 1912.11 1912.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 6.4e-05 4096 60 2496 293760 46.2008 55.6173 1612.8 1676.73 3391.42 3391.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 0.000512 2048 360 6048 31680 3.45837 203.497 158.726 365.726 365.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000128 1024 500 1008 129024 11.3788 6.92477 94.7931 208.577 321.802 321.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1800 3.2e-05 2048 180 960 589824 84.4436 55.9555 1358.77 1674.83 3174.14 3174.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 0.000256 512 110 336 75264 1.60358 1.88298 7.80528 101.346 112.709 112.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000128 2048 180 5472 76800 33.4253 14.2684 605.684 412.986 1066.52 1066.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 700 0.000512 4096 230 1584 21888 6.61869 319.165 209.358 535.186 535.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1830 0.000256 4096 330 1200 71232 13.9773 181.813 418.976 614.812 614.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000512 1024 460 576 26112 2.37037 1.64195 10.4481 58.234 72.7891 72.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 3.2e-05 1024 440 2496 537600 55.2504 26.9394 2179.95 837.212 3099.57 3099.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 6.4e-05 4096 60 2496 294000 46.3669 55.7302 3481.97 1677.37 5261.51 5261.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000512 2048 360 6048 31976 3.48147 442.495 157.1 603.123 603.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000128 1024 500 1008 130816 11.3972 6.83715 207.342 209.469 435.176 435.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 3.2e-05 2048 180 960 591808 84.5526 56.1741 1710.13 1676.56 3527.55 3527.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 0.000256 512 110 336 75712 1.61069 1.89085 17.1481 101.597 122.32 122.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000128 2048 180 5472 78848 33.7516 14.5811 1338.64 418.893 1806.03 1806.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 0.000512 4096 230 1584 22064 6.61709 160.313 209.619 376.59 376.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1830 0.000256 4096 330 1200 71456 13.9776 390.009 419.443 823.473 823.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000512 1024 460 576 26656 2.39283 1.66982 22.9862 60.146 87.2968 87.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 3.2e-05 1024 440 2496 537600 55.1238 26.9107 1368.61 837.28 2288.12 2288.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 6.4e-05 4096 60 2496 293888 46.2107 55.6939 2207.06 1676.97 3986.02 3986.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000512 2048 360 6048 31920 3.47597 278.23 157.039 438.791 438.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000128 1024 500 1008 130816 11.3673 6.83395 129.94 209.54 357.816 357.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 3.2e-05 2048 180 960 591360 84.4972 56.0435 1083.58 1676.68 2900.94 2901.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 0.000256 512 110 336 75488 1.60541 1.88877 10.7228 101.559 115.847 115.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000128 2048 180 5472 78848 33.6714 14.4302 847.881 418.938 1315.09 1315.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 0.000512 4096 230 1584 21952 6.60688 102.597 209.323 318.572 318.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1830 0.000256 4096 330 1200 71344 13.9756 248.031 419.139 681.192 681.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000512 1024 460 576 25984 2.37443 1.64477 14.3281 58.4915 76.9373 77.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 3.2e-05 1024 440 2496 537600 55.2477 26.9375 1122.37 836.581 2041.34 2041.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 6.4e-05 4096 60 2496 293664 46.3741 55.7161 1821.09 1675.13 3598.38 3598.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000512 2048 360 6048 31752 3.4679 228.586 161.069 393.173 393.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000128 1024 500 1008 130368 11.4243 6.84806 106.779 209.42 334.599 334.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 3.2e-05 2048 180 960 590016 84.6259 56.0497 890.524 1672.97 2704.3 2704.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 0.000256 512 110 336 75600 1.61171 1.8903 8.82259 101.554 113.949 114.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000128 2048 180 5472 77952 33.9632 14.3667 688.614 418.694 1155.79 1155.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 0.000512 4096 230 1584 21840 6.59754 84.1871 208.879 299.706 299.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1830 0.000256 4096 330 1200 71232 13.9784 203.351 418.444 635.817 635.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000512 1024 460 576 25536 2.38384 1.62797 11.5754 60.1234 75.8102 75.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 3.2e-05 1024 440 2496 537600 55.0405 26.878 1012.37 837.261 1931.74 1931.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 6.4e-05 4096 60 2496 293888 46.1282 55.597 1646.82 1677.25 3425.87 3425.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000512 2048 360 6048 31808 3.47594 207.514 160.492 371.525 371.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000128 1024 500 1008 130816 11.3507 6.83338 97.1388 209.648 325.101 325.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 3.2e-05 2048 180 960 589568 84.3744 55.9678 808.034 1674.26 2622.77 2622.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 0.000256 512 110 336 74816 1.60483 1.88621 7.82595 101.329 112.718 112.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000128 2048 180 5472 75264 33.8025 14.3049 600.369 414.339 1062.97 1063.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 700 0.000512 4096 230 1584 21728 6.57386 290.176 208.672 505.463 505.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1830 0.000256 4096 330 1200 71232 13.9768 184.988 419.054 618.063 618.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000512 1024 460 576 25984 2.3799 1.64864 11.1411 58.4503 73.7197 73.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 3.2e-05 1024 440 2496 538624 55.0292 26.8943 2062.17 837.829 2982.12 2982.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 6.4e-05 4096 60 2496 293888 46.2265 55.6095 3397.41 1675.94 5175.26 5175.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000512 2048 360 6048 31936 3.4775 414.946 160.056 578.524 578.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000128 1024 500 1008 131072 11.3625 6.82803 199.612 211.053 428.985 429.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 3.2e-05 2048 180 960 591872 84.3283 56.0228 1656.12 1675.4 3472 3472.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 0.000256 512 110 336 75648 1.60563 1.88691 16.0788 101.48 121.127 121.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000128 2048 180 5472 78848 33.5994 14.3462 1261.96 422.147 1732.21 1732.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 0.000512 4096 230 1584 22080 6.62397 155.647 209.558 371.873 371.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1830 0.000256 4096 330 1200 71424 13.9809 378.529 418.927 811.481 811.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000512 1024 460 576 26624 2.38054 1.66666 22.1932 58.9677 85.3109 85.4098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 3.2e-05 1024 440 2496 536576 54.9743 26.8366 1307.85 834.98 2224.84 2224.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 6.4e-05 4096 60 2496 293888 46.2111 55.6033 2196.58 1675.58 3974.05 3974.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000512 2048 360 6048 31872 3.47264 260.264 156.829 420.608 420.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000128 1024 500 1008 130048 11.3578 6.8535 127.614 208.985 354.94 355.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 3.2e-05 2048 180 960 591872 84.2502 56.0002 1071.93 1676.56 2888.88 2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 0.000256 512 110 336 75520 1.60512 1.88989 10.3168 101.433 115.314 115.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000128 2048 180 5472 77824 33.7618 14.3495 793.108 417.914 1259.29 1259.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 0.000512 4096 230 1584 22016 6.62531 101.287 209.506 317.463 317.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1830 0.000256 4096 330 1200 71296 13.9796 246.138 423.406 683.567 683.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000512 1024 460 576 26624 2.3897 1.67117 14.5231 60.0219 78.7001 78.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 3.2e-05 1024 440 2496 534528 54.8309 26.7437 1064.53 832.601 1978.92 1979.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 6.4e-05 4096 60 2496 293760 46.2196 55.623 1852.23 1675.69 3629.84 3629.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000512 2048 360 6048 31680 3.46298 213.95 160.068 377.528 377.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000128 1024 500 1008 129024 11.3855 6.83418 106.095 208.454 332.9 333.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 3.2e-05 2048 180 960 589824 84.3825 55.9633 901.551 1673.17 2715.2 2715.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 0.000256 512 110 336 75264 1.60445 1.88416 8.62374 101.312 113.499 113.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000128 2048 180 5472 76800 33.4114 14.3995 639.35 415.946 1103.27 1103.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 0.000512 4096 230 1584 21888 6.60893 85.2705 209.233 301.159 301.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1830 0.000256 4096 330 1200 71232 13.9781 205.86 418.636 638.52 638.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000512 1024 460 576 26112 2.36909 1.64554 11.8739 58.2052 74.1946 74.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 3.2e-05 1024 440 2496 532480 55.358 26.8431 933.233 835.237 1850.86 1851.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 6.4e-05 4096 60 2496 293376 46.2275 55.6075 1633.19 1673.62 3408.72 3408.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000512 2048 360 6048 31744 3.48064 189.583 160.136 353.241 353.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000128 1024 500 1008 129024 11.4619 6.85414 93.1926 209.179 320.817 320.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 3.2e-05 2048 180 960 591872 84.3513 56.1153 796.323 1675.78 2612.7 2612.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 0.000256 512 110 336 75264 1.60989 1.89059 7.75782 101.518 112.85 112.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000128 2048 180 5472 77824 33.8308 14.3285 572.983 418.252 1039.55 1039.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 0.000512 4096 230 1584 21760 6.6008 75.0911 208.845 290.579 290.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1830 0.000256 4096 330 1200 71168 13.9764 181.693 418.54 614.253 614.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000512 1024 460 576 25600 2.34816 1.61629 10.6662 58.6426 73.3741 73.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 3.2e-05 1024 440 2496 539136 55.2267 26.9557 2032.33 837.479 2952.2 2952.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 6.4e-05 4096 60 2496 293904 46.377 55.7417 3347.87 1675.61 5125.68 5125.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000512 2048 360 6048 31968 3.48522 422.356 161.205 587.09 587.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000128 1024 500 1008 131328 11.3781 6.84122 195.195 209.548 423.095 423.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 3.2e-05 2048 180 960 591552 84.5862 56.1116 1619.14 1674.67 3434.64 3434.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 0.000256 512 110 336 75744 1.61178 1.89085 15.9111 101.554 121.041 121.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000128 2048 180 5472 78336 33.7043 14.3647 1269.63 417.409 1735.27 1735.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 0.000512 4096 230 1584 22032 6.61299 152.789 209.335 368.78 368.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1830 0.000256 4096 330 1200 71424 13.9753 375.565 419.113 808.697 808.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000512 1024 460 576 26496 2.3919 1.66093 21.7728 58.9374 84.8646 84.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 3.2e-05 1024 440 2496 534528 55.1358 26.8591 1409.37 835.28 2326.84 2327.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 6.4e-05 4096 60 2496 293760 46.2166 55.677 2302.2 1676.84 4081.01 4081.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000512 2048 360 6048 31824 3.46915 290.243 158.953 452.708 452.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000128 1024 500 1008 130176 11.3484 6.83434 134.376 209.069 361.755 361.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 3.2e-05 2048 180 960 590976 84.5475 56.066 1118.47 1677.5 2936.71 2936.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 0.000256 512 110 336 75456 1.60544 1.88739 10.6349 101.454 115.653 115.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000128 2048 180 5472 76032 33.73 14.2956 853.343 415.001 1316.53 1316.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 0.000512 4096 230 1584 21888 6.59594 104.975 209.149 320.765 320.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1830 0.000256 4096 330 1200 71280 13.9674 258.578 424.04 696.629 696.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000512 1024 460 576 25920 2.38182 1.64595 14.6906 58.6258 77.4434 77.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 3.2e-05 1024 440 2496 532224 55.4965 26.8861 1189.88 834.69 2107.15 2107.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 6.4e-05 4096 60 2496 293328 46.3544 55.7239 1948.15 1674.5 3724.8 3724.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000512 2048 360 6048 31752 3.47152 246.289 158.74 408.544 408.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000128 1024 500 1008 129600 11.426 6.84458 113.682 209.002 341.083 341.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 3.2e-05 2048 180 960 590976 84.5357 56.0608 948.427 1674.02 2763.17 2763.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 0.000256 512 110 336 75168 1.61178 1.8944 8.976 101.458 114.012 114.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000128 2048 180 5472 76032 34.1538 14.3809 722.576 417.863 1189.13 1189.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 0.000512 4096 230 1584 21816 6.59379 89.5882 212.256 308.481 308.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1830 0.000256 4096 330 1200 71280 13.9817 218.625 419.035 651.684 651.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000512 1024 460 576 25056 2.37398 1.60973 12.6101 58.7591 75.4519 75.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 3.2e-05 1024 440 2496 525312 55.2352 26.5708 1172.31 829.297 2083.61 2083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 6.4e-05 4096 60 2496 293760 46.1392 55.5994 1951.71 1677.63 3731.15 3731.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000512 2048 360 6048 31680 3.4719 246.679 157.944 408.138 408.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000128 1024 500 1008 129024 11.2505 6.80922 113.835 207.718 339.745 339.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 3.2e-05 2048 180 960 589824 84.5618 56.0087 947.604 1676.87 2765.18 2765.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 0.000256 512 110 336 75456 1.60426 1.89091 8.78525 101.549 113.904 113.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000128 2048 180 5472 73728 33.5283 14.2591 705.112 409.119 1162.18 1162.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 0.000512 4096 230 1584 21600 6.55859 89.2129 208.377 304.192 304.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1830 0.000256 4096 330 1200 71136 13.9833 219.837 418.974 652.841 652.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000512 1024 460 576 25344 2.36118 1.62602 12.7046 59.8781 76.6706 76.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 3.2e-05 1024 440 2496 537600 55.1619 26.9435 1992.05 837.858 2912.22 2912.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 6.4e-05 4096 60 2496 293920 46.2541 55.7121 3325.01 1675.63 5102.68 5102.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000512 2048 360 6048 31920 3.47546 416.463 162.919 582.9 582.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000128 1024 500 1008 131200 11.374 6.83482 191.417 209.65 419.403 419.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 3.2e-05 2048 180 960 592000 84.3174 56.0442 1598.24 1675.48 3414.21 3414.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 0.000256 512 110 336 75520 1.60563 1.89136 15.5994 101.472 120.638 120.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000128 2048 180 5472 79360 33.6759 14.5133 1269.53 419.153 1737.03 1737.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 0.000512 4096 230 1584 22000 6.61418 150.147 209.217 366.022 366.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1830 0.000256 4096 330 1200 71440 13.9837 371.68 419.097 804.805 804.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000512 1024 460 576 26240 2.3799 1.64688 21.2744 59.7892 85.191 85.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 3.2e-05 1024 440 2496 537600 55.0067 26.9101 1437.33 837.939 2357.39 2357.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 6.4e-05 4096 60 2496 293760 46.1243 55.6116 2346.2 1676.01 4124.02 4124.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000512 2048 360 6048 31840 3.47478 296.325 156.901 456.743 456.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000128 1024 500 1008 129280 11.2983 6.8137 135.993 208.04 362.268 362.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 3.2e-05 2048 180 960 591360 84.361 56.0599 1141.81 1676.38 2958.74 2958.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 0.000256 512 110 336 75200 1.60563 1.88621 10.8157 101.421 115.804 115.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000128 2048 180 5472 76800 33.3832 14.2561 878.085 412.492 1338.38 1338.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 0.000512 4096 230 1584 21920 6.61488 107.764 209.21 323.63 323.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1830 0.000256 4096 330 1200 71360 13.9917 265.777 424.417 704.23 704.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000512 1024 460 576 25600 2.37334 1.64045 14.9841 58.4124 77.506 77.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 3.2e-05 1024 440 2496 529920 55.6179 26.8554 1178.53 835.218 2096.42 2096.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 6.4e-05 4096 60 2496 293280 46.2275 55.6861 1941.73 1675.94 3719.66 3719.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000512 2048 360 6048 31680 3.46592 244.622 157.037 405.167 405.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000128 1024 500 1008 130560 11.3375 6.83654 114.055 209.158 341.515 341.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 3.2e-05 2048 180 960 591360 84.3199 55.9966 942.991 1675.38 2758.82 2758.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 0.000256 512 110 336 75360 1.60973 1.8903 9.09155 101.508 114.177 114.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000128 2048 180 5472 76800 33.4513 14.2868 726.199 413.013 1187.11 1187.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 0.000512 4096 230 1584 21840 6.61485 89.0456 209.361 305.065 305.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1830 0.000256 4096 330 1200 71280 13.9837 218.227 419.406 651.663 651.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000512 1024 460 576 25920 2.37341 1.64246 12.8314 58.3979 75.3449 75.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 3.2e-05 1024 440 2496 532480 55.6055 27.0172 1105.49 838.86 2027.17 2027.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 6.4e-05 4096 60 2496 293120 46.2443 55.6146 1799.41 1674.85 3576.2 3576.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 0.000512 2048 360 6048 31680 3.47392 227.643 159.257 390.42 390.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000128 1024 500 1008 128000 11.2315 6.79731 104.858 206.709 329.725 329.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 3.2e-05 2048 180 960 591360 84.4436 56.1224 880.384 1677.45 2698.54 2698.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 0.000256 512 110 336 74880 1.60154 1.88416 8.39936 101.353 113.311 113.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000128 2048 180 5472 76800 33.4417 14.379 678.208 413.27 1139.46 1139.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 0.000512 4096 230 1584 21760 6.61549 81.9025 209.385 297.947 298.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1830 0.000256 4096 330 1200 71040 13.9694 202.662 418.582 635.256 635.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000512 1024 460 576 25600 2.38262 1.64902 11.8044 58.43 74.3683 74.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 3.2e-05 1024 440 2500 539648 54.9114 26.8872 1775.76 838.48 2696.24 2696.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 6.4e-05 4096 60 2500 293952 46.1591 55.6035 2972.11 1677.43 4751.39 4751.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 0.000512 2048 360 6050 32000 3.48003 373.709 157.604 534.838 534.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000128 1024 500 1000 130560 11.3791 6.95296 170.524 209.757 398.742 398.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1800 3.2e-05 2048 180 1000 592896 84.655 55.9744 2675.97 1679.19 4495.93 4496.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 0.000256 512 110 350 75712 1.60563 1.88992 13.9916 101.592 119.153 119.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.000128 2048 180 5500 78336 33.792 14.3972 1118.33 419.375 1586.05 1586.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 700 0.000512 4096 230 1550 22464 6.61328 260.735 209.666 477.059 477.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1830 0.000256 4096 330 1200 71488 13.99 330.649 419.457 764.141 764.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1290 0.000512 1024 460 550 28672 2.33472 1.66502 21.2706 59.2584 84.6257 84.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 3.2e-05 1024 440 2500 538624 55.0161 26.9015 1145.97 838.389 2066.48 2066.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 940 6.4e-05 4096 60 2500 293760 46.2308 55.618 2032.62 1677.12 3811.66 3811.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 0.000512 2048 360 6050 31936 3.47699 236.077 161.391 400.99 401.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000128 1024 500 1000 130560 11.3966 6.83203 109.917 209.779 338.055 338.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1800 3.2e-05 2048 180 1000 592384 84.6167 56.0122 2655.61 1678.41 4474.78 4474.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 0.000256 512 110 350 75520 1.6039 1.88797 9.03578 101.522 114.123 114.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.000128 2048 180 5500 77824 33.7585 14.336 709.609 418.026 1175.89 1176.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 700 0.000512 4096 230 1550 22400 6.61709 258.455 209.474 474.59 474.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1830 0.000256 4096 330 1200 71424 13.9743 209.905 419.212 643.136 643.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1290 0.000512 1024 460 550 28672 2.34077 1.66554 30.7441 59.0105 93.8599 93.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 3.2e-05 1024 440 2500 537600 55.0753 26.8831 939.169 836.598 1857.94 1858.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 940 6.4e-05 4096 60 2500 293760 46.138 55.6054 1698 1676.25 3476.07 3476.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 0.000512 2048 360 6050 31872 3.47008 192.504 160.907 356.927 356.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 0.000128 1024 500 1000 129792 11.4176 7.07216 89.5592 209.355 317.535 317.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1800 3.2e-05 2048 180 1000 592128 84.8115 55.9867 2667.46 1675.03 4483.43 4483.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 0.000256 512 110 350 75456 1.60557 1.8903 7.49069 101.509 112.568 112.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 0.000128 2048 180 5500 76800 33.777 14.3389 576.566 416.503 1041.35 1041.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 700 0.000512 4096 230 1550 22368 6.61386 258.787 209.346 474.792 474.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1830 0.000256 4096 330 1200 71424 13.9919 172.35 419.146 605.533 605.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1290 0.000512 1024 460 550 28416 2.34125 1.66413 30.7391 58.8516 93.6993 93.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 3.2e-05 1024 440 2500 540160 55.0997 26.9636 1684.02 837.743 2604.02 2604.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 6.4e-05 4096 60 2500 293840 46.4238 55.72 2733.4 1675.75 4511.37 4511.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 0.000512 2048 360 6050 32000 3.49171 345.753 158.679 507.965 508.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000128 1024 500 1000 130560 11.4373 6.84442 159.948 209.591 387.95 388.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1800 3.2e-05 2048 180 1000 592960 84.4848 56.132 1452.35 1676.28 3269.37 3269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 0.000256 512 110 350 75680 1.61171 1.8953 12.905 101.553 118.038 118.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000128 2048 180 5500 78080 34.0025 14.4381 1042.74 419.045 1510.39 1510.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 700 0.000512 4096 230 1550 22480 6.61763 224.684 209.615 440.959 441.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1830 0.000256 4096 330 1200 71480 13.9861 306.133 419.081 739.248 739.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000512 1024 460 550 28640 2.34221 1.66502 17.5597 59.0874 80.7527 80.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 3.2e-05 1024 440 2500 540160 54.9524 26.9394 1079.44 837.857 1999.39 1999.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 6.4e-05 4096 60 2500 293760 46.2632 55.6861 1754.89 1675.62 3532.54 3532.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 0.000512 2048 360 6050 31920 3.47658 222.112 157.946 383.58 383.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000128 1024 500 1000 130560 11.4151 6.84035 103.024 209.655 331.065 331.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1800 3.2e-05 2048 180 1000 592640 84.3739 56.0497 1235.73 1675.53 3051.83 3051.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 0.000256 512 110 350 75520 1.61178 1.89341 8.44621 101.47 113.496 113.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000128 2048 180 5500 78080 33.8747 14.3673 669.762 419.161 1137.33 1137.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 700 0.000512 4096 230 1550 22400 6.61504 223.144 209.41 439.214 439.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1830 0.000256 4096 330 1200 71440 13.9854 197.545 419.113 630.688 630.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000512 1024 460 550 28480 2.33024 1.65069 11.4336 58.7345 74.2471 74.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 3.2e-05 1024 440 2500 537600 54.889 26.8828 898.909 834.577 1815.45 1815.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 6.4e-05 4096 60 2500 293520 46.3605 55.7308 1461.52 1675.63 3239.31 3239.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 0.000512 2048 360 6050 31920 3.48669 186.051 162.316 351.897 351.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000128 1024 500 1000 129600 11.3998 6.84442 86.0673 208.878 313.322 313.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1800 3.2e-05 2048 180 1000 591360 84.7338 56.0763 1098.53 1674.03 2913.5 2913.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 0.000256 512 110 350 75600 1.61581 1.89325 7.09123 101.554 112.227 112.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.000128 2048 180 5500 76800 34.0566 14.3963 552.032 417.6 1018.24 1018.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 700 0.000512 4096 230 1550 22320 6.6089 222.684 209.22 438.557 438.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1830 0.000256 4096 330 1200 71400 13.9923 165.2 419.152 598.388 598.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000512 1024 460 550 28320 2.36 1.66502 9.6031 60.0661 73.7935 73.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 3.2e-05 1024 440 2500 537600 54.9864 27.1921 771.625 837.954 1691.95 1692.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 940 6.4e-05 4096 60 2500 293760 46.1481 55.6155 1398.23 1676.02 3176.09 3176.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 0.000512 2048 360 6050 31840 3.47926 159.356 162.615 325.494 325.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000128 1024 500 1000 129280 11.2972 6.81754 73.9427 208.043 300.228 300.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1800 3.2e-05 2048 180 1000 592640 84.931 55.9664 2399.49 1675.61 4216.13 4216.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 0.000256 512 110 350 75200 1.60416 1.88426 6.18822 101.42 111.173 111.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.000128 2048 180 5500 74240 33.8195 14.2787 458.098 412.5 918.862 919.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 700 0.000512 4096 230 1550 22240 6.59885 220.742 208.98 436.368 436.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1830 0.000256 4096 330 1200 71360 13.9923 141.825 419.106 574.966 575.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1290 0.000512 1024 460 550 28160 2.32413 1.64278 27.113 58.4161 89.5984 89.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 3.2e-05 1024 440 2500 539136 54.9288 26.9096 2312.11 837.013 3231.16 3231.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 6.4e-05 4096 60 2500 293856 46.2376 55.6758 3710.17 1677.53 5489.69 5489.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000512 2048 360 6050 31968 3.47341 471.681 162.269 637.465 637.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000128 1024 500 1000 130176 11.3883 6.83622 220.053 209.409 447.816 447.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 3.2e-05 2048 180 1000 592512 84.2477 56.149 1872.8 1676.94 3690.27 3690.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 0.000256 512 110 350 75648 1.6081 1.88826 18.446 101.571 123.587 123.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000128 2048 180 5500 77568 33.9168 14.3585 1414.12 418.672 1881.23 1881.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 0.000512 4096 230 1550 22464 6.62442 169.985 209.739 386.395 386.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1830 0.000256 4096 330 1200 71472 13.9861 416.696 419.392 850.119 850.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000512 1024 460 550 28800 2.34378 1.66874 24.3191 61.1753 89.6056 89.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 3.2e-05 1024 440 2500 537600 55.0128 26.878 1425.17 837.077 2344.35 2344.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 6.4e-05 4096 60 2500 293760 46.1358 55.6152 2307.51 1677.21 4086.55 4086.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000512 2048 360 6050 31872 3.4729 291.824 158.964 454.306 454.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000128 1024 500 1000 129792 11.4177 6.83469 135.487 209.474 363.342 363.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 3.2e-05 2048 180 1000 592128 84.0887 56.015 1160.73 1676.83 2977.8 2977.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 0.000256 512 110 350 75456 1.60566 1.88909 11.206 101.54 116.314 116.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000128 2048 180 5500 76800 33.7681 14.3155 869.394 416.746 1334.39 1334.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 700 0.000512 4096 230 1550 22368 6.61453 318.26 209.465 534.384 534.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1830 0.000256 4096 330 1200 71424 13.9969 259.841 422.984 696.867 696.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000512 1024 460 550 28416 2.34269 1.66656 14.9643 58.8805 77.9521 78.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 3.2e-05 1024 440 2500 534528 55.1403 26.8595 1156.75 835.256 2074.2 2074.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 6.4e-05 4096 60 2500 293472 46.1823 55.6728 1882.03 1676.66 3660.62 3660.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 0.000512 2048 360 6050 31824 3.47136 238.002 156.858 398.374 398.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000128 1024 500 1000 129024 11.4253 6.83408 109.973 209.049 337.41 337.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1800 3.2e-05 2048 180 1000 592128 84.1796 56.085 1126.53 1676.29 2943.22 2943.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 0.000256 512 110 350 75168 1.60598 1.88416 9.09126 101.448 114.105 114.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000128 2048 180 5500 76032 33.7308 14.3221 704.032 414.962 1167.21 1167.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 700 0.000512 4096 230 1550 22320 6.61504 317.639 209.494 533.79 533.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1830 0.000256 4096 330 1200 71280 13.9809 212.326 419.038 645.389 645.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000512 1024 460 550 28224 2.33478 1.64454 12.2143 59.6727 75.9669 76.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 3.2e-05 1024 440 2500 534528 54.8331 26.745 986.85 833.174 1901.8 1901.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 6.4e-05 4096 60 2500 293376 46.2165 55.6093 1603.69 1676.89 3382.48 3382.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 0.000512 2048 360 6050 31680 3.46368 203.354 159.794 366.656 366.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000128 1024 500 1000 129024 11.3832 6.83104 94.9103 208.599 321.855 321.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1800 3.2e-05 2048 180 1000 591360 84.2346 55.9651 1355.22 1674.32 3169.87 3170.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 0.000256 512 110 350 74880 1.60032 1.88547 8.0001 101.35 112.91 112.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000128 2048 180 5500 73728 33.9148 14.2673 583.345 412.93 1044.62 1044.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 700 0.000512 4096 230 1550 22272 6.61798 317.035 209.49 533.188 533.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1830 0.000256 4096 330 1200 71232 13.9796 180.704 418.925 613.651 613.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000512 1024 460 550 27648 2.33725 1.64659 10.743 58.4192 73.2449 73.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 3.2e-05 1024 440 2500 539392 54.9812 26.9394 2139.02 836.226 3057.37 3057.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 6.4e-05 4096 60 2500 293776 46.377 55.7154 3425.55 1675.53 5203.25 5203.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000512 2048 360 6050 31976 3.48493 432.258 159.066 594.855 594.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000128 1024 500 1000 130368 11.4204 6.84192 203.374 211.051 432.816 432.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 3.2e-05 2048 180 1000 592256 84.5207 56.2083 1734 1674.58 3549.44 3549.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 0.000256 512 110 350 75712 1.6136 1.89456 17.4272 101.538 122.547 122.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000128 2048 180 5500 77952 33.9224 14.3729 1304.03 422.338 1774.83 1774.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 0.000512 4096 230 1550 22456 6.62403 155.82 209.523 372.011 372.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1830 0.000256 4096 330 1200 71456 13.9867 381.662 418.948 814.64 814.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000512 1024 460 550 28672 2.35434 1.66502 22.3539 60.0855 86.5571 86.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 3.2e-05 1024 440 2500 537600 55.1273 26.9068 1344.02 836.495 2262.75 2262.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 6.4e-05 4096 60 2500 293664 46.2164 55.6646 2174.32 1675.42 3951.71 3951.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000512 2048 360 6050 31920 3.48394 272.988 160.082 436.599 436.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000128 1024 500 1000 129920 11.4228 6.83773 127.906 209.345 355.64 355.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 3.2e-05 2048 180 1000 592256 84.2514 56.5043 1095.25 1676.23 2912.37 2912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 0.000256 512 110 350 75488 1.60742 1.88826 10.9325 101.519 116.019 116.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000128 2048 180 5500 77056 33.98 14.3626 817.831 418.64 1284.97 1285.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 0.000512 4096 230 1550 22400 6.62134 100.339 209.586 316.591 316.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1830 0.000256 4096 330 1200 71344 13.9776 242.217 418.841 675.081 675.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000512 1024 460 550 28224 2.32605 1.6425 14.0005 59.2245 77.2928 77.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 3.2e-05 1024 440 2500 537600 55.2663 26.9373 1099.63 837.308 2019.33 2019.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 6.4e-05 4096 60 2500 293328 46.3348 55.7271 1789.01 1676.54 3567.69 3567.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000512 2048 360 6050 31752 3.46454 224.316 161.182 389.005 389.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000128 1024 500 1000 130368 11.4282 6.84474 105.011 209.654 333.066 333.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 3.2e-05 2048 180 1000 591360 84.4064 56.0627 903.826 1675.03 2719.46 2719.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 0.000256 512 110 350 75600 1.61418 1.89552 8.98486 101.595 114.162 114.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000128 2048 180 5500 77952 33.9361 14.4015 678.814 419.053 1146.36 1146.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 0.000512 4096 230 1550 22344 6.62963 82.3388 209.754 298.767 298.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1830 0.000256 4096 330 1200 71232 13.9789 199.273 418.806 632.099 632.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000512 1024 460 550 27552 2.33677 1.62819 11.4828 60.1827 75.7316 75.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 3.2e-05 1024 440 2500 537600 55.0515 26.885 989.069 836.651 1907.85 1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 6.4e-05 4096 60 2500 293440 46.1588 55.6175 1609.5 1676.05 3387.4 3387.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000512 2048 360 6050 31808 3.47187 203.018 160.17 366.704 366.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000128 1024 500 1000 129024 11.4725 6.836 94.548 209.497 322.483 322.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 3.2e-05 2048 180 1000 591360 84.1453 55.929 814.429 1673.15 2627.78 2627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 0.000256 512 110 350 74816 1.60112 1.88621 7.88314 101.288 112.73 112.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000128 2048 180 5500 75264 33.7967 14.284 593.974 417.577 1059.79 1059.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 700 0.000512 4096 230 1550 22176 6.59686 279.73 208.977 495.348 495.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1830 0.000256 4096 330 1200 71232 13.9763 181.462 418.757 614.238 614.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000512 1024 460 550 27776 2.34707 1.65062 10.5527 59.6506 74.3003 74.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 3.2e-05 1024 440 2500 538624 55.032 26.8997 2065.61 838.501 2986.24 2986.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 6.4e-05 4096 60 2500 293760 46.194 55.6246 3395.9 1677.39 5175.18 5175.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000512 2048 360 6050 31936 3.47382 415.615 158.039 577.17 577.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000128 1024 500 1000 130560 11.4035 6.82992 198.577 209.797 426.739 426.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 3.2e-05 2048 180 1000 592384 84.2 56.0825 1704.73 1676.75 3521.89 3522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 0.000256 512 110 350 75520 1.6033 1.88438 16.5439 101.522 121.629 121.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000128 2048 180 5500 77824 33.7538 14.3876 1257.01 418.076 1723.38 1723.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 0.000512 4096 230 1550 22400 6.61498 154.535 209.493 370.686 370.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1830 0.000256 4096 330 1200 71424 13.9798 378.689 419.267 811.982 812.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000512 1024 460 550 28672 2.34166 1.66736 22.0156 59.0165 85.1412 85.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 3.2e-05 1024 440 2500 536576 54.9946 27.6786 1319.79 835.946 2238.61 2238.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 6.4e-05 4096 60 2500 293632 46.1947 55.6012 2197.82 1677.51 3977.2 3977.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000512 2048 360 6050 31872 3.47955 270.786 157.917 432.224 432.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000128 1024 500 1000 130048 11.3667 6.83315 128.248 209.228 355.803 355.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 3.2e-05 2048 180 1000 591872 84.3551 55.9589 1103.14 1677.14 2920.72 2920.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 0.000256 512 110 350 75264 1.60352 1.88803 10.738 101.486 115.787 115.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000128 2048 180 5500 77824 33.7761 14.3319 814.366 418.386 1281.01 1281.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 0.000512 4096 230 1550 22272 6.60269 100.409 209.183 316.238 316.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1830 0.000256 4096 330 1200 71296 13.9759 246.852 418.973 679.844 679.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000512 1024 460 550 28672 2.34685 1.66912 14.5527 60.0823 78.7483 78.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 3.2e-05 1024 440 2500 534528 54.8346 26.7458 1098.9 833.087 2013.76 2013.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 6.4e-05 4096 60 2500 293376 46.2254 55.6298 1872.97 1676.72 3651.63 3651.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000512 2048 360 6050 31680 3.46522 221.082 156.618 381.207 381.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000128 1024 500 1000 129024 11.3663 6.82464 108.916 208.579 335.816 335.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 3.2e-05 2048 180 1000 591360 84.1766 55.9635 941.035 1674.31 2755.62 2755.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 0.000256 512 110 350 74880 1.60154 1.88173 9.06448 101.348 113.968 114.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000128 2048 180 5500 73728 33.9118 14.3339 639.927 412.891 1101.22 1101.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 0.000512 4096 230 1550 22272 6.62118 85.8223 209.468 301.955 302.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1830 0.000256 4096 330 1200 71232 13.9764 208.728 423.94 646.691 646.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000512 1024 460 550 27648 2.33482 1.65226 12.4336 59.4738 75.9933 76.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 3.2e-05 1024 440 2500 532480 55.3346 26.8356 952.645 836.102 1871.11 1871.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 6.4e-05 4096 60 2500 292864 46.2197 55.6012 1669.5 1675.36 3446.76 3446.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000512 2048 360 6050 31744 3.47683 194.431 160.11 358.061 358.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000128 1024 500 1000 129024 11.4571 6.99994 96.0243 209.398 324.01 324.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 3.2e-05 2048 180 1000 591872 84.3745 55.9717 836.553 1677.43 2654.47 2654.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 0.000256 512 110 350 75264 1.60621 1.88874 8.26624 101.573 113.409 113.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000128 2048 180 5500 77824 33.8341 14.4586 588.913 421.711 1059.07 1059.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 0.000512 4096 230 1550 22016 6.55574 75.9067 208.484 290.99 291.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1830 0.000256 4096 330 1200 71168 13.9823 186.206 418.97 619.203 619.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000512 1024 460 550 27648 2.30854 1.61555 10.8811 58.8865 73.7921 73.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 3.2e-05 1024 440 2500 539136 55.2088 26.9569 2123.1 837.282 3042.75 3042.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 6.4e-05 4096 60 2500 293760 46.3755 55.7489 3496.04 1675.22 5273.46 5273.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000512 2048 360 6050 31968 3.49594 439.081 158.025 600.646 600.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000128 1024 500 1000 130176 11.4505 6.83965 202.269 209.507 430.194 430.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 3.2e-05 2048 180 1000 592128 84.4989 56.1382 1738.88 1674.28 3553.93 3554.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 0.000256 512 110 350 75600 1.61382 1.89235 16.8679 101.541 121.988 122.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000128 2048 180 5500 77184 33.9508 14.3601 1306.57 417.411 1772.46 1772.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 0.000512 4096 230 1550 22392 6.61418 158.083 209.262 374.001 374.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1830 0.000256 4096 330 1200 71424 13.9814 390.281 418.938 823.246 823.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000512 1024 460 550 28512 2.34851 1.66106 22.3091 59.9782 86.3957 86.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 3.2e-05 1024 440 2500 534528 55.1509 26.8506 1497.93 834.613 2414.74 2414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 6.4e-05 4096 60 2500 293472 46.186 55.6769 2466.44 1675.49 4243.87 4243.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000512 2048 360 6050 31824 3.47872 310.899 160.979 475.399 475.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000128 1024 500 1000 129024 11.4237 7.56301 142.654 208.907 370.676 370.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 3.2e-05 2048 180 1000 592128 84.2683 56.0377 1235.99 1676.74 3053.17 3053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 0.000256 512 110 350 75168 1.60358 1.88656 11.6708 101.409 116.643 116.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000128 2048 180 5500 76032 33.7436 14.3285 920.511 414.57 1383.32 1383.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 0.000512 4096 230 1550 22320 6.60691 112.374 209.348 328.372 328.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1830 0.000256 4096 330 1200 71280 13.9776 277.735 418.637 710.392 710.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000512 1024 460 550 28224 2.33702 1.64454 15.8754 59.6295 79.5833 79.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 3.2e-05 1024 440 2500 532224 55.5158 26.8844 1238.36 835.378 2156.34 2156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 6.4e-05 4096 60 2500 293328 46.3562 55.7348 2040.62 1675.69 3818.47 3818.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000512 2048 360 6050 31752 3.46726 257.012 161.316 421.84 421.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000128 1024 500 1000 129600 11.4352 6.93635 118.927 209.179 346.605 346.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 3.2e-05 2048 180 1000 590976 84.5254 56.0719 1018.88 1675.85 2835.45 2835.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 0.000256 512 110 350 75168 1.60995 1.89037 9.71946 101.499 114.792 114.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000128 2048 180 5500 76032 34.1951 14.3639 758.777 418.192 1225.69 1225.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 0.000512 4096 230 1550 22248 6.61638 92.713 209.521 308.892 308.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1830 0.000256 4096 330 1200 71280 13.9779 228.705 422.822 665.55 665.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000512 1024 460 550 27648 2.32221 1.61613 12.7905 58.9 75.725 75.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 3.2e-05 1024 440 2500 525312 55.2442 26.8173 1157.64 829.09 2068.99 2069.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 6.4e-05 4096 60 2500 293184 46.1353 55.6045 1921.49 1677.25 3700.55 3700.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000512 2048 360 6050 31680 3.47558 241.995 161.451 406.966 407.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000128 1024 500 1000 126720 11.3991 6.82045 110.664 207.676 336.689 336.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 3.2e-05 2048 180 1000 592128 84.1657 55.982 966.46 1676.49 2783.23 2783.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 0.000256 512 110 350 74880 1.60877 1.89018 9.05139 101.538 114.16 114.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000128 2048 180 5500 73728 33.5388 14.2234 696.761 412.361 1157.04 1157.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 0.000512 4096 230 1550 22176 6.61318 88.2691 209.47 304.396 304.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1830 0.000256 4096 330 1200 71136 13.9775 216.527 418.875 649.424 649.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000512 1024 460 550 27648 2.31837 1.62237 12.4106 58.9079 75.3608 75.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 3.2e-05 1024 440 2500 529920 55.6976 26.8882 1072.65 834.796 1990.24 1990.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 6.4e-05 4096 60 2500 293040 46.3585 55.7106 1757.98 1674.29 3534.42 3534.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000512 2048 360 6050 31680 3.49594 222.75 160.42 386.71 386.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000128 1024 500 1000 129600 11.4567 6.84618 104.014 209.169 331.618 331.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 3.2e-05 2048 180 1000 587520 84.644 55.959 879.76 1669.55 2690.05 2690.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 0.000256 512 110 350 74880 1.61382 1.89613 8.60371 101.548 113.735 113.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.000128 2048 180 5500 74880 34.4064 14.3852 649.942 418.186 1117.08 1117.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 0.000512 4096 230 1550 21960 6.57638 79.4886 208.554 294.662 294.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1830 0.000256 4096 330 1200 70920 13.957 197.483 417.814 629.297 629.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000512 1024 460 550 25920 2.32118 1.58902 11.4933 58.1817 73.6844 73.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 3.2e-05 1024 440 2500 540160 54.9808 26.9296 2081.81 838.425 3002.34 3002.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 6.4e-05 4096 60 2500 293760 46.2435 55.6932 3379.78 1676.78 5158.57 5158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000512 2048 360 6050 31920 3.4816 426.553 158.017 588.096 588.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000128 1024 500 1000 130560 11.4157 6.84138 198.757 209.798 426.942 427.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 3.2e-05 2048 180 1000 592640 84.2308 56.0804 1693 1676.58 3510.03 3510.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 0.000256 512 110 350 75520 1.60941 1.8881 16.167 101.509 121.245 121.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000128 2048 180 5500 78080 33.9067 14.3811 1284.64 419.541 1752.62 1752.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 0.000512 4096 230 1550 22400 6.61482 153.463 209.553 369.675 369.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1830 0.000256 4096 330 1200 71440 13.9919 378.484 419.504 812.024 812.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000512 1024 460 550 28480 2.33382 1.64854 21.6574 58.7703 84.5076 84.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 3.2e-05 1024 440 2500 537600 55.0008 26.899 1420.48 838.059 2340.65 2340.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 6.4e-05 4096 60 2500 293760 46.1399 55.6071 2310.13 1676.24 4088.19 4088.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000512 2048 360 6050 31840 3.47738 291.836 158.997 454.354 454.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000128 1024 500 1000 129280 11.303 6.82189 134.742 208.061 361.061 361.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 3.2e-05 2048 180 1000 592640 84.1045 56.0024 1160.17 1675.81 2976.23 2976.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 0.000256 512 110 350 75200 1.60387 1.88621 11.0126 101.422 115.999 116.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000128 2048 180 5500 74240 33.8174 14.3421 839.016 412.545 1299.89 1300.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 0.000512 4096 230 1550 22240 6.59651 105.234 209.002 320.878 320.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1830 0.000256 4096 330 1200 71360 13.9886 259.852 419.14 693.025 693.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000512 1024 460 550 28160 2.31725 1.6407 15.174 59.4747 78.7076 78.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 3.2e-05 1024 440 2500 537600 54.8408 26.8575 1205.23 835.402 2122.53 2122.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 6.4e-05 4096 60 2500 293280 46.2193 55.6687 1991.75 1676.15 3769.86 3769.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000512 2048 360 6050 31680 3.46726 247.534 160.172 411.216 411.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000128 1024 500 1000 128640 11.4613 6.84384 114.135 209.183 341.753 341.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 3.2e-05 2048 180 1000 591360 84.2926 56.0333 983.696 1675.54 2799.69 2799.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 0.000256 512 110 350 75360 1.60774 1.888 9.58768 104.174 117.332 117.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000128 2048 180 5500 72960 34.0243 14.268 701.095 413.067 1162.61 1162.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 0.000512 4096 230 1550 22080 6.56922 88.3563 208.722 303.69 303.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1830 0.000256 4096 330 1200 71280 13.9884 221.613 419.45 655.097 655.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000512 1024 460 550 27840 2.3369 1.64227 12.6221 60.5112 77.2173 77.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 3.2e-05 1024 440 2500 532480 55.6176 26.9028 1103.33 838.151 2024.2 2024.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 6.4e-05 4096 60 2500 293120 46.2507 55.6132 1812.5 1673.44 3587.88 3587.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000512 2048 360 6050 31680 3.47488 228.541 159.148 391.208 391.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000128 1024 500 1000 128000 11.2257 6.80067 105.582 206.529 330.269 330.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 3.2e-05 2048 180 1000 591360 84.4525 56.0476 907.487 1676.09 2724.22 2724.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 0.000256 512 110 350 74880 1.60026 1.88218 8.78973 101.301 113.647 113.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.000128 2048 180 5500 71680 34.3249 14.291 637.398 412.935 1099.11 1099.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 0.000512 4096 230 1550 22080 6.60275 82.178 208.983 297.809 297.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1830 0.000256 4096 330 1200 71040 13.9802 203.204 418.231 635.46 635.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000512 1024 460 550 28160 2.3345 1.65187 12.2733 58.3843 74.7416 74.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 3.2e-05 1024 440 2500 524800 54.791 26.5748 1039.67 824.546 1945.79 1945.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 6.4e-05 4096 60 2500 292800 46.233 55.6875 1750.45 1675.61 3528.06 3528.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000512 2048 360 6050 31600 3.48134 219.349 160.388 383.263 383.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000128 1024 500 1000 128000 11.257 6.8088 101.547 206.642 326.383 326.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 3.2e-05 2048 180 1000 592000 84.246 55.9947 872.561 1674.61 2687.54 2687.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 0.000256 512 110 350 75200 1.60787 1.88666 8.57984 101.47 113.616 113.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000128 2048 180 5500 70400 34.5328 14.2855 603.608 414.801 1067.39 1067.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 0.000512 4096 230 1550 22000 6.6009 79.2226 208.98 294.846 294.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1830 0.000256 4096 330 1200 70800 13.9607 195.295 417.375 626.671 626.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000512 1024 460 550 27200 2.3648 1.64704 10.8351 59.4179 74.3618 74.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 3.2e-05 1024 440 2520 538624 55.0239 26.8911 1678.4 837.833 2598.35 2598.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 6.4e-05 4096 60 2520 294080 46.1537 55.6069 2745.16 1676 4523 4523.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 0.000512 2048 360 6060 32000 3.48986 343.577 160.575 507.686 507.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000128 1024 500 1020 130816 11.3593 6.83286 162.171 209.581 390.072 390.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1800 3.2e-05 2048 180 960 591616 84.609 56.0644 1612 1677.79 3430.6 3430.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 0.000256 512 110 360 75584 1.60973 1.89184 13.1895 101.545 118.307 118.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.000128 2048 180 5460 78848 33.6866 14.3462 1035.41 419.023 1502.62 1502.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 700 0.000512 4096 230 1560 22368 6.63136 224.438 209.548 440.661 440.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1830 0.000256 4096 330 1200 71488 13.9887 303.969 422.98 740.982 741.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000512 1024 460 540 27520 2.35936 1.66208 17.1584 60.3663 81.6441 81.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 3.2e-05 1024 440 2520 538624 55.0325 26.8923 1096.03 837.837 2015.98 2016.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 940 6.4e-05 4096 60 2520 293888 46.216 55.6197 1893.23 1675.53 3670.68 3670.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 0.000512 2048 360 6060 31936 3.48387 224.364 163.24 391.13 391.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000128 1024 500 1020 130560 11.3931 6.8311 106.462 209.626 334.443 334.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1800 3.2e-05 2048 180 960 591360 85.2712 56.1089 2440.14 1675.5 4257.17 4257.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 0.000256 512 110 360 75392 1.60675 1.88573 8.67328 101.479 113.719 113.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.000128 2048 180 5460 77824 33.7466 14.3296 668.652 417.736 1134.63 1134.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 700 0.000512 4096 230 1560 22336 6.62246 224.492 209.553 440.71 440.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1830 0.000256 4096 330 1200 71424 13.9754 199.107 418.927 632.053 632.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1290 0.000512 1024 460 540 27392 2.36941 1.66886 26.7121 61.0759 91.9278 92.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 3.2e-05 1024 440 2520 537600 55.0289 26.9894 891.361 836.499 1810.08 1810.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 940 6.4e-05 4096 60 2520 293952 46.1305 55.6052 1570.51 1676.06 3348.38 3348.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 0.000512 2048 360 6060 31872 3.48038 180.345 159.789 343.659 343.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 0.000128 1024 500 1020 130560 11.3507 6.8312 86.6328 209.33 314.277 314.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1800 3.2e-05 2048 180 960 590592 85.0905 56.1086 2439.52 1674.86 4255.71 4255.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 0.000256 512 110 360 75456 1.60742 1.89056 7.3175 101.5 112.391 112.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 0.000128 2048 180 5460 76800 33.7681 14.3565 537.39 416.455 1002.14 1002.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 700 0.000512 4096 230 1560 22272 6.61651 223.406 209.381 439.447 439.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1830 0.000256 4096 330 1200 71424 13.9853 161.895 419.098 595.021 595.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1290 0.000512 1024 460 540 27264 2.36874 1.66336 26.8644 58.8412 89.839 89.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 3.2e-05 1024 440 2520 536576 54.9849 26.8411 768.801 835.256 1686.08 1686.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 940 6.4e-05 4096 60 2520 293888 46.3596 55.612 4867.39 1676.09 6645.52 6645.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 0.000512 2048 360 6060 31872 3.47968 157.662 164.345 325.53 325.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 0.000128 1024 500 1020 130048 11.365 6.8343 75.2676 209.059 302.654 302.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1800 3.2e-05 2048 180 960 590848 85.3063 56.0476 2428.39 1680.06 4249.94 4250.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 0.000256 512 110 360 75264 1.60899 1.88736 6.34141 101.445 111.355 111.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 0.000128 2048 180 5460 77824 33.7784 14.3335 470.977 417.962 937.21 937.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 700 0.000512 4096 230 1560 22272 6.62045 223.804 209.58 440.046 440.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1830 0.000256 4096 330 1200 71296 13.9813 139.748 421.71 575.481 575.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1290 0.000512 1024 460 540 27136 2.3769 1.67226 26.4346 60.0414 90.6243 90.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 3.2e-05 1024 440 2520 538880 55.128 26.9558 2336.99 837.804 3257.08 3257.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 6.4e-05 4096 60 2520 294080 46.3929 55.7206 3727.65 1675.69 5505.54 5505.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 0.000512 2048 360 6060 32000 3.48688 473.572 159.125 636.228 636.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000128 1024 500 1020 130560 11.418 6.84237 226.475 209.574 454.44 454.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 3.2e-05 2048 180 960 591680 84.6665 56.1628 1840.37 1676.07 3657.41 3657.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 0.000256 512 110 360 75600 1.61178 1.89446 19.1191 101.548 124.247 124.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000128 2048 180 5460 78720 33.8512 14.3747 1428.03 418.998 1895.42 1895.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 700 0.000512 4096 230 1560 22360 6.62877 321.428 209.527 537.629 537.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1830 0.000256 4096 330 1200 71480 13.9875 417.13 419.113 850.278 850.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000512 1024 460 540 27520 2.36701 1.65827 23.9574 58.8923 86.9769 87.0748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 3.2e-05 1024 440 2520 537600 55.0975 26.9318 1441.26 838.438 2361.92 2362.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 6.4e-05 4096 60 2520 293920 46.207 55.6974 2319.84 1677.15 4098.97 4099.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 0.000512 2048 360 6060 31920 3.4815 292.966 158.01 454.503 454.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000128 1024 500 1020 130560 11.4075 6.84256 139.264 209.795 367.437 367.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1800 3.2e-05 2048 180 960 591360 84.4611 56.2008 1671.33 1676.63 3488.76 3488.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 0.000256 512 110 360 75360 1.60758 1.88781 11.8181 101.51 116.893 116.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000128 2048 180 5460 78080 33.9155 14.3628 879.149 419.455 1347.05 1347.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 700 0.000512 4096 230 1560 22320 6.62995 320.797 209.699 537.169 537.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1830 0.000256 4096 330 1200 71440 13.9837 259.901 419.397 693.325 693.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000512 1024 460 540 27200 2.36166 1.64666 14.4698 60.8765 79.4584 79.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 3.2e-05 1024 440 2520 533760 55.3344 26.878 1168.17 835.316 2085.9 2086.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 6.4e-05 4096 60 2520 293760 46.3445 55.7363 1888.15 1676.8 3667.11 3667.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 0.000512 2048 360 6060 31920 3.48771 238.799 158.113 400.443 400.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000128 1024 500 1020 129600 11.4109 6.83827 113.031 209.016 340.423 340.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1800 3.2e-05 2048 180 960 590400 84.7567 56.0483 1425.46 1675.2 3241.6 3241.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 0.000256 512 110 360 75360 1.61622 1.8903 9.5703 101.595 114.745 114.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000128 2048 180 5460 76800 34.0587 14.4038 704.525 417.982 1171.13 1171.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 700 0.000512 4096 230 1560 22200 6.60685 318.562 209.299 534.51 534.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1830 0.000256 4096 330 1200 71400 13.9813 212.58 419.444 646.051 646.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000512 1024 460 540 27360 2.38266 1.66339 12.251 60.1008 76.4951 76.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 3.2e-05 1024 440 2520 537600 55.0297 26.899 999.949 837.73 1919.8 1919.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 940 6.4e-05 4096 60 2520 293760 46.1333 55.595 1794.47 1675.61 3571.88 3571.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 0.000512 2048 360 6060 31840 3.47952 202.783 161.465 367.771 367.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000128 1024 500 1020 129280 11.3024 6.8152 96.4459 207.985 322.672 322.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1800 3.2e-05 2048 180 960 591360 84.5238 55.9923 3070.77 1676.45 4887.87 4887.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 0.000256 512 110 360 75200 1.60243 1.88826 8.34058 101.408 113.31 113.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.000128 2048 180 5460 74240 33.8125 14.272 581.499 412.48 1042.22 1042.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 700 0.000512 4096 230 1560 22240 6.63469 318.69 214.419 539.785 539.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1830 0.000256 4096 330 1200 71360 13.9844 180.418 418.985 613.431 613.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1290 0.000512 1024 460 540 26880 2.34566 1.63984 16.5944 59.4559 80.1377 80.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 3.2e-05 1024 440 2520 537600 55.0983 26.9107 2146.89 837.211 3066.31 3066.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 6.4e-05 4096 60 2520 294048 46.2283 55.6764 3424.24 1677.41 5203.64 5203.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000512 2048 360 6060 31968 3.48051 433.588 159.167 596.281 596.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000128 1024 500 1020 130560 11.3727 6.83776 208.167 209.464 435.968 436.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 3.2e-05 2048 180 960 591360 84.5187 56.0864 1682.94 1679.94 3503.62 3503.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 0.000256 512 110 360 75552 1.60848 1.89203 17.8742 101.579 123.026 123.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000128 2048 180 5460 78336 33.7566 14.6047 1302.28 418.772 1769.57 1769.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 0.000512 4096 230 1560 22320 6.61914 155.599 209.576 371.836 371.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1830 0.000256 4096 330 1200 71472 13.9796 381.585 419.5 815.108 815.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000512 1024 460 540 27648 2.36618 1.67056 22.0077 61.19 87.333 87.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 3.2e-05 1024 440 2520 537600 55.0202 26.8729 1346.11 836.426 2264.62 2264.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 6.4e-05 4096 60 2520 293952 46.1332 55.6013 2145.17 1675.92 3922.9 3922.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000512 2048 360 6060 31872 3.47923 270.501 156.829 430.853 430.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000128 1024 500 1020 130560 11.3671 6.8248 129.863 209.315 357.496 357.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 3.2e-05 2048 180 960 590592 84.3748 55.9699 1053.46 1674.65 2868.59 2868.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 0.000256 512 110 360 75456 1.60765 1.88826 11.254 101.499 116.32 116.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000128 2048 180 5460 76800 33.7763 14.3262 800.266 416.521 1265.05 1265.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 700 0.000512 4096 230 1560 22272 6.62323 276.363 209.368 492.395 492.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1830 0.000256 4096 330 1200 71424 13.9818 241.154 419.072 674.253 674.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000512 1024 460 540 27264 2.36387 1.6623 13.9538 59.8917 77.9683 78.0698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 3.2e-05 1024 440 2520 534528 55.1551 26.8515 1092.83 834.499 2009.54 2009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 6.4e-05 4096 60 2520 293760 46.1844 55.6632 1763.66 1675.28 3540.86 3540.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000512 2048 360 6060 31824 3.4769 222.498 161.071 387.09 387.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000128 1024 500 1020 130176 11.3291 6.84026 106.44 208.881 333.624 333.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 3.2e-05 2048 180 960 590976 84.5059 56.1603 866.161 1676.21 2683.17 2683.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 0.000256 512 110 360 75168 1.60563 1.89024 9.09402 101.406 114.066 114.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000128 2048 180 5460 76032 33.7524 14.3379 650.016 414.519 1112.79 1112.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 700 0.000512 4096 230 1560 22176 6.61094 274.256 209.123 490.035 490.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1830 0.000256 4096 330 1200 71280 13.9796 197.539 418.681 630.245 630.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000512 1024 460 540 27072 2.36061 1.6425 11.2663 59.4549 74.8228 74.9264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 3.2e-05 1024 440 2520 534528 54.8532 26.8063 984.242 833.092 1899.2 1899.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 6.4e-05 4096 60 2520 293760 46.207 55.6122 1597.44 1676.7 3376.04 3376.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 0.000512 2048 360 6060 31680 3.46509 200.564 156.937 361.01 361.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000128 1024 500 1020 129024 11.3796 6.83213 95.0089 208.568 321.919 322.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1800 3.2e-05 2048 180 960 589824 84.5187 56.0108 1290.41 1674.82 3105.9 3106.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 0.000256 512 110 360 74880 1.60182 1.88589 7.91178 101.352 112.825 112.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000128 2048 180 5460 73728 33.9171 14.3237 570.484 412.991 1031.88 1032.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 700 0.000512 4096 230 1560 22080 6.60234 273.226 209.013 488.888 488.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1830 0.000256 4096 330 1200 71232 13.9713 179.156 418.875 612.047 612.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000512 1024 460 540 26880 2.35101 1.6425 10.6506 58.2318 72.9758 73.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 3.2e-05 1024 440 2520 529920 55.5955 26.8591 849.065 835.414 1767.13 1767.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 6.4e-05 4096 60 2520 293280 46.207 55.6924 1381.99 1676.33 3160.3 3160.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 0.000512 2048 360 6060 31680 3.47136 173.961 158.011 335.486 335.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000128 1024 500 1020 128640 11.4649 6.90317 82.3416 209.205 310.045 310.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1800 3.2e-05 2048 180 960 589440 84.8933 56.0063 1217.76 1675.71 3034.51 3034.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 0.000256 512 110 360 74880 1.61123 1.88714 7.18554 101.513 112.269 112.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000128 2048 180 5460 72960 34.0377 14.3059 491.679 413.197 953.386 953.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 700 0.000512 4096 230 1560 22080 6.6112 273.411 209.319 489.385 489.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1830 0.000256 4096 330 1200 71280 13.9822 155.268 419.498 588.792 588.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000512 1024 460 540 26880 2.35814 1.64237 8.85331 59.6224 72.5794 72.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 3.2e-05 1024 440 2520 537600 55.2528 26.9345 2041.3 836.947 2960.63 2960.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 6.4e-05 4096 60 2520 294000 46.3681 55.7208 3289.88 1676.76 5068.81 5068.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000512 2048 360 6060 31976 3.48899 414.639 158.118 576.288 576.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000128 1024 500 1020 130368 11.4162 6.84099 196.94 209.401 424.729 424.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 3.2e-05 2048 180 960 590912 84.8004 56.1268 1610.93 1679.02 3431.01 3431.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 0.000256 512 110 360 75488 1.6144 1.90672 16.4441 101.582 121.623 121.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000128 2048 180 5460 78848 33.7637 14.395 1250.75 418.76 1717.83 1717.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 0.000512 4096 230 1560 22344 6.62586 149.744 209.685 366.098 366.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1830 0.000256 4096 330 1200 71456 13.9796 366.162 421.388 801.575 801.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000512 1024 460 540 27552 2.38118 1.67245 20.9407 59.0822 84.1766 84.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 3.2e-05 1024 440 2520 537600 55.1151 27.3736 1291.41 836.493 2210.6 2210.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 6.4e-05 4096 60 2520 293888 46.2199 55.6794 2081.79 1675.39 3859.16 3859.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000512 2048 360 6060 31920 3.48739 262.55 156.969 423.051 423.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000128 1024 500 1020 129920 11.4147 6.83965 124.547 209.348 352.283 352.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 3.2e-05 2048 180 960 590464 84.6299 56.1234 1021.63 1675.11 2837.64 2837.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 0.000256 512 110 360 75264 1.60717 1.88768 10.6004 101.515 115.683 115.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000128 2048 180 5460 78848 33.6816 14.3565 793.859 421.94 1264 1264.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 0.000512 4096 230 1560 22288 6.62746 96.3013 209.55 312.523 312.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1830 0.000256 4096 330 1200 71344 13.9793 232.253 418.829 665.105 665.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000512 1024 460 540 26880 2.35488 1.64538 13.1672 59.2252 76.4932 76.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 3.2e-05 1024 440 2520 537600 55.2409 26.93 1086.31 836.64 2005.32 2005.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 6.4e-05 4096 60 2520 293664 46.3688 55.7343 1759.69 1675.23 3537.1 3537.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000512 2048 360 6060 31752 3.4719 219.72 156.934 380.171 380.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000128 1024 500 1020 130368 11.4245 6.84586 105.108 209.431 332.935 333.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 3.2e-05 2048 180 960 590016 84.6015 56.1585 867.43 1673.06 2681.38 2681.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 0.000256 512 110 360 75264 1.61171 1.89254 9.03603 101.546 114.162 114.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000128 2048 180 5460 77952 33.9471 14.3665 658.928 418.723 1126.12 1126.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 0.000512 4096 230 1560 22176 6.62045 80.8674 209.263 296.794 296.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1830 0.000256 4096 330 1200 71232 13.9817 195.564 418.474 628.062 628.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000512 1024 460 540 26880 2.3511 1.63219 11.5019 58.0356 73.6173 73.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 3.2e-05 1024 440 2520 537600 55.0652 26.882 953.449 836.813 1872.41 1872.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 6.4e-05 4096 60 2520 293888 46.1168 55.6216 1546.99 1675.98 3324.79 3324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000512 2048 360 6060 31808 3.49232 193.559 160.446 357.543 357.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000128 1024 500 1020 129024 11.4707 6.83459 91.6523 209.49 319.578 319.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 3.2e-05 2048 180 960 589568 84.4011 55.9062 760.96 1673.07 2574.47 2574.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 0.000256 512 110 360 74816 1.60243 1.88586 7.83773 101.29 112.691 112.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000128 2048 180 5460 75264 33.8065 14.2946 559.63 414.029 1021.93 1022.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 700 0.000512 4096 230 1560 22176 6.63184 250.742 209.541 466.96 467.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1830 0.000256 4096 330 1200 71232 13.9779 171.41 418.742 604.176 604.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000512 1024 460 540 26880 2.36506 1.64864 9.68694 58.3985 72.1985 72.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 3.2e-05 1024 440 2520 528640 55.2188 26.68 830.135 830.33 1742.56 1742.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 6.4e-05 4096 60 2520 293440 46.341 55.7202 1378.01 1676.14 3156.29 3156.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 0.000512 2048 360 6060 31640 3.46522 170.006 156.986 330.501 330.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000128 1024 500 1020 127680 11.4417 6.82822 80.4333 207.971 306.803 306.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 3.2e-05 2048 180 960 589120 84.602 56.0804 679.634 1672.41 2492.86 2492.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 0.000256 512 110 360 75040 1.61379 1.89478 6.88656 101.598 112.068 112.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000128 2048 180 5460 71680 34.0463 14.2262 471.194 411.5 931.128 931.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 700 0.000512 4096 230 1560 22120 6.62954 249.844 209.754 466.27 466.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1830 0.000256 4096 330 1200 71120 13.9802 151.042 418.849 583.917 583.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000512 1024 460 540 25760 2.37507 1.62525 8.71866 57.9332 70.7505 70.8526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 3.2e-05 1024 440 2520 538624 55.0469 26.8955 1904.41 837.803 2824.36 2824.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 6.4e-05 4096 60 2520 293888 46.2028 55.6185 3130.04 1675.5 4907.44 4907.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000512 2048 360 6060 31936 3.4775 376.589 162.178 542.288 542.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000128 1024 500 1020 130560 11.3901 6.83264 187.859 209.626 415.837 415.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 3.2e-05 2048 180 960 591360 84.4361 55.9899 1532.76 1677.3 3350.63 3350.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 0.000256 512 110 360 75392 1.60525 1.88826 15.9426 101.478 120.988 121.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000128 2048 180 5460 77824 33.7541 14.3378 1132.67 417.733 1598.66 1598.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 0.000512 4096 230 1560 22336 6.63309 142.185 213.24 362.102 362.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1830 0.000256 4096 330 1200 71424 13.9796 348.282 418.929 781.234 781.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000512 1024 460 540 27392 2.36845 1.668 19.8855 60.0211 84.0444 84.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 3.2e-05 1024 440 2520 536576 54.9881 26.843 1245.39 835.063 2162.48 2162.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 6.4e-05 4096 60 2520 293888 46.2202 55.6202 2153.92 1675.67 3931.51 3931.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000512 2048 360 6060 31872 3.48394 251.761 161.125 416.415 416.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000128 1024 500 1020 130048 11.3627 6.86973 126.826 209.01 354.198 354.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 3.2e-05 2048 180 960 590848 84.5701 56.0005 1050.73 1675.33 2866.77 2866.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 0.000256 512 110 360 75264 1.60634 1.88838 10.7436 102.358 116.67 116.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000128 2048 180 5460 77824 33.7867 14.3551 755.098 417.854 1221.25 1221.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 0.000512 4096 230 1560 22272 6.62707 98.0337 209.528 314.233 314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1830 0.000256 4096 330 1200 71296 13.9813 237.492 418.529 670.049 670.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000512 1024 460 540 27136 2.37747 1.66912 13.8027 60.0278 77.9749 78.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 3.2e-05 1024 440 2520 534528 54.8605 26.7461 1031.2 832.49 1945.5 1945.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 6.4e-05 4096 60 2520 293760 46.2068 55.6117 1782.56 1675.5 3559.96 3560.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000512 2048 360 6060 31680 3.46851 206.146 159.999 369.657 369.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000128 1024 500 1020 129024 11.3867 6.82394 104.144 208.425 330.912 331.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 3.2e-05 2048 180 960 589824 84.414 56.0092 868.388 1672.95 2681.9 2682.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 0.000256 512 110 360 74880 1.60192 1.88262 8.83626 101.303 113.699 113.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000128 2048 180 5460 73728 33.9049 14.3277 590.565 412.572 1051.53 1051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 0.000512 4096 230 1560 22080 6.59251 80.3762 208.865 295.877 295.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1830 0.000256 4096 330 1200 71232 13.9841 197.517 418.568 630.116 630.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000512 1024 460 540 26880 2.35171 1.64483 11.814 58.1767 74.0878 74.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 3.2e-05 1024 440 2520 532480 55.3249 26.8467 924.134 835.331 1841.83 1841.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 6.4e-05 4096 60 2520 293376 46.2111 55.6119 1649.84 1673.79 3425.53 3425.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000512 2048 360 6060 31744 3.48 185.245 159.892 348.661 348.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000128 1024 500 1020 129024 11.4653 6.8263 96.2708 209.198 323.891 324.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 3.2e-05 2048 180 960 589824 84.8448 55.9837 807.882 1675.91 2624.75 2624.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 0.000256 512 110 360 75264 1.61062 1.88643 8.26493 101.524 113.355 113.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000128 2048 180 5460 77824 33.8425 14.4542 559.377 418.418 1026.25 1026.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 0.000512 4096 230 1560 22016 6.6007 74.6636 208.863 290.171 290.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1830 0.000256 4096 330 1200 71168 13.9825 182.006 418.581 614.613 614.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000512 1024 460 540 25600 2.34838 1.61792 10.0756 57.7858 71.9245 72.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 3.2e-05 1024 440 2520 532480 55.6221 26.8965 849.727 838.228 1770.67 1770.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 6.4e-05 4096 60 2520 293120 46.2566 55.6093 1505.61 1673.45 3281 3281.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000512 2048 360 6060 31680 3.4793 169.304 157 329.828 329.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000128 1024 500 1020 128000 11.2473 6.79923 87.2756 206.54 311.993 312.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 3.2e-05 2048 180 960 591360 84.4663 55.9804 737.292 1676.05 2553.92 2554.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 0.000256 512 110 360 74880 1.60563 1.8855 7.49552 101.31 112.37 112.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000128 2048 180 5460 71680 34.3404 14.252 472.832 412.932 934.515 934.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 0.000512 4096 230 1560 22080 6.63552 69.3652 209.562 285.605 285.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1830 0.000256 4096 330 1200 71040 13.9735 166.642 418.24 598.897 598.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000512 1024 460 540 26880 2.36288 1.64822 10.1854 59.4213 73.7141 73.8176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 3.2e-05 1024 440 2496 539648 54.9878 26.91 1638.18 837.646 2557.93 2558.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 6.4e-05 4096 60 2496 294080 46.1138 55.6175 2679.7 1676.07 4457.57 4457.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 0.000512 2048 360 6080 31968 3.48979 338.418 157.327 499.28 499.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000128 1024 500 1024 130560 11.3854 6.91216 157.661 209.55 385.638 385.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1800 3.2e-05 2048 180 960 591104 84.781 56.1233 1545.79 1677.27 3364.11 3364.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 0.000256 512 110 384 75392 1.60563 1.88912 13.8995 101.541 119.009 119.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.000128 2048 180 5504 78336 33.791 14.3484 1020.23 418.972 1487.51 1487.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 700 0.000512 4096 230 1600 21952 6.61907 224.119 212.619 443.402 443.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1830 0.000256 4096 330 1216 71392 13.9776 302.633 418.986 735.64 735.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000512 1024 460 576 26880 2.37309 1.66298 17.7046 59.2045 81.0436 81.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 3.2e-05 1024 440 2496 538624 55.0827 26.8968 1046.29 837.857 1966.33 1966.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 940 6.4e-05 4096 60 2496 293888 46.2275 55.6229 1835.96 1675.48 3613.37 3613.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 0.000512 2048 360 6080 31936 3.49101 216.914 166.029 386.479 386.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000128 1024 500 1024 130560 11.3989 6.83008 101.405 209.618 329.385 329.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1800 3.2e-05 2048 180 960 590848 85.3515 56.1912 2307.78 1675.32 4124.78 4124.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 0.000256 512 110 384 75264 1.60589 1.88621 9.05811 101.482 114.103 114.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.000128 2048 180 5504 77824 33.766 14.3278 651.732 417.724 1117.72 1117.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 700 0.000512 4096 230 1600 21888 6.61702 223.048 209.436 439.146 439.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1830 0.000256 4096 330 1216 71360 13.9779 194.765 419.042 627.831 627.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1290 0.000512 1024 460 576 26880 2.37763 1.66714 27.216 58.973 90.3298 90.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 3.2e-05 1024 440 2496 537600 55.017 26.8718 867.56 837.273 1786.93 1787.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 940 6.4e-05 4096 60 2496 293952 46.1389 55.6063 1549.7 1677.61 3329.13 3329.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 0.000512 2048 360 6080 31872 3.47907 180.331 160.709 344.565 344.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 0.000128 1024 500 1024 129792 11.4282 6.83306 84.526 209.525 312.443 312.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1800 3.2e-05 2048 180 960 590592 85.0959 55.9525 2303.5 1676.48 4121.18 4121.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 0.000256 512 110 384 75264 1.60298 1.8903 7.63802 101.546 112.751 112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 0.000128 2048 180 5504 76800 33.7813 14.3091 534.089 416.84 999.18 999.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 700 0.000512 4096 230 1600 21888 6.62733 223.18 209.803 439.653 439.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1830 0.000256 4096 330 1216 71328 13.9857 161.743 419.445 595.217 595.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1290 0.000512 1024 460 576 26496 2.37933 1.66307 27.1475 59.94 91.2328 91.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 3.2e-05 1024 440 2496 536576 55.0005 26.8396 744.278 835.875 1662.2 1662.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 940 6.4e-05 4096 60 2496 293888 46.4014 55.6118 4742 1677.28 6521.38 6521.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 0.000512 2048 360 6080 31872 3.49178 155.288 163.387 322.211 322.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 0.000128 1024 500 1024 130048 11.3688 6.83229 73.1022 209.212 300.644 300.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1800 3.2e-05 2048 180 960 590848 85.2963 56.0326 2298.79 1681.27 4121.56 4121.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 0.000256 512 110 384 75008 1.60608 1.88272 6.58413 101.484 111.631 111.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 0.000128 2048 180 5504 77824 33.7879 14.5003 465.994 418.261 932.705 932.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 700 0.000512 4096 230 1600 21760 6.61504 221.508 209.268 437.436 437.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1830 0.000256 4096 330 1216 71296 13.9793 138.969 419.69 572.683 572.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1290 0.000512 1024 460 576 26624 2.38886 1.67117 26.9282 60.1535 91.2427 91.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 3.2e-05 1024 440 2496 540160 55.0054 27.409 2214.33 838.482 3135.43 3135.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 6.4e-05 4096 60 2496 294000 46.3663 55.726 3568.53 1677.27 5347.98 5348.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000512 2048 360 6080 31960 3.48989 456.646 162.321 622.503 622.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000128 1024 500 1024 130560 11.4235 6.99907 213.474 209.774 441.797 441.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 3.2e-05 2048 180 960 591040 84.8148 56.162 1746.8 1680.98 3568.89 3569.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 0.000256 512 110 384 75360 1.61168 1.89386 19.6908 101.592 124.857 124.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000128 2048 180 5504 78080 33.9786 14.3649 1370.11 419.401 1838.02 1838.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 700 0.000512 4096 230 1600 21920 6.62838 306.257 209.652 522.581 522.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1830 0.000256 4096 330 1216 71360 13.9796 406.9 419.273 840.196 840.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000512 1024 460 576 26720 2.38179 1.66074 23.4793 58.9447 86.5667 86.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 3.2e-05 1024 440 2496 540160 54.9173 26.9326 1357.56 838.629 2278.24 2278.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 6.4e-05 4096 60 2496 293920 46.1906 55.7097 2170.45 1677.21 3949.64 3949.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 0.000512 2048 360 6080 31920 3.48602 277.927 158.072 439.53 439.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000128 1024 500 1024 130560 11.4149 6.84237 130.475 209.852 358.714 358.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1800 3.2e-05 2048 180 960 590720 84.6306 56.0781 1555.59 1677 3373.43 3373.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 0.000256 512 110 384 75200 1.60368 1.88618 12.0169 101.519 117.1 117.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000128 2048 180 5504 78080 33.9199 14.366 834.611 419.652 1302.71 1302.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 700 0.000512 4096 230 1600 21840 6.61507 302.533 209.459 518.648 518.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1830 0.000256 4096 330 1216 71280 13.9767 246.933 419.112 680.066 680.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000512 1024 460 576 26560 2.37075 1.64842 14.3972 59.7548 78.2728 78.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 3.2e-05 1024 440 2496 537600 54.8696 26.8863 1111.68 835.323 2028.96 2029.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 6.4e-05 4096 60 2496 293760 46.3442 55.7374 1797.01 1676.98 3576.15 3576.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 0.000512 2048 360 6080 31800 3.47507 229.064 159.978 392.56 392.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000128 1024 500 1024 129600 11.3958 6.84442 106.97 209.045 334.383 334.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1800 3.2e-05 2048 180 960 589440 85.0238 56.0968 1359.24 1676.45 3176.93 3177.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 0.000256 512 110 384 75120 1.6136 1.89712 9.72832 101.6 114.909 114.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000128 2048 180 5504 76800 34.0359 14.3811 678.52 418.024 1145.12 1145.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 700 0.000512 4096 230 1600 21840 6.62506 304.777 209.674 521.119 521.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1830 0.000256 4096 330 1216 71280 13.9848 204.979 419.33 638.338 638.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000512 1024 460 576 26400 2.40253 1.66259 12.1413 59.0532 75.3615 75.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 3.2e-05 1024 440 2496 537600 55.0478 26.9638 955.028 838.734 1875.97 1876.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 6.4e-05 4096 60 2496 293760 46.1285 55.6136 1543.32 1677.6 3322.74 3322.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 0.000512 2048 360 6080 31840 3.49114 196.444 156.027 356.005 356.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000128 1024 500 1024 129280 11.2992 6.81936 92.0256 208.23 318.503 318.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1800 3.2e-05 2048 180 960 590080 84.5901 55.9866 1312.95 1677.84 3131.5 3131.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 0.000256 512 110 384 74880 1.59955 1.88269 8.66618 101.463 113.686 113.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.000128 2048 180 5504 74240 33.8183 14.3092 563.16 412.975 1024.42 1024.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 700 0.000512 4096 230 1600 21760 6.6129 300.587 209.453 516.696 516.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1830 0.000256 4096 330 1216 71200 13.9727 176.268 420.66 610.942 611.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000512 1024 460 576 26240 2.36486 1.63882 10.4118 58.1133 72.6283 72.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 3.2e-05 1024 440 2496 531200 55.3826 26.8044 861.856 833.467 1777.71 1777.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 940 6.4e-05 4096 60 2496 293600 46.3355 55.7098 1596.49 1675.77 3374.38 3374.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 0.000512 2048 360 6080 31800 3.4847 179.472 160.721 343.718 343.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000128 1024 500 1024 129600 11.3964 6.84829 84.3506 208.679 311.407 311.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1800 3.2e-05 2048 180 960 588800 85.3404 56.0742 3141.6 1675.24 4958.4 4958.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 0.000256 512 110 384 74800 1.60979 1.89235 7.51568 101.378 112.466 112.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.000128 2048 180 5504 73600 34.0362 14.3314 513.556 412.912 974.999 975.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 700 0.000512 4096 230 1600 21600 6.57754 301.652 208.771 517.042 517.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1830 0.000256 4096 330 1216 71200 13.9837 161.782 419.231 595.039 595.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1290 0.000512 1024 460 576 25600 2.38227 1.63766 39.0221 59.5651 102.706 102.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 3.2e-05 1024 440 2496 539136 54.9191 26.9052 2053.12 837.023 2972.16 2972.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 6.4e-05 4096 60 2496 293952 46.2316 55.675 3287.01 1676.96 5065.95 5066.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000512 2048 360 6080 31968 3.48768 420.821 162.354 586.709 586.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000128 1024 500 1024 130176 11.4007 6.84397 197.906 209.413 425.69 425.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 3.2e-05 2048 180 960 590976 84.6224 56.1381 1609.68 1676.94 3427.52 3427.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 0.000256 512 110 384 75360 1.60874 1.89174 18.2877 101.572 123.432 123.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000128 2048 180 5504 77568 33.9247 14.3763 1253.5 418.715 1720.67 1720.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 0.000512 4096 230 1600 21936 6.62253 152.481 209.762 368.906 368.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1830 0.000256 4096 330 1216 71376 13.9862 372.683 419.469 806.18 806.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000512 1024 460 576 26880 2.38042 1.66813 22.1276 60.9956 87.2725 87.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 3.2e-05 1024 440 2496 537600 55.0257 26.8736 1283.51 836.269 2201.88 2202.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 6.4e-05 4096 60 2496 293952 46.1363 55.6137 2048.53 1675.58 3825.95 3826.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000512 2048 360 6080 31872 3.48381 260.587 161.069 425.184 425.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000128 1024 500 1024 129792 11.4208 6.8313 123.181 209.283 350.847 350.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 3.2e-05 2048 180 960 590592 84.3862 55.9656 1004.38 1675.41 2820.27 2820.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 0.000256 512 110 384 75264 1.60563 1.8848 11.5412 101.491 116.594 116.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000128 2048 180 5504 76800 33.7526 14.313 775.55 416.424 1240.2 1240.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 700 0.000512 4096 230 1600 21888 6.62378 264.785 209.548 481.002 481.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1830 0.000256 4096 330 1216 71328 13.9849 234.263 424.158 672.45 672.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000512 1024 460 576 26496 2.37558 1.66256 14.0663 59.8789 78.0835 78.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 3.2e-05 1024 440 2496 534528 55.1744 26.855 1040.85 835.28 1958.35 1958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 6.4e-05 4096 60 2496 293760 46.2232 55.6811 1693.95 1676.81 3472.74 3472.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000512 2048 360 6080 31824 3.47978 215.542 160.463 379.528 379.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000128 1024 500 1024 129024 11.4283 6.83693 100.866 209.072 328.337 328.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 3.2e-05 2048 180 960 589824 84.7463 56.0511 827.318 1676.53 2644.78 2644.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 0.000256 512 110 384 74880 1.61091 1.88467 9.15946 101.45 114.181 114.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000128 2048 180 5504 76032 33.7424 14.2881 632.909 414.903 1096 1096.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 700 0.000512 4096 230 1600 21744 6.61299 261.712 209.286 477.655 477.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1830 0.000256 4096 330 1216 71280 13.9833 192.851 419.441 626.322 626.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000512 1024 460 576 26496 2.37069 1.64454 11.5354 59.4824 75.1324 75.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 3.2e-05 1024 440 2496 534528 54.8408 26.7446 921.024 833.073 1835.87 1836.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 6.4e-05 4096 60 2496 293760 46.2015 55.6253 1500.7 1676.69 3279.29 3279.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 0.000512 2048 360 6080 31680 3.47526 190.281 159.861 353.66 353.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000128 1024 500 1024 129024 11.3743 6.82765 89.2663 208.576 316.171 316.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1800 3.2e-05 2048 180 960 589824 84.4595 56.021 1205.43 1674.21 3020.25 3020.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 0.000256 512 110 384 74880 1.60368 1.87968 8.05901 101.345 112.961 113.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.000128 2048 180 5504 73728 33.9094 14.2801 543.708 412.992 1005.05 1005.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 700 0.000512 4096 230 1600 21696 6.61744 260.927 209.236 476.828 476.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1830 0.000256 4096 330 1216 71232 13.9829 171.13 419.344 604.498 604.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000512 1024 460 576 26112 2.37194 1.64582 9.55011 59.2773 72.9472 73.0455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 3.2e-05 1024 440 2496 537600 54.8478 27.0502 818.47 834.757 1735.32 1735.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 6.4e-05 4096 60 2496 293280 46.2117 55.6767 1318.9 1675.12 3095.99 3096.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 0.000512 2048 360 6080 31680 3.47098 168.6 161.121 333.239 333.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000128 1024 500 1024 128640 11.4608 6.83622 78.5682 209.035 306.028 306.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1800 3.2e-05 2048 180 960 589440 84.8026 56.2482 1139.83 1674.44 2955.44 2955.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 0.000256 512 110 384 74880 1.61184 1.88765 7.36237 101.478 112.414 112.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000128 2048 180 5504 72960 34.0008 14.4386 473.892 412.891 935.38 935.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 700 0.000512 4096 230 1600 21600 6.59443 259.414 211.01 477.063 477.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1830 0.000256 4096 330 1216 71040 13.9676 149.528 418.337 581.876 581.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000512 1024 460 576 25920 2.37235 1.64451 9.04915 59.2344 72.4025 72.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 3.2e-05 1024 440 2496 539392 55.0134 26.937 1918.16 836.405 2836.71 2836.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 6.4e-05 4096 60 2496 294000 46.3775 55.7322 3094.87 1675.65 4872.71 4872.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000512 2048 360 6080 31920 3.47357 394.967 161.114 559.598 559.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000128 1024 500 1024 130368 11.4103 6.84493 184.473 209.265 412.121 412.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 3.2e-05 2048 180 960 590464 84.8424 56.1603 1510.07 1674.96 3326.16 3326.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 0.000256 512 110 384 75376 1.61562 1.89616 16.8672 101.552 122.002 122.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000128 2048 180 5504 77952 33.9311 14.4325 1183.89 418.38 1650.79 1650.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 0.000512 4096 230 1600 21896 6.62112 142.531 209.422 358.616 358.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1830 0.000256 4096 330 1216 71344 13.9796 351.944 418.92 784.886 784.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000512 1024 460 576 26880 2.39187 1.66912 20.7236 59.0485 83.93 84.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 3.2e-05 1024 440 2496 537600 55.1308 26.9125 1209.94 836.51 2128.68 2128.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 6.4e-05 4096 60 2496 293888 46.2408 55.6728 1979.61 1675.43 3757.02 3757.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000512 2048 360 6080 31808 3.47514 250.426 160.974 414.918 414.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000128 1024 500 1024 129920 11.4262 6.83203 117.342 209.347 345.075 345.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 3.2e-05 2048 180 960 590464 84.6118 56.0678 970.945 1675.28 2787.04 2787.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 0.000256 512 110 384 75264 1.60582 1.88893 10.8329 101.513 115.915 115.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000128 2048 180 5504 77056 33.9971 14.3909 745.055 418.553 1212.15 1212.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 0.000512 4096 230 1600 21840 6.61504 92.1206 209.435 308.215 308.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1830 0.000256 4096 330 1216 71232 13.9836 224.603 418.626 657.257 657.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000512 1024 460 576 26432 2.3673 1.64467 13.1069 58.4472 75.6646 75.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 3.2e-05 1024 440 2496 537600 55.246 26.936 1027.46 836.682 1946.52 1946.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 6.4e-05 4096 60 2496 293664 46.3933 55.7158 1670.19 1675.46 3447.83 3447.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000512 2048 360 6080 31752 3.47136 212.474 160.944 376.932 376.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000128 1024 500 1024 130368 11.4273 6.84003 100.169 209.448 328.012 328.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 3.2e-05 2048 180 960 588672 85.0186 56.0374 819.143 1673.19 2633.52 2633.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 0.000256 512 110 384 75264 1.61798 1.89082 9.13216 101.553 114.266 114.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000128 2048 180 5504 77952 33.9618 14.3604 639.904 418.744 1107.13 1107.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 0.000512 4096 230 1600 21672 6.59856 77.7032 208.863 293.207 293.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1830 0.000256 4096 330 1216 71232 13.9811 190.499 418.978 623.502 623.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000512 1024 460 576 26208 2.36893 1.62861 11.3605 60.4103 75.8682 75.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 3.2e-05 1024 440 2496 537600 55.0642 26.882 903.514 837.357 1823.02 1823.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 6.4e-05 4096 60 2496 293888 46.1268 55.6175 1470.18 1677.43 3249.43 3249.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000512 2048 360 6080 31584 3.46163 184.297 160.079 347.883 347.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000128 1024 500 1024 129024 11.4831 6.82554 86.7425 209.673 314.86 314.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 3.2e-05 2048 180 960 589568 84.4017 55.9944 722.482 1674.51 2537.52 2537.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 0.000256 512 110 384 74816 1.60406 1.88416 8.04246 101.332 112.935 113.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000128 2048 180 5504 75264 33.7903 14.3153 540.096 414.392 1002.76 1002.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 700 0.000512 4096 230 1600 21728 6.61219 238.023 209.615 454.295 454.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1830 0.000256 4096 330 1216 71008 13.9793 165.597 421.707 601.327 601.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000512 1024 460 576 25984 2.37501 1.64854 9.91651 58.4256 72.4654 72.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 3.2e-05 1024 440 2496 528640 55.2197 26.6832 786.943 829.509 1698.55 1698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 6.4e-05 4096 60 2496 293440 46.3749 55.726 1315.39 1674.52 3092.08 3092.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000512 2048 360 6080 31640 3.47366 164.586 157.736 325.84 325.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000128 1024 500 1024 127680 11.4227 6.89594 76.664 207.777 302.891 303.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 3.2e-05 2048 180 960 586880 85.1448 55.9903 646.552 1671.56 2459.39 2459.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 0.000256 512 110 384 75040 1.61571 1.89043 7.04429 101.553 112.178 112.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000128 2048 180 5504 71680 34.056 14.4001 457.867 409.387 915.874 916.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 700 0.000512 4096 230 1600 21560 6.6007 234.535 208.834 450.013 450.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1830 0.000256 4096 330 1216 71120 13.9752 147.886 418.92 580.825 580.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000512 1024 460 576 25760 2.37139 1.62406 8.9903 58.1494 71.2344 71.3339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 3.2e-05 1024 440 2496 538624 55.0507 26.9037 1853.54 837.932 2773.63 2773.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 6.4e-05 4096 60 2496 293888 46.212 55.6114 3079.76 1675.8 4857.47 4857.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000512 2048 360 6080 31936 3.49242 377.057 158.042 538.637 538.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000128 1024 500 1024 130560 11.4048 6.83568 183.795 209.66 411.83 411.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 3.2e-05 2048 180 960 590848 84.5434 55.9823 1504.98 1675.7 3321.34 3321.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 0.000256 512 110 384 75264 1.60563 1.88579 16.6459 101.482 121.694 121.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000128 2048 180 5504 77824 33.7525 14.336 1132.63 417.792 1598.67 1598.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 0.000512 4096 230 1600 21888 6.6161 142.574 209.461 358.696 358.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1830 0.000256 4096 330 1216 71360 13.9832 350.266 419.108 783.402 783.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000512 1024 460 576 26880 2.38237 1.66938 20.6838 58.9797 83.815 83.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 3.2e-05 1024 440 2496 536576 54.9906 26.8409 1200.89 835.929 2118.85 2119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 6.4e-05 4096 60 2496 293888 46.2295 55.6171 2083.08 1677.43 3862.42 3862.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000512 2048 360 6080 31872 3.4905 245.215 160.222 408.972 409.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000128 1024 500 1024 130048 11.3661 6.83066 122.29 209.23 349.847 349.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 3.2e-05 2048 180 960 590848 84.5776 56.1505 1020.73 1678.48 2840.08 2840.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 0.000256 512 110 384 75008 1.6025 1.8903 11.1444 101.485 116.194 116.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000128 2048 180 5504 77824 33.7755 14.3532 739.048 418.295 1205.63 1205.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 0.000512 4096 230 1600 21760 6.61504 96.0001 209.288 311.946 312.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1830 0.000256 4096 330 1216 71296 13.9868 235.949 419.451 669.43 669.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000512 1024 460 576 26624 2.39146 1.67482 14.0648 60.1633 78.3932 78.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 3.2e-05 1024 440 2496 534528 54.8106 26.7472 987.681 832.477 1901.92 1902.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 6.4e-05 4096 60 2496 293760 46.2259 55.6112 1730.93 1675.46 3508.31 3508.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000512 2048 360 6080 31680 3.47926 200.942 158.778 363.243 363.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000128 1024 500 1024 129024 11.3798 6.83008 100.769 208.418 327.525 327.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 3.2e-05 2048 180 960 589824 84.4811 55.9186 841.716 1673.01 2655.26 2655.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 0.000256 512 110 384 74880 1.60189 1.88211 9.2008 101.315 114.072 114.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.000128 2048 180 5504 73728 33.9253 14.5353 576.704 412.573 1037.9 1038.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 0.000512 4096 230 1600 21696 6.61629 79.7769 209.084 295.52 295.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1830 0.000256 4096 330 1216 71232 13.9743 195.196 419.043 628.258 628.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000512 1024 460 576 26112 2.36998 1.64614 10.9467 58.4565 73.5183 73.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 3.2e-05 1024 440 2496 532480 55.345 26.8441 889.473 836.111 1807.97 1808.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 6.4e-05 4096 60 2496 293376 46.2179 55.61 1594.81 1675.37 3372.08 3372.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000512 2048 360 6080 31744 3.48378 179.48 160.278 343.283 343.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000128 1024 500 1024 129024 11.4737 6.83418 92.0413 209.399 319.88 319.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 3.2e-05 2048 180 960 589824 84.7769 56.0273 776.994 1678.29 2596.22 2596.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 0.000256 512 110 384 74752 1.6113 1.88874 8.50794 101.571 113.651 113.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.000128 2048 180 5504 77824 33.8299 14.3606 546.293 418.64 1013.28 1013.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 0.000512 4096 230 1600 21504 6.56621 72.5135 208.603 287.725 287.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1830 0.000256 4096 330 1216 71168 13.9812 179.011 419.445 612.479 612.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000512 1024 460 576 25600 2.35133 1.61824 10.3586 58.7679 73.1973 73.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 3.2e-05 1024 440 2496 532480 55.6246 26.905 815.954 838.952 1737.63 1737.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 6.4e-05 4096 60 2496 293120 46.262 55.6114 1469.21 1675.04 3246.2 3246.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000512 2048 360 6080 31680 3.48774 165.22 157.143 325.894 325.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000128 1024 500 1024 128000 11.2456 6.79936 84.9083 206.734 309.818 309.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 3.2e-05 2048 180 960 588800 84.8801 56.0148 714.033 1677.64 2532.7 2532.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 0.000256 512 110 384 74240 1.59997 1.88454 7.79674 101.353 112.707 112.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000128 2048 180 5504 71680 34.3241 14.3196 464.112 413.317 926.227 926.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 0.000512 4096 230 1600 21440 6.56342 67.2442 208.597 282.445 282.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1830 0.000256 4096 330 1216 71040 13.9817 165.905 419.101 599.03 599.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000512 1024 460 576 25600 2.38448 1.65069 10.0115 59.4488 73.5942 73.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 3.2e-05 1024 440 2496 528384 54.4159 26.4538 751.04 824.634 1656.74 1656.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 6.4e-05 4096 60 2496 293376 46.1722 55.6012 1389.59 1674.7 3166.14 3166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000512 2048 360 6080 31488 3.47466 149.626 160.706 313.848 313.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000128 1024 500 1024 125952 11.3558 6.8056 78.8291 206.648 303.771 303.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 3.2e-05 2048 180 960 589824 84.5156 56.0968 677.026 1673.71 2491.48 2491.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 0.000256 512 110 384 74496 1.60582 1.8857 7.76202 101.478 112.806 112.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.000128 2048 180 5504 73728 33.9484 14.295 439.194 413.328 900.923 901.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 700 0.000512 4096 230 1600 21504 6.61613 220.701 209.117 436.476 436.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1830 0.000256 4096 330 1216 71040 13.9841 156.627 419.1 589.755 589.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000512 1024 460 576 26112 2.38797 1.65274 9.04685 59.7754 72.9624 73.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1700 3.2e-05 1024 440 2560 535552 55.3628 26.9251 1653.65 838.603 2574.74 2574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 940 6.4e-05 4096 60 2560 292768 46.4132 55.6713 5152.64 1677.7 6932.51 6932.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1320 0.000512 2048 360 6144 31920 3.49347 340.019 160.665 504.221 504.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1690 0.000128 1024 500 1024 128000 11.5523 6.83958 231.843 209.761 460.134 460.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1800 3.2e-05 2048 180 1024 585856 85.6667 56.1724 2680.8 1677.5 4500.28 4500.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 0.000256 512 110 384 74848 1.60707 1.88838 24.1068 101.583 129.257 129.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 0.000128 2048 180 5504 75520 34.281 14.3503 984.157 419.444 1452.39 1452.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 700 0.000512 4096 230 1664 21280 6.62787 266.214 209.774 482.66 482.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1830 0.000256 4096 330 1280 71056 13.9857 571.776 419.551 1005.36 1005.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000512 1024 460 640 26496 2.39776 1.67197 29.5203 61.0904 94.7849 94.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 3.2e-05 1024 440 2560 535552 55.2182 26.8907 1877.58 837.869 2797.76 2797.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 940 6.4e-05 4096 60 2560 292736 46.1496 55.6023 3061.06 1676.2 4839.08 4839.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 0.000512 2048 360 6144 31904 3.48979 381.991 161.243 546.765 546.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000128 1024 500 1024 128000 11.4935 6.83149 177.744 209.612 405.806 405.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1800 3.2e-05 2048 180 1024 585728 85.0174 56.0342 1765.86 1679.6 3586.64 3586.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 0.000256 512 110 384 74816 1.60576 1.89011 17.5059 101.548 122.625 122.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.000128 2048 180 5504 75264 34.2812 14.41 1101.66 419.183 1569.7 1569.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 700 0.000512 4096 230 1664 21248 6.61658 234.795 209.509 450.965 451.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1830 0.000256 4096 330 1280 71040 13.9837 351.103 421.032 786.163 786.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000512 1024 460 640 26368 2.38371 1.66496 21.4342 59.7079 85.2943 85.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 3.2e-05 1024 440 2560 534528 55.344 26.8928 1212.39 838.383 2133.21 2133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 940 6.4e-05 4096 60 2560 292608 46.1979 55.6155 1965.76 1676.65 3744.29 3744.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 0.000512 2048 360 6144 31872 3.48979 245.817 160.847 410.195 410.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000128 1024 500 1024 128000 11.519 6.83533 115.043 209.769 343.297 343.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1800 3.2e-05 2048 180 1024 585216 85.0803 55.978 1339.71 1676.49 3157.39 3157.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 0.000256 512 110 384 74624 1.60563 1.88986 11.1906 101.523 116.281 116.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.000128 2048 180 5504 74752 34.2651 14.3792 707.64 421.388 1177.83 1177.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 700 0.000512 4096 230 1664 21184 6.61066 233.742 209.459 449.855 449.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1830 0.000256 4096 330 1280 70976 13.9758 229.387 419.172 662.58 662.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1290 0.000512 1024 460 640 26368 2.38538 1.67101 17.4152 59.9812 81.5497 81.6497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 3.2e-05 1024 440 2560 534528 55.257 26.875 984.974 836.418 1903.72 1903.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 940 6.4e-05 4096 60 2560 292608 46.123 55.5991 1797.85 1675.86 3575.51 3575.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 0.000512 2048 360 6144 31776 3.47875 201.231 159.861 364.614 364.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000128 1024 500 1024 127488 11.5093 6.82765 94.0211 209.306 321.794 321.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1800 3.2e-05 2048 180 1024 585216 85.3556 56.0176 2606.06 1685.74 4433.31 4433.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 0.000256 512 110 384 74688 1.60768 1.88826 9.2177 101.5 114.286 114.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.000128 2048 180 5504 73728 34.2584 14.3504 572.22 416.405 1037.4 1037.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 700 0.000512 4096 230 1664 21120 6.61309 233.31 209.122 449.09 449.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1830 0.000256 4096 330 1280 70944 13.9734 186.814 418.831 619.665 619.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1290 0.000512 1024 460 640 26112 2.38211 1.66298 30.0282 59.8161 93.9925 94.0917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 3.2e-05 1024 440 2560 532480 55.332 26.8395 876.351 835.478 1794.2 1794.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 940 6.4e-05 4096 60 2560 292608 46.1722 55.6143 1629.6 1676.13 3407.6 3407.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1320 0.000512 2048 360 6144 31744 3.47546 180.07 164.029 347.622 347.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000128 1024 500 1024 126976 11.5266 6.82598 82.939 209.185 310.607 310.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1800 3.2e-05 2048 180 1024 584704 85.8156 56.0456 2596.76 1675.86 4414.62 4414.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 0.000256 512 110 384 74496 1.60605 1.88499 8.22358 101.444 113.233 113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.000128 2048 180 5504 73728 34.5012 14.3364 511.562 417.979 978.543 978.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 700 0.000512 4096 230 1664 21120 6.61648 233.779 209.365 449.805 449.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1830 0.000256 4096 330 1280 70912 13.971 167.26 418.947 600.222 600.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1290 0.000512 1024 460 640 26112 2.40099 1.67302 30.0194 61.0904 95.2854 95.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 3.2e-05 1024 440 2560 532480 55.5244 27.0096 804.703 838.721 1726.15 1726.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 940 6.4e-05 4096 60 2560 292480 46.1421 55.6193 1512.2 1677.59 3291.63 3291.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1320 0.000512 2048 360 6144 31680 3.47341 164.407 161.796 329.718 329.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000128 1024 500 1024 126720 11.4606 6.82163 76.4585 208.342 303.211 303.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1800 3.2e-05 2048 180 1024 584960 85.4333 56.0801 2602.96 1677.19 4421.8 4421.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 0.000256 512 110 384 74240 1.60496 1.88621 7.63126 101.462 112.66 112.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.000128 2048 180 5504 71680 34.2189 14.2897 456.886 412.888 918.446 918.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 700 0.000512 4096 230 1664 21120 6.62118 233.505 209.683 449.854 449.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1830 0.000256 4096 330 1280 70880 13.977 154.458 419.271 587.747 587.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1290 0.000512 1024 460 640 25600 2.37254 1.64141 29.6184 59.4376 93.1728 93.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 3.2e-05 1024 440 2560 528384 55.4002 26.7531 737.836 832.493 1652.68 1652.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 940 6.4e-05 4096 60 2560 292224 46.2243 55.6196 1422.83 1675.51 3200.26 3200.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1320 0.000512 2048 360 6144 31680 3.47453 152.121 163.805 319.443 319.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 0.000128 1024 500 1024 125952 11.5366 6.82774 70.611 216.76 305.867 305.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1800 3.2e-05 2048 180 1024 583680 85.7232 56.0088 2586.15 1673.75 4401.78 4401.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 0.000256 512 110 384 74112 1.60112 1.88384 7.05072 101.308 111.917 111.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 580 0.000128 2048 180 5504 70656 34.4974 14.3176 416.495 414.048 879.519 879.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 700 0.000512 4096 230 1664 20928 6.57802 231.748 208.626 446.994 447.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1830 0.000256 4096 330 1280 70848 13.9694 142.468 418.881 575.361 575.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1290 0.000512 1024 460 640 25344 2.38413 1.64576 29.3603 59.4299 92.9239 93.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 3.2e-05 1024 440 2560 530432 55.7134 26.8795 696.744 836.577 1616.12 1616.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 940 6.4e-05 4096 60 2560 292544 46.106 55.6114 1355.53 1675.83 3133.16 3133.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1320 0.000512 2048 360 6144 31584 3.47136 141.545 158.392 303.455 303.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 0.000128 1024 500 1024 127232 11.5368 6.83286 66.9003 209.471 294.875 295.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1800 3.2e-05 2048 180 1024 584192 85.4162 56.0498 2595.31 1672.85 4409.77 4409.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 0.000256 512 110 384 73920 1.60403 1.88048 6.65901 101.28 111.495 111.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 0.000128 2048 180 5504 71680 34.4046 14.336 395.466 413.988 858.355 858.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 700 0.000512 4096 230 1664 21056 6.6089 233.077 209.463 449.197 449.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1830 0.000256 4096 330 1280 70784 13.9778 133 418.666 565.689 565.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1290 0.000512 1024 460 640 25984 2.38598 1.64941 30.2437 58.5945 92.9734 93.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 3.2e-05 1024 440 2560 532480 55.3387 26.8369 665.208 835.115 1582.69 1582.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 940 6.4e-05 4096 60 2560 291840 46.3892 55.6289 5098.9 1673.37 6874.37 6874.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1320 0.000512 2048 360 6144 31488 3.46733 134.715 159.208 297.436 297.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 0.000128 1024 500 1024 126976 11.5292 6.82851 63.7919 209.144 291.426 291.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1800 3.2e-05 2048 180 1024 583680 85.7797 56.0096 2591.39 1677.81 4411.13 4411.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 0.000256 512 110 384 74240 1.61078 1.88826 6.42618 101.517 111.514 111.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 580 0.000128 2048 180 5504 73728 34.518 14.331 388.493 418.211 855.709 855.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 700 0.000512 4096 230 1664 20992 6.61226 231.868 209.263 447.787 447.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1830 0.000256 4096 330 1280 70656 13.9592 126.481 418.08 558.566 558.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1290 0.000512 1024 460 640 24576 2.37245 1.62019 28.4497 57.7328 90.2776 90.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 3.2e-05 1024 440 2520 537600 55.0404 26.8902 640.334 837.426 1559.9 1560.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 940 6.4e-05 4096 60 2520 293888 46.284 55.6257 4878.81 1677.58 6658.38 6658.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1320 0.000512 2048 360 6060 31808 3.48774 130.66 161.08 295.273 295.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 0.000128 1024 500 1020 129024 11.4783 6.83546 62.0962 209.698 290.236 290.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1800 3.2e-05 2048 180 960 589568 85.038 55.9848 2432 1677.87 4251.04 4251.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1880 0.000256 512 110 360 74816 1.59955 1.88739 21.8789 101.339 126.78 126.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 580 0.000128 2048 180 5460 75264 33.811 14.2833 379.15 414.439 841.845 841.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 700 0.000512 4096 230 1560 22176 6.62528 222.135 209.753 438.559 438.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1830 0.000256 4096 330 1200 71232 13.9787 534.023 419.139 967.186 967.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000512 1024 460 540 26880 2.3609 1.65037 26.4474 61.07 91.6244 91.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 3.2e-05 1024 440 2496 537600 55.0368 26.8822 619.594 836.646 1538.35 1538.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 940 6.4e-05 4096 60 2496 293888 46.2911 55.6114 4746.14 1675.99 6524.11 6524.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1320 0.000512 2048 360 6080 31584 3.46051 128.027 161.507 293.038 293.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 0.000128 1024 500 1024 129024 11.4764 6.83162 60.3141 209.498 288.247 288.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1800 3.2e-05 2048 180 960 589568 85.0621 55.9524 2302.27 1673.03 4116.46 4116.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1880 0.000256 512 110 384 74816 1.60157 1.88474 21.4848 101.303 126.347 126.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 580 0.000128 2048 180 5504 75264 33.7989 14.3515 374.748 414.035 837.094 837.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 700 0.000512 4096 230 1600 21728 6.61472 221.383 209.431 437.471 437.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1830 0.000256 4096 330 1216 71008 13.9798 525.541 418.021 957.588 957.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000512 1024 460 576 25984 2.38157 1.6505 26.5978 60.365 91.0936 91.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 3.2e-05 1024 440 2500 528640 55.2289 26.6813 627.747 830.316 1540.17 1540.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 940 6.4e-05 4096 60 2500 292880 46.5205 55.7191 4873.89 1676.11 6652.32 6652.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1320 0.000512 2048 360 6050 31640 3.46285 131.192 164.513 299.212 299.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 0.000128 1024 500 1000 127680 11.4353 6.82272 60.9099 207.976 287.274 287.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1800 3.2e-05 2048 180 1000 589120 85.2885 56.0763 2452.62 1684.36 4278.48 4278.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1880 0.000256 512 110 350 75040 1.60973 1.89373 22.5747 101.604 127.755 127.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 580 0.000128 2048 180 5500 71680 34.0381 14.2225 367.203 409.779 825.398 825.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 700 0.000512 4096 230 1550 22120 6.59405 219.922 209.176 435.738 435.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1830 0.000256 4096 330 1200 71120 13.9779 533.177 421.019 968.222 968.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000512 1024 460 550 26880 2.34406 1.62451 26.8057 60.0354 90.9105 91.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 3.2e-05 1024 440 2496 528640 55.2358 27.2238 625.24 829.509 1537.41 1537.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 6.4e-05 4096 60 2496 293440 46.549 55.7199 4844.06 1674.5 6620.91 6620.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1320 0.000512 2048 360 6048 31640 3.46618 130.159 162.425 296.095 296.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 0.000128 1024 500 1008 127680 11.4421 6.82358 59.9717 207.776 286.142 286.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1800 3.2e-05 2048 180 960 589120 85.3383 56.1741 2414.1 1670.83 4226.57 4226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1880 0.000256 512 110 336 75040 1.61805 1.89405 21.9352 101.549 127.066 127.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 580 0.000128 2048 180 5472 71680 34.022 14.2779 362.684 409.382 820.524 820.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 700 0.000512 4096 230 1584 21840 6.61491 219.14 209.421 435.222 435.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1830 0.000256 4096 330 1200 71120 13.9796 519.08 418.443 951.55 951.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000512 1024 460 576 25760 2.37446 1.62304 28.074 61.0101 93.1834 93.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 3.2e-05 1024 440 2496 536576 55.018 26.8392 722.134 835.346 1639.54 1639.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 6.4e-05 4096 60 2496 293888 46.4366 55.6195 4751.64 1675.85 6529.63 6529.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1320 0.000512 2048 360 6048 31872 3.47955 150.726 164.323 318.573 318.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 0.000128 1024 500 992 131072 11.3412 6.82803 211.232 209.034 438.569 438.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1800 3.2e-05 2048 180 960 593920 84.9972 55.9829 2299.59 1675.51 4116.22 4116.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1880 0.000256 512 110 352 75520 1.60563 1.88864 21.6328 101.441 126.64 126.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 0.000128 2048 180 5472 77824 33.7871 14.3778 451.479 417.919 917.72 917.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 700 0.000512 4096 230 1568 22144 6.6073 215.18 209.317 431.149 431.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1830 0.000256 4096 330 1216 71296 13.9819 529.563 419.054 962.646 962.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000512 1024 460 544 27136 2.38064 1.67162 26.5859 62.3783 93.1176 93.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 3.2e-05 1024 440 2496 522240 55.0575 26.5615 1068.31 825.338 1975.47 1975.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 940 6.4e-05 4096 60 2496 292800 46.166 55.6105 6685.38 1677.43 8464.67 8464.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1320 0.000512 2048 360 6048 31200 3.43766 222.848 156.372 382.703 382.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 0.000128 1024 500 992 126720 11.3336 6.80326 102.343 206.919 327.526 327.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1800 3.2e-05 2048 180 960 591360 84.0509 55.9075 3234.27 1675.31 5049.68 5049.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 0.000256 512 110 352 73920 1.43962 1.86778 28.2103 99.9832 131.575 131.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 580 0.000128 2048 180 5472 69120 34.6836 14.3188 606.635 416.758 1072.55 1072.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 700 0.000512 4096 230 1568 21600 6.56147 298.461 208.47 513.54 513.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1830 0.000256 4096 330 1216 70560 13.9366 751.546 417.337 1182.87 1182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.000512 1024 460 544 26880 2.36848 1.66147 37.3143 59.7457 101.189 101.294
