Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Sat Mar 26 17:04:24 2016
| Host         : Daedalus running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file Interface_Master_BD_wrapper_control_sets_placed.rpt
| Design       : Interface_Master_BD_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    38 |
| Minimum Number of register sites lost to control set restrictions |    87 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             834 |          281 |
| Yes          | No                    | No                     |             432 |          106 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              97 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                       Enable Signal                                                                       |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                                      |                1 |              2 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                      |                1 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                                      |                2 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                2 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                                      |                2 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                                      |                3 |              4 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | Interface_Master_BD_i/rst_processing_system7_0_71M/U0/EXT_LPF/lpf_int                                                                                |                2 |              5 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/rst_processing_system7_0_71M/U0/SEQ/seq_cnt_en                                                                                      | Interface_Master_BD_i/rst_processing_system7_0_71M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                1 |              6 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_arready0                                                       | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                           |                4 |              7 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                      |                2 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                      |                3 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                      |                3 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                                      |                2 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                      |                4 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                      |                5 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                4 |              9 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                      |                4 |             13 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                                      |                2 |             14 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                                      |                3 |             14 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready0                                                       | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                           |                5 |             15 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                                      |                4 |             20 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                7 |             21 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg_rden                                                       | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                           |               28 |             32 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                      |                9 |             34 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                                      |               12 |             35 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                                      |                8 |             35 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                      |                8 |             44 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                      |               10 |             44 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                      |                9 |             44 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                                      |                8 |             44 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                      |                9 |             47 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                      |               10 |             47 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               18 |             73 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                                      |               33 |            135 |
|  Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                           |              254 |            739 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


