

================================================================
== Vivado HLS Report for 'set_color'
================================================================
* Date:           Mon Dec  7 17:37:42 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      49|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      49|    116|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_143_p2                |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_154_p2                |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_70                |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_0_fu_226_p2    |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_1_3_fu_195_p2  |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_1_fu_211_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_205_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_221_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_138_p2          |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_149_p2           |   icmp   |      0|  0|  14|          12|          12|
    |tmp_24_not_fu_164_p2         |   icmp   |      0|  0|   8|           8|           2|
    |tmp_9_fu_132_p2              |   icmp   |      0|  0|   3|           3|           1|
    |tmp_s_fu_126_p2              |   icmp   |      0|  0|   3|           3|           1|
    |ap_sig_bdd_48                |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_84                |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_180_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_170_p2            |    or    |      0|  0|   2|           1|           1|
    |not_brmerge1_fu_189_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_fu_184_p2        |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_24_not_fu_175_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  92|          75|          46|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |t_V_7_reg_103  |  12|          2|   12|         24|
    |t_V_reg_114    |  12|          2|   12|         24|
    +---------------+----+-----------+-----+-----------+
    |Total          |  24|          4|   24|         48|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+-----+-----------+
    |                  Name                 | FF | Bits| Const Bits|
    +---------------------------------------+----+-----+-----------+
    |ap_CS_fsm                              |   2|    2|          0|
    |ap_done_reg                            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|    1|          0|
    |ap_reg_ppstg_exitcond_reg_264_pp0_it1  |   1|    1|          0|
    |brmerge_reg_285                        |   1|    1|          0|
    |exitcond_reg_264                       |   1|    1|          0|
    |i_V_reg_259                            |  12|   12|          0|
    |t_V_7_reg_103                          |  12|   12|          0|
    |t_V_reg_114                            |  12|   12|          0|
    |tmp_24_not_reg_280                     |   1|    1|          0|
    |tmp_27_reg_273                         |   1|    1|          0|
    |tmp_9_reg_251                          |   1|    1|          0|
    |tmp_s_reg_246                          |   1|    1|          0|
    +---------------------------------------+----+-----+-----------+
    |Total                                  |  49|   49|          0|
    +---------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|      set_color      | return value |
|ap_rst                       |  in |    1|        -|      set_color      | return value |
|ap_start                     |  in |    1|        -|      set_color      | return value |
|ap_done                      | out |    1|        -|      set_color      | return value |
|ap_continue                  |  in |    1|        -|      set_color      | return value |
|ap_idle                      | out |    1|        -|      set_color      | return value |
|ap_ready                     | out |    1|        -|      set_color      | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|ges                          |  in |    3| ap_none |         ges         |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

