// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _maxCut_HH_
#define _maxCut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "maxCut_urem_29ns_cud.h"
#include "maxCut_urem_32ns_dEe.h"
#include "maxCut_sdiv_32ns_eOg.h"
#include "maxCut_mul_mul_8sfYi.h"
#include "maxCut_matrix.h"
#include "maxCut_currentSolbkb.h"
#include "maxCut_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct maxCut : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > input_stream_TDATA;
    sc_in< sc_logic > input_stream_TVALID;
    sc_out< sc_logic > input_stream_TREADY;
    sc_in< sc_lv<1> > input_stream_TKEEP;
    sc_in< sc_lv<1> > input_stream_TSTRB;
    sc_in< sc_lv<2> > input_stream_TUSER;
    sc_in< sc_lv<1> > input_stream_TLAST;
    sc_in< sc_lv<5> > input_stream_TID;
    sc_in< sc_lv<6> > input_stream_TDEST;
    sc_out< sc_lv<8> > output_stream_TDATA;
    sc_out< sc_logic > output_stream_TVALID;
    sc_in< sc_logic > output_stream_TREADY;
    sc_out< sc_lv<1> > output_stream_TKEEP;
    sc_out< sc_lv<1> > output_stream_TSTRB;
    sc_out< sc_lv<2> > output_stream_TUSER;
    sc_out< sc_lv<1> > output_stream_TLAST;
    sc_out< sc_lv<5> > output_stream_TID;
    sc_out< sc_lv<6> > output_stream_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    maxCut(sc_module_name name);
    SC_HAS_PROCESS(maxCut);

    ~maxCut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    maxCut_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* maxCut_AXILiteS_s_axi_U;
    maxCut_matrix* matrix_U;
    maxCut_currentSolbkb* currentSolution_U;
    maxCut_urem_29ns_cud<1,33,29,4,29>* maxCut_urem_29ns_cud_U1;
    maxCut_urem_32ns_dEe<1,36,32,11,32>* maxCut_urem_32ns_dEe_U2;
    maxCut_sdiv_32ns_eOg<1,36,32,32,32>* maxCut_sdiv_32ns_eOg_U3;
    maxCut_mul_mul_8sfYi<1,1,8,11,19>* maxCut_mul_mul_8sfYi_U4;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<135> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_data_V_0_ack_out;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_payload_A;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel;
    sc_signal< sc_logic > input_stream_V_data_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_data_V_0_state;
    sc_signal< sc_logic > input_stream_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_keep_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_keep_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_keep_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_keep_V_0_ack_out;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_payload_A;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel;
    sc_signal< sc_logic > input_stream_V_keep_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_keep_V_0_state;
    sc_signal< sc_logic > input_stream_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_strb_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_strb_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_strb_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_strb_V_0_ack_out;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_payload_A;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel;
    sc_signal< sc_logic > input_stream_V_strb_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_strb_V_0_state;
    sc_signal< sc_logic > input_stream_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_user_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_user_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_user_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_user_V_0_ack_out;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_payload_A;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel;
    sc_signal< sc_logic > input_stream_V_user_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_state;
    sc_signal< sc_logic > input_stream_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_id_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_id_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_id_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_id_V_0_ack_out;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_payload_A;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel;
    sc_signal< sc_logic > input_stream_V_id_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_id_V_0_state;
    sc_signal< sc_logic > input_stream_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_dest_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_dest_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_payload_A;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel;
    sc_signal< sc_logic > input_stream_V_dest_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_dest_V_0_state;
    sc_signal< sc_logic > input_stream_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_data_V_1_ack_out;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_payload_A;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel;
    sc_signal< sc_logic > output_stream_V_data_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_data_V_1_state;
    sc_signal< sc_logic > output_stream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_keep_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel;
    sc_signal< sc_logic > output_stream_V_keep_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_keep_V_1_state;
    sc_signal< sc_logic > output_stream_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_strb_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel;
    sc_signal< sc_logic > output_stream_V_strb_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_strb_V_1_state;
    sc_signal< sc_logic > output_stream_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_payload_A;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel;
    sc_signal< sc_logic > output_stream_V_user_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_state;
    sc_signal< sc_logic > output_stream_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel;
    sc_signal< sc_logic > output_stream_V_last_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_last_V_1_state;
    sc_signal< sc_logic > output_stream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_id_V_1_ack_out;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_payload_A;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel;
    sc_signal< sc_logic > output_stream_V_id_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_id_V_1_state;
    sc_signal< sc_logic > output_stream_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_dest_V_1_ack_out;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_payload_A;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel;
    sc_signal< sc_logic > output_stream_V_dest_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_dest_V_1_state;
    sc_signal< sc_logic > output_stream_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > lfsr_V;
    sc_signal< sc_logic > input_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond2_fu_609_p2;
    sc_signal< sc_logic > output_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state134;
    sc_signal< sc_logic > ap_CS_fsm_state135;
    sc_signal< sc_lv<32> > currentSolution_q0;
    sc_signal< sc_lv<32> > reg_495;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state132;
    sc_signal< sc_lv<3> > indvarinc_fu_499_p2;
    sc_signal< sc_lv<3> > indvarinc_reg_1586;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > tmp_1_fu_529_p2;
    sc_signal< sc_lv<7> > tmp_1_reg_1591;
    sc_signal< sc_lv<3> > indvarinc1_fu_535_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > i_V_fu_573_p2;
    sc_signal< sc_lv<3> > i_V_reg_1640;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > tmp_8_fu_603_p2;
    sc_signal< sc_lv<7> > tmp_8_reg_1645;
    sc_signal< sc_lv<1> > exitcond1_fu_567_p2;
    sc_signal< sc_lv<3> > j_V_fu_615_p2;
    sc_signal< sc_lv<3> > j_V_reg_1653;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<19> > tmp_10_fu_1580_p2;
    sc_signal< sc_lv<19> > tmp_10_reg_1658;
    sc_signal< sc_lv<7> > tmp_11_fu_653_p2;
    sc_signal< sc_lv<7> > tmp_11_reg_1663;
    sc_signal< sc_lv<3> > indvarinc2_fu_691_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > i_V_1_fu_714_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_17_fu_835_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_1691;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<18> > iterate_V_fu_841_p2;
    sc_signal< sc_lv<18> > iterate_V_reg_1695;
    sc_signal< sc_lv<32> > r_V_2_reg_1700;
    sc_signal< sc_lv<1> > tmp_43_fu_867_p3;
    sc_signal< sc_lv<1> > tmp_43_reg_1709;
    sc_signal< sc_lv<16> > tmp_47_fu_911_p2;
    sc_signal< sc_lv<16> > tmp_47_reg_1714;
    sc_signal< sc_lv<64> > tmp_18_fu_931_p1;
    sc_signal< sc_lv<64> > tmp_18_reg_1724;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<7> > tmp_51_fu_959_p2;
    sc_signal< sc_lv<7> > tmp_51_reg_1729;
    sc_signal< sc_lv<3> > j_V_1_fu_971_p2;
    sc_signal< sc_lv<3> > j_V_1_reg_1737;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<1> > exitcond8_fu_965_p2;
    sc_signal< sc_lv<3> > currentSolution_addr_2_reg_1752;
    sc_signal< sc_lv<20> > matrix_q0;
    sc_signal< sc_lv<20> > matrix_load_reg_1757;
    sc_signal< sc_lv<32> > tmp_23_fu_999_p2;
    sc_signal< sc_lv<32> > tmp_23_reg_1762;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > tmp_53_reg_1767;
    sc_signal< sc_lv<65> > mul_fu_1016_p2;
    sc_signal< sc_lv<65> > mul_reg_1773;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<23> > tmp_55_reg_1778;
    sc_signal< sc_lv<23> > p_v1_v_fu_1047_p3;
    sc_signal< sc_lv<23> > p_v1_v_reg_1783;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<25> > localFieldVal_1_fu_1072_p2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<25> > tmp_19_fu_1078_p2;
    sc_signal< sc_lv<25> > tmp_19_reg_1794;
    sc_signal< sc_lv<32> > tmp_20_fu_1087_p2;
    sc_signal< sc_lv<32> > tmp_20_reg_1799;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<1> > tmp_21_fu_1093_p2;
    sc_signal< sc_lv<1> > tmp_21_reg_1807;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<32> > grp_fu_1098_p2;
    sc_signal< sc_lv<32> > deltaEnergy_reg_1811;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_lv<32> > grp_fu_1107_p2;
    sc_signal< sc_lv<32> > x_assign_reg_1826;
    sc_signal< sc_logic > ap_CS_fsm_state121;
    sc_signal< sc_lv<32> > tmp_i2_fu_1113_p2;
    sc_signal< sc_lv<32> > tmp_i2_reg_1833;
    sc_signal< sc_logic > ap_CS_fsm_state122;
    sc_signal< sc_lv<1> > tmp_63_reg_1838;
    sc_signal< sc_lv<65> > mul7_fu_1128_p2;
    sc_signal< sc_lv<65> > mul7_reg_1844;
    sc_signal< sc_logic > ap_CS_fsm_state123;
    sc_signal< sc_lv<22> > tmp_65_reg_1849;
    sc_signal< sc_lv<22> > tmp5_fu_1177_p2;
    sc_signal< sc_lv<22> > tmp5_reg_1855;
    sc_signal< sc_logic > ap_CS_fsm_state124;
    sc_signal< sc_lv<32> > tmp_44_i_fu_1186_p2;
    sc_signal< sc_logic > ap_CS_fsm_state125;
    sc_signal< sc_lv<38> > ret_V_fu_1298_p2;
    sc_signal< sc_lv<38> > ret_V_reg_1865;
    sc_signal< sc_lv<76> > mul1_fu_1307_p2;
    sc_signal< sc_lv<76> > mul1_reg_1870;
    sc_signal< sc_logic > ap_CS_fsm_state126;
    sc_signal< sc_lv<32> > tmp_35_fu_1357_p2;
    sc_signal< sc_lv<32> > tmp_35_reg_1881;
    sc_signal< sc_logic > ap_CS_fsm_state127;
    sc_signal< sc_lv<1> > tmp_73_fu_1349_p3;
    sc_signal< sc_lv<1> > tmp_74_reg_1886;
    sc_signal< sc_lv<65> > mul3_fu_1374_p2;
    sc_signal< sc_lv<65> > mul3_reg_1892;
    sc_signal< sc_logic > ap_CS_fsm_state128;
    sc_signal< sc_lv<16> > tmp_77_reg_1897;
    sc_signal< sc_lv<28> > phitmp_fu_1460_p2;
    sc_signal< sc_logic > ap_CS_fsm_state130;
    sc_signal< sc_lv<1> > tmp_37_fu_1437_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1454_p2;
    sc_signal< sc_lv<3> > i_V_2_fu_1472_p2;
    sc_signal< sc_lv<3> > i_V_2_reg_1916;
    sc_signal< sc_logic > ap_CS_fsm_state131;
    sc_signal< bool > ap_block_state131;
    sc_signal< sc_lv<1> > exitcond_fu_1466_p2;
    sc_signal< sc_lv<1> > output_last_V_fu_1483_p2;
    sc_signal< sc_lv<1> > output_last_V_reg_1926;
    sc_signal< sc_lv<1> > tmp_80_reg_1931;
    sc_signal< sc_lv<65> > mul4_fu_1501_p2;
    sc_signal< sc_lv<65> > mul4_reg_1937;
    sc_signal< sc_logic > ap_CS_fsm_state133;
    sc_signal< sc_lv<23> > tmp_82_reg_1942;
    sc_signal< sc_lv<8> > fpga_output_V_fu_1572_p3;
    sc_signal< sc_lv<6> > matrix_address0;
    sc_signal< sc_logic > matrix_ce0;
    sc_signal< sc_logic > matrix_we0;
    sc_signal< sc_lv<20> > matrix_d0;
    sc_signal< sc_lv<3> > currentSolution_address0;
    sc_signal< sc_logic > currentSolution_ce0;
    sc_signal< sc_logic > currentSolution_we0;
    sc_signal< sc_lv<32> > currentSolution_d0;
    sc_signal< sc_lv<3> > invdar_reg_343;
    sc_signal< sc_lv<1> > tmp_2_fu_555_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_561_p2;
    sc_signal< sc_lv<3> > invdar1_reg_355;
    sc_signal< sc_lv<3> > t_V_reg_366;
    sc_signal< sc_lv<3> > t_V_1_reg_377;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > invdar2_reg_388;
    sc_signal< sc_lv<1> > tmp_4_fu_702_p2;
    sc_signal< sc_lv<3> > p_s_reg_399;
    sc_signal< sc_lv<1> > exitcond3_fu_708_p2;
    sc_signal< sc_lv<18> > p_4_reg_410;
    sc_signal< sc_lv<28> > phi_mul_reg_421;
    sc_signal< sc_lv<3> > p_6_reg_433;
    sc_signal< sc_lv<25> > localFieldVal_reg_444;
    sc_signal< sc_lv<32> > prob_reg_456;
    sc_signal< sc_lv<3> > t_V_2_reg_467;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_550_p1;
    sc_signal< sc_lv<64> > tmp_64_cast_fu_683_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_697_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_825_p1;
    sc_signal< sc_lv<64> > tmp_68_cast_fu_991_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_977_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_1478_p1;
    sc_signal< sc_lv<32> > ret_V_1_cast_fu_806_p1;
    sc_signal< sc_lv<32> > ret_V_5_cast_fu_1284_p1;
    sc_signal< sc_lv<1> > tmp_keep_V_fu_208;
    sc_signal< sc_lv<1> > tmp_strb_V_fu_212;
    sc_signal< sc_lv<2> > tmp_user_V_fu_216;
    sc_signal< sc_lv<5> > tmp_id_V_fu_220;
    sc_signal< sc_lv<6> > tmp_dest_V_fu_224;
    sc_signal< sc_lv<32> > temperature_fu_228;
    sc_signal< sc_lv<32> > tmp_36_fu_1425_p3;
    sc_signal< sc_logic > ap_CS_fsm_state129;
    sc_signal< sc_lv<20> > tmp_12_cast_cast_fu_687_p1;
    sc_signal< sc_lv<32> > tmp_15_cast_cast_fu_816_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_1326_p2;
    sc_signal< sc_lv<32> > tmp_30_fu_1332_p2;
    sc_signal< sc_lv<6> > tmp_fu_505_p3;
    sc_signal< sc_lv<4> > tmp_9_fu_517_p3;
    sc_signal< sc_lv<7> > p_shl_cast_fu_513_p1;
    sc_signal< sc_lv<7> > p_shl1_cast_fu_525_p1;
    sc_signal< sc_lv<7> > tmp_1_cast_fu_541_p1;
    sc_signal< sc_lv<7> > tmp_5_fu_545_p2;
    sc_signal< sc_lv<6> > tmp_6_fu_579_p3;
    sc_signal< sc_lv<4> > tmp_7_fu_591_p3;
    sc_signal< sc_lv<7> > p_shl2_cast_fu_587_p1;
    sc_signal< sc_lv<7> > p_shl3_cast_fu_599_p1;
    sc_signal< sc_lv<7> > tmp_12_cast_fu_649_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_732_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_728_p1;
    sc_signal< sc_lv<1> > tmp_24_fu_748_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_740_p3;
    sc_signal< sc_lv<1> > tmp_27_fu_762_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_756_p2;
    sc_signal< sc_lv<1> > ret_V2_i_fu_768_p2;
    sc_signal< sc_lv<16> > tmp_31_fu_782_p4;
    sc_signal< sc_lv<16> > r_V_1_fu_774_p3;
    sc_signal< sc_lv<13> > grp_fu_482_p4;
    sc_signal< sc_lv<16> > tmp_32_fu_792_p2;
    sc_signal< sc_lv<29> > ret_V_1_fu_798_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_720_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_851_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_847_p1;
    sc_signal< sc_lv<1> > tmp_42_fu_859_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_881_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_875_p2;
    sc_signal< sc_lv<1> > ret_V2_i2_fu_887_p2;
    sc_signal< sc_lv<16> > tmp_46_fu_901_p4;
    sc_signal< sc_lv<16> > r_V_3_fu_893_p3;
    sc_signal< sc_lv<29> > grp_fu_925_p0;
    sc_signal< sc_lv<4> > grp_fu_925_p1;
    sc_signal< sc_lv<29> > grp_fu_925_p2;
    sc_signal< sc_lv<4> > tmp_49_fu_935_p1;
    sc_signal< sc_lv<6> > tmp_50_fu_947_p1;
    sc_signal< sc_lv<7> > p_shl4_cast_fu_939_p3;
    sc_signal< sc_lv<7> > p_shl5_cast_fu_951_p3;
    sc_signal< sc_lv<7> > tmp_22_cast_fu_982_p1;
    sc_signal< sc_lv<7> > tmp_52_fu_986_p2;
    sc_signal< sc_lv<20> > tmp_23_fu_999_p0;
    sc_signal< sc_lv<32> > mul_fu_1016_p0;
    sc_signal< sc_lv<65> > neg_mul_fu_1032_p2;
    sc_signal< sc_lv<23> > tmp_54_fu_1037_p4;
    sc_signal< sc_lv<25> > trunc_fu_1053_p1;
    sc_signal< sc_lv<25> > neg_ti_fu_1056_p2;
    sc_signal< sc_lv<25> > tmp_56_fu_1062_p1;
    sc_signal< sc_lv<25> > tmp_62_fu_1065_p3;
    sc_signal< sc_lv<25> > tmp_20_fu_1087_p1;
    sc_signal< sc_lv<11> > grp_fu_1098_p1;
    sc_signal< sc_lv<32> > grp_fu_1107_p0;
    sc_signal< sc_lv<32> > mul7_fu_1128_p0;
    sc_signal< sc_lv<65> > neg_mul8_fu_1144_p2;
    sc_signal< sc_lv<22> > tmp_64_fu_1149_p4;
    sc_signal< sc_lv<22> > p_v2_v_fu_1159_p3;
    sc_signal< sc_lv<22> > neg_ti1_fu_1165_p2;
    sc_signal< sc_lv<22> > tmp_66_fu_1171_p3;
    sc_signal< sc_lv<32> > tmp5_cast_fu_1183_p1;
    sc_signal< sc_lv<1> > tmp_68_fu_1198_p3;
    sc_signal< sc_lv<1> > tmp_67_fu_1191_p3;
    sc_signal< sc_lv<1> > tmp_69_fu_1205_p3;
    sc_signal< sc_lv<1> > tmp_58_fu_1218_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_1212_p2;
    sc_signal< sc_lv<1> > ret_V2_i4_fu_1223_p2;
    sc_signal< sc_lv<1> > tmp_71_fu_1246_p3;
    sc_signal< sc_lv<15> > tmp_70_fu_1237_p4;
    sc_signal< sc_lv<16> > tmp_59_fu_1253_p3;
    sc_signal< sc_lv<16> > r_V_4_fu_1229_p3;
    sc_signal< sc_lv<12> > tmp_61_fu_1267_p4;
    sc_signal< sc_lv<16> > tmp_60_fu_1261_p2;
    sc_signal< sc_lv<28> > ret_V_4_fu_1276_p3;
    sc_signal< sc_lv<28> > ret_V_fu_1298_p0;
    sc_signal< sc_lv<38> > mul1_fu_1307_p0;
    sc_signal< sc_lv<23> > tmp_72_fu_1313_p4;
    sc_signal< sc_lv<32> > tmp_28_fu_1322_p1;
    sc_signal< sc_lv<28> > mul2_fu_1343_p0;
    sc_signal< sc_lv<57> > mul2_fu_1343_p2;
    sc_signal< sc_lv<32> > tmp_35_fu_1357_p0;
    sc_signal< sc_lv<32> > mul3_fu_1374_p0;
    sc_signal< sc_lv<65> > neg_mul1_fu_1390_p2;
    sc_signal< sc_lv<16> > tmp_75_fu_1395_p4;
    sc_signal< sc_lv<32> > tmp_76_fu_1405_p1;
    sc_signal< sc_lv<32> > tmp_78_fu_1409_p1;
    sc_signal< sc_lv<32> > tmp_79_fu_1412_p3;
    sc_signal< sc_lv<32> > neg_ti2_fu_1419_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1443_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_1449_p2;
    sc_signal< sc_lv<32> > tmp_80_fu_1489_p1;
    sc_signal< sc_lv<32> > mul4_fu_1501_p1;
    sc_signal< sc_lv<65> > neg_mul2_fu_1537_p2;
    sc_signal< sc_lv<23> > tmp_81_fu_1542_p4;
    sc_signal< sc_lv<23> > p_v_v_fu_1552_p3;
    sc_signal< sc_lv<8> > tmp_83_fu_1558_p1;
    sc_signal< sc_lv<8> > neg_ti3_fu_1562_p2;
    sc_signal< sc_lv<8> > tmp_84_fu_1568_p1;
    sc_signal< sc_lv<11> > tmp_10_fu_1580_p1;
    sc_signal< sc_logic > grp_fu_925_ap_start;
    sc_signal< sc_logic > grp_fu_925_ap_done;
    sc_signal< sc_logic > grp_fu_1098_ap_start;
    sc_signal< sc_logic > grp_fu_1098_ap_done;
    sc_signal< sc_logic > grp_fu_1107_ap_start;
    sc_signal< sc_logic > grp_fu_1107_ap_done;
    sc_signal< sc_lv<135> > ap_NS_fsm;
    sc_signal< sc_lv<76> > mul1_fu_1307_p00;
    sc_signal< sc_lv<57> > mul2_fu_1343_p00;
    sc_signal< sc_lv<38> > ret_V_fu_1298_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<135> ap_ST_fsm_state1;
    static const sc_lv<135> ap_ST_fsm_state2;
    static const sc_lv<135> ap_ST_fsm_state3;
    static const sc_lv<135> ap_ST_fsm_state4;
    static const sc_lv<135> ap_ST_fsm_state5;
    static const sc_lv<135> ap_ST_fsm_state6;
    static const sc_lv<135> ap_ST_fsm_state7;
    static const sc_lv<135> ap_ST_fsm_state8;
    static const sc_lv<135> ap_ST_fsm_state9;
    static const sc_lv<135> ap_ST_fsm_state10;
    static const sc_lv<135> ap_ST_fsm_state11;
    static const sc_lv<135> ap_ST_fsm_state12;
    static const sc_lv<135> ap_ST_fsm_state13;
    static const sc_lv<135> ap_ST_fsm_state14;
    static const sc_lv<135> ap_ST_fsm_state15;
    static const sc_lv<135> ap_ST_fsm_state16;
    static const sc_lv<135> ap_ST_fsm_state17;
    static const sc_lv<135> ap_ST_fsm_state18;
    static const sc_lv<135> ap_ST_fsm_state19;
    static const sc_lv<135> ap_ST_fsm_state20;
    static const sc_lv<135> ap_ST_fsm_state21;
    static const sc_lv<135> ap_ST_fsm_state22;
    static const sc_lv<135> ap_ST_fsm_state23;
    static const sc_lv<135> ap_ST_fsm_state24;
    static const sc_lv<135> ap_ST_fsm_state25;
    static const sc_lv<135> ap_ST_fsm_state26;
    static const sc_lv<135> ap_ST_fsm_state27;
    static const sc_lv<135> ap_ST_fsm_state28;
    static const sc_lv<135> ap_ST_fsm_state29;
    static const sc_lv<135> ap_ST_fsm_state30;
    static const sc_lv<135> ap_ST_fsm_state31;
    static const sc_lv<135> ap_ST_fsm_state32;
    static const sc_lv<135> ap_ST_fsm_state33;
    static const sc_lv<135> ap_ST_fsm_state34;
    static const sc_lv<135> ap_ST_fsm_state35;
    static const sc_lv<135> ap_ST_fsm_state36;
    static const sc_lv<135> ap_ST_fsm_state37;
    static const sc_lv<135> ap_ST_fsm_state38;
    static const sc_lv<135> ap_ST_fsm_state39;
    static const sc_lv<135> ap_ST_fsm_state40;
    static const sc_lv<135> ap_ST_fsm_state41;
    static const sc_lv<135> ap_ST_fsm_state42;
    static const sc_lv<135> ap_ST_fsm_state43;
    static const sc_lv<135> ap_ST_fsm_state44;
    static const sc_lv<135> ap_ST_fsm_state45;
    static const sc_lv<135> ap_ST_fsm_state46;
    static const sc_lv<135> ap_ST_fsm_state47;
    static const sc_lv<135> ap_ST_fsm_state48;
    static const sc_lv<135> ap_ST_fsm_state49;
    static const sc_lv<135> ap_ST_fsm_state50;
    static const sc_lv<135> ap_ST_fsm_state51;
    static const sc_lv<135> ap_ST_fsm_state52;
    static const sc_lv<135> ap_ST_fsm_state53;
    static const sc_lv<135> ap_ST_fsm_state54;
    static const sc_lv<135> ap_ST_fsm_state55;
    static const sc_lv<135> ap_ST_fsm_state56;
    static const sc_lv<135> ap_ST_fsm_state57;
    static const sc_lv<135> ap_ST_fsm_state58;
    static const sc_lv<135> ap_ST_fsm_state59;
    static const sc_lv<135> ap_ST_fsm_state60;
    static const sc_lv<135> ap_ST_fsm_state61;
    static const sc_lv<135> ap_ST_fsm_state62;
    static const sc_lv<135> ap_ST_fsm_state63;
    static const sc_lv<135> ap_ST_fsm_state64;
    static const sc_lv<135> ap_ST_fsm_state65;
    static const sc_lv<135> ap_ST_fsm_state66;
    static const sc_lv<135> ap_ST_fsm_state67;
    static const sc_lv<135> ap_ST_fsm_state68;
    static const sc_lv<135> ap_ST_fsm_state69;
    static const sc_lv<135> ap_ST_fsm_state70;
    static const sc_lv<135> ap_ST_fsm_state71;
    static const sc_lv<135> ap_ST_fsm_state72;
    static const sc_lv<135> ap_ST_fsm_state73;
    static const sc_lv<135> ap_ST_fsm_state74;
    static const sc_lv<135> ap_ST_fsm_state75;
    static const sc_lv<135> ap_ST_fsm_state76;
    static const sc_lv<135> ap_ST_fsm_state77;
    static const sc_lv<135> ap_ST_fsm_state78;
    static const sc_lv<135> ap_ST_fsm_state79;
    static const sc_lv<135> ap_ST_fsm_state80;
    static const sc_lv<135> ap_ST_fsm_state81;
    static const sc_lv<135> ap_ST_fsm_state82;
    static const sc_lv<135> ap_ST_fsm_state83;
    static const sc_lv<135> ap_ST_fsm_state84;
    static const sc_lv<135> ap_ST_fsm_state85;
    static const sc_lv<135> ap_ST_fsm_state86;
    static const sc_lv<135> ap_ST_fsm_state87;
    static const sc_lv<135> ap_ST_fsm_state88;
    static const sc_lv<135> ap_ST_fsm_state89;
    static const sc_lv<135> ap_ST_fsm_state90;
    static const sc_lv<135> ap_ST_fsm_state91;
    static const sc_lv<135> ap_ST_fsm_state92;
    static const sc_lv<135> ap_ST_fsm_state93;
    static const sc_lv<135> ap_ST_fsm_state94;
    static const sc_lv<135> ap_ST_fsm_state95;
    static const sc_lv<135> ap_ST_fsm_state96;
    static const sc_lv<135> ap_ST_fsm_state97;
    static const sc_lv<135> ap_ST_fsm_state98;
    static const sc_lv<135> ap_ST_fsm_state99;
    static const sc_lv<135> ap_ST_fsm_state100;
    static const sc_lv<135> ap_ST_fsm_state101;
    static const sc_lv<135> ap_ST_fsm_state102;
    static const sc_lv<135> ap_ST_fsm_state103;
    static const sc_lv<135> ap_ST_fsm_state104;
    static const sc_lv<135> ap_ST_fsm_state105;
    static const sc_lv<135> ap_ST_fsm_state106;
    static const sc_lv<135> ap_ST_fsm_state107;
    static const sc_lv<135> ap_ST_fsm_state108;
    static const sc_lv<135> ap_ST_fsm_state109;
    static const sc_lv<135> ap_ST_fsm_state110;
    static const sc_lv<135> ap_ST_fsm_state111;
    static const sc_lv<135> ap_ST_fsm_state112;
    static const sc_lv<135> ap_ST_fsm_state113;
    static const sc_lv<135> ap_ST_fsm_state114;
    static const sc_lv<135> ap_ST_fsm_state115;
    static const sc_lv<135> ap_ST_fsm_state116;
    static const sc_lv<135> ap_ST_fsm_state117;
    static const sc_lv<135> ap_ST_fsm_state118;
    static const sc_lv<135> ap_ST_fsm_state119;
    static const sc_lv<135> ap_ST_fsm_state120;
    static const sc_lv<135> ap_ST_fsm_state121;
    static const sc_lv<135> ap_ST_fsm_state122;
    static const sc_lv<135> ap_ST_fsm_state123;
    static const sc_lv<135> ap_ST_fsm_state124;
    static const sc_lv<135> ap_ST_fsm_state125;
    static const sc_lv<135> ap_ST_fsm_state126;
    static const sc_lv<135> ap_ST_fsm_state127;
    static const sc_lv<135> ap_ST_fsm_state128;
    static const sc_lv<135> ap_ST_fsm_state129;
    static const sc_lv<135> ap_ST_fsm_state130;
    static const sc_lv<135> ap_ST_fsm_state131;
    static const sc_lv<135> ap_ST_fsm_state132;
    static const sc_lv<135> ap_ST_fsm_state133;
    static const sc_lv<135> ap_ST_fsm_state134;
    static const sc_lv<135> ap_ST_fsm_state135;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_85;
    static const sc_lv<32> ap_const_lv32_86;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_83;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_79;
    static const sc_lv<32> ap_const_lv32_7A;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<32> ap_const_lv32_7C;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_81;
    static const sc_lv<32> ap_const_lv32_82;
    static const sc_lv<32> ap_const_lv32_84;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<28> ap_const_lv28_3E8;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_3E8;
    static const sc_lv<32> ap_const_lv32_4E20;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_FFFFFC18;
    static const sc_lv<18> ap_const_lv18_3D090;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<29> ap_const_lv29_6;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<65> ap_const_lv65_10624DD30;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<22> ap_const_lv22_3E8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<38> ap_const_lv38_3E8;
    static const sc_lv<76> ap_const_lv76_4000800101;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<57> ap_const_lv57_10C6F7A1;
    static const sc_lv<32> ap_const_lv32_1869F;
    static const sc_lv<65> ap_const_lv65_14F8B588F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_18A88;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<19> ap_const_lv19_3E8;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state121();
    void thread_ap_CS_fsm_state122();
    void thread_ap_CS_fsm_state123();
    void thread_ap_CS_fsm_state124();
    void thread_ap_CS_fsm_state125();
    void thread_ap_CS_fsm_state126();
    void thread_ap_CS_fsm_state127();
    void thread_ap_CS_fsm_state128();
    void thread_ap_CS_fsm_state129();
    void thread_ap_CS_fsm_state130();
    void thread_ap_CS_fsm_state131();
    void thread_ap_CS_fsm_state132();
    void thread_ap_CS_fsm_state133();
    void thread_ap_CS_fsm_state134();
    void thread_ap_CS_fsm_state135();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state131();
    void thread_ap_block_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_currentSolution_address0();
    void thread_currentSolution_ce0();
    void thread_currentSolution_d0();
    void thread_currentSolution_we0();
    void thread_exitcond1_fu_567_p2();
    void thread_exitcond2_fu_609_p2();
    void thread_exitcond3_fu_708_p2();
    void thread_exitcond8_fu_965_p2();
    void thread_exitcond_fu_1466_p2();
    void thread_fpga_output_V_fu_1572_p3();
    void thread_grp_fu_1098_ap_start();
    void thread_grp_fu_1098_p1();
    void thread_grp_fu_1107_ap_start();
    void thread_grp_fu_1107_p0();
    void thread_grp_fu_482_p4();
    void thread_grp_fu_925_ap_start();
    void thread_grp_fu_925_p0();
    void thread_grp_fu_925_p1();
    void thread_i_V_1_fu_714_p2();
    void thread_i_V_2_fu_1472_p2();
    void thread_i_V_fu_573_p2();
    void thread_indvarinc1_fu_535_p2();
    void thread_indvarinc2_fu_691_p2();
    void thread_indvarinc_fu_499_p2();
    void thread_input_stream_TDATA_blk_n();
    void thread_input_stream_TREADY();
    void thread_input_stream_V_data_V_0_ack_in();
    void thread_input_stream_V_data_V_0_ack_out();
    void thread_input_stream_V_data_V_0_data_out();
    void thread_input_stream_V_data_V_0_load_A();
    void thread_input_stream_V_data_V_0_load_B();
    void thread_input_stream_V_data_V_0_sel();
    void thread_input_stream_V_data_V_0_state_cmp_full();
    void thread_input_stream_V_data_V_0_vld_in();
    void thread_input_stream_V_data_V_0_vld_out();
    void thread_input_stream_V_dest_V_0_ack_in();
    void thread_input_stream_V_dest_V_0_ack_out();
    void thread_input_stream_V_dest_V_0_data_out();
    void thread_input_stream_V_dest_V_0_load_A();
    void thread_input_stream_V_dest_V_0_load_B();
    void thread_input_stream_V_dest_V_0_sel();
    void thread_input_stream_V_dest_V_0_state_cmp_full();
    void thread_input_stream_V_dest_V_0_vld_in();
    void thread_input_stream_V_dest_V_0_vld_out();
    void thread_input_stream_V_id_V_0_ack_in();
    void thread_input_stream_V_id_V_0_ack_out();
    void thread_input_stream_V_id_V_0_data_out();
    void thread_input_stream_V_id_V_0_load_A();
    void thread_input_stream_V_id_V_0_load_B();
    void thread_input_stream_V_id_V_0_sel();
    void thread_input_stream_V_id_V_0_state_cmp_full();
    void thread_input_stream_V_id_V_0_vld_in();
    void thread_input_stream_V_id_V_0_vld_out();
    void thread_input_stream_V_keep_V_0_ack_in();
    void thread_input_stream_V_keep_V_0_ack_out();
    void thread_input_stream_V_keep_V_0_data_out();
    void thread_input_stream_V_keep_V_0_load_A();
    void thread_input_stream_V_keep_V_0_load_B();
    void thread_input_stream_V_keep_V_0_sel();
    void thread_input_stream_V_keep_V_0_state_cmp_full();
    void thread_input_stream_V_keep_V_0_vld_in();
    void thread_input_stream_V_keep_V_0_vld_out();
    void thread_input_stream_V_strb_V_0_ack_in();
    void thread_input_stream_V_strb_V_0_ack_out();
    void thread_input_stream_V_strb_V_0_data_out();
    void thread_input_stream_V_strb_V_0_load_A();
    void thread_input_stream_V_strb_V_0_load_B();
    void thread_input_stream_V_strb_V_0_sel();
    void thread_input_stream_V_strb_V_0_state_cmp_full();
    void thread_input_stream_V_strb_V_0_vld_in();
    void thread_input_stream_V_strb_V_0_vld_out();
    void thread_input_stream_V_user_V_0_ack_in();
    void thread_input_stream_V_user_V_0_ack_out();
    void thread_input_stream_V_user_V_0_data_out();
    void thread_input_stream_V_user_V_0_load_A();
    void thread_input_stream_V_user_V_0_load_B();
    void thread_input_stream_V_user_V_0_sel();
    void thread_input_stream_V_user_V_0_state_cmp_full();
    void thread_input_stream_V_user_V_0_vld_in();
    void thread_input_stream_V_user_V_0_vld_out();
    void thread_iterate_V_fu_841_p2();
    void thread_j_V_1_fu_971_p2();
    void thread_j_V_fu_615_p2();
    void thread_localFieldVal_1_fu_1072_p2();
    void thread_matrix_address0();
    void thread_matrix_ce0();
    void thread_matrix_d0();
    void thread_matrix_we0();
    void thread_mul1_fu_1307_p0();
    void thread_mul1_fu_1307_p00();
    void thread_mul1_fu_1307_p2();
    void thread_mul2_fu_1343_p0();
    void thread_mul2_fu_1343_p00();
    void thread_mul2_fu_1343_p2();
    void thread_mul3_fu_1374_p0();
    void thread_mul3_fu_1374_p2();
    void thread_mul4_fu_1501_p1();
    void thread_mul4_fu_1501_p2();
    void thread_mul7_fu_1128_p0();
    void thread_mul7_fu_1128_p2();
    void thread_mul_fu_1016_p0();
    void thread_mul_fu_1016_p2();
    void thread_neg_mul1_fu_1390_p2();
    void thread_neg_mul2_fu_1537_p2();
    void thread_neg_mul8_fu_1144_p2();
    void thread_neg_mul_fu_1032_p2();
    void thread_neg_ti1_fu_1165_p2();
    void thread_neg_ti2_fu_1419_p2();
    void thread_neg_ti3_fu_1562_p2();
    void thread_neg_ti_fu_1056_p2();
    void thread_or_cond_fu_1454_p2();
    void thread_output_last_V_fu_1483_p2();
    void thread_output_stream_TDATA();
    void thread_output_stream_TDATA_blk_n();
    void thread_output_stream_TDEST();
    void thread_output_stream_TID();
    void thread_output_stream_TKEEP();
    void thread_output_stream_TLAST();
    void thread_output_stream_TSTRB();
    void thread_output_stream_TUSER();
    void thread_output_stream_TVALID();
    void thread_output_stream_V_data_V_1_ack_in();
    void thread_output_stream_V_data_V_1_ack_out();
    void thread_output_stream_V_data_V_1_data_out();
    void thread_output_stream_V_data_V_1_load_A();
    void thread_output_stream_V_data_V_1_load_B();
    void thread_output_stream_V_data_V_1_sel();
    void thread_output_stream_V_data_V_1_state_cmp_full();
    void thread_output_stream_V_data_V_1_vld_in();
    void thread_output_stream_V_data_V_1_vld_out();
    void thread_output_stream_V_dest_V_1_ack_in();
    void thread_output_stream_V_dest_V_1_ack_out();
    void thread_output_stream_V_dest_V_1_data_out();
    void thread_output_stream_V_dest_V_1_load_A();
    void thread_output_stream_V_dest_V_1_load_B();
    void thread_output_stream_V_dest_V_1_sel();
    void thread_output_stream_V_dest_V_1_state_cmp_full();
    void thread_output_stream_V_dest_V_1_vld_in();
    void thread_output_stream_V_dest_V_1_vld_out();
    void thread_output_stream_V_id_V_1_ack_in();
    void thread_output_stream_V_id_V_1_ack_out();
    void thread_output_stream_V_id_V_1_data_out();
    void thread_output_stream_V_id_V_1_load_A();
    void thread_output_stream_V_id_V_1_load_B();
    void thread_output_stream_V_id_V_1_sel();
    void thread_output_stream_V_id_V_1_state_cmp_full();
    void thread_output_stream_V_id_V_1_vld_in();
    void thread_output_stream_V_id_V_1_vld_out();
    void thread_output_stream_V_keep_V_1_ack_in();
    void thread_output_stream_V_keep_V_1_ack_out();
    void thread_output_stream_V_keep_V_1_data_out();
    void thread_output_stream_V_keep_V_1_load_A();
    void thread_output_stream_V_keep_V_1_load_B();
    void thread_output_stream_V_keep_V_1_sel();
    void thread_output_stream_V_keep_V_1_state_cmp_full();
    void thread_output_stream_V_keep_V_1_vld_in();
    void thread_output_stream_V_keep_V_1_vld_out();
    void thread_output_stream_V_last_V_1_ack_in();
    void thread_output_stream_V_last_V_1_ack_out();
    void thread_output_stream_V_last_V_1_data_out();
    void thread_output_stream_V_last_V_1_load_A();
    void thread_output_stream_V_last_V_1_load_B();
    void thread_output_stream_V_last_V_1_sel();
    void thread_output_stream_V_last_V_1_state_cmp_full();
    void thread_output_stream_V_last_V_1_vld_in();
    void thread_output_stream_V_last_V_1_vld_out();
    void thread_output_stream_V_strb_V_1_ack_in();
    void thread_output_stream_V_strb_V_1_ack_out();
    void thread_output_stream_V_strb_V_1_data_out();
    void thread_output_stream_V_strb_V_1_load_A();
    void thread_output_stream_V_strb_V_1_load_B();
    void thread_output_stream_V_strb_V_1_sel();
    void thread_output_stream_V_strb_V_1_state_cmp_full();
    void thread_output_stream_V_strb_V_1_vld_in();
    void thread_output_stream_V_strb_V_1_vld_out();
    void thread_output_stream_V_user_V_1_ack_in();
    void thread_output_stream_V_user_V_1_ack_out();
    void thread_output_stream_V_user_V_1_data_out();
    void thread_output_stream_V_user_V_1_load_A();
    void thread_output_stream_V_user_V_1_load_B();
    void thread_output_stream_V_user_V_1_sel();
    void thread_output_stream_V_user_V_1_state_cmp_full();
    void thread_output_stream_V_user_V_1_vld_in();
    void thread_output_stream_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_525_p1();
    void thread_p_shl2_cast_fu_587_p1();
    void thread_p_shl3_cast_fu_599_p1();
    void thread_p_shl4_cast_fu_939_p3();
    void thread_p_shl5_cast_fu_951_p3();
    void thread_p_shl_cast_fu_513_p1();
    void thread_p_v1_v_fu_1047_p3();
    void thread_p_v2_v_fu_1159_p3();
    void thread_p_v_v_fu_1552_p3();
    void thread_phitmp_fu_1460_p2();
    void thread_r_V_1_fu_774_p3();
    void thread_r_V_3_fu_893_p3();
    void thread_r_V_4_fu_1229_p3();
    void thread_ret_V2_i2_fu_887_p2();
    void thread_ret_V2_i4_fu_1223_p2();
    void thread_ret_V2_i_fu_768_p2();
    void thread_ret_V_1_cast_fu_806_p1();
    void thread_ret_V_1_fu_798_p3();
    void thread_ret_V_4_fu_1276_p3();
    void thread_ret_V_5_cast_fu_1284_p1();
    void thread_ret_V_fu_1298_p0();
    void thread_ret_V_fu_1298_p00();
    void thread_ret_V_fu_1298_p2();
    void thread_tmp5_cast_fu_1183_p1();
    void thread_tmp5_fu_1177_p2();
    void thread_tmp_10_fu_1580_p1();
    void thread_tmp_11_fu_653_p2();
    void thread_tmp_12_cast_cast_fu_687_p1();
    void thread_tmp_12_cast_fu_649_p1();
    void thread_tmp_12_fu_720_p3();
    void thread_tmp_13_fu_728_p1();
    void thread_tmp_14_fu_732_p3();
    void thread_tmp_15_cast_cast_fu_816_p3();
    void thread_tmp_15_fu_740_p3();
    void thread_tmp_16_fu_825_p1();
    void thread_tmp_17_fu_835_p2();
    void thread_tmp_18_fu_931_p1();
    void thread_tmp_19_fu_1078_p2();
    void thread_tmp_1_cast_fu_541_p1();
    void thread_tmp_1_fu_529_p2();
    void thread_tmp_20_fu_1087_p1();
    void thread_tmp_20_fu_1087_p2();
    void thread_tmp_21_fu_1093_p2();
    void thread_tmp_22_cast_fu_982_p1();
    void thread_tmp_22_fu_977_p1();
    void thread_tmp_23_fu_999_p0();
    void thread_tmp_23_fu_999_p2();
    void thread_tmp_24_fu_748_p3();
    void thread_tmp_26_fu_756_p2();
    void thread_tmp_27_cast_fu_550_p1();
    void thread_tmp_27_fu_762_p2();
    void thread_tmp_28_fu_1322_p1();
    void thread_tmp_29_fu_1326_p2();
    void thread_tmp_2_fu_555_p2();
    void thread_tmp_30_fu_1332_p2();
    void thread_tmp_31_fu_782_p4();
    void thread_tmp_32_fu_792_p2();
    void thread_tmp_34_fu_847_p1();
    void thread_tmp_35_fu_1357_p0();
    void thread_tmp_35_fu_1357_p2();
    void thread_tmp_36_fu_1425_p3();
    void thread_tmp_37_fu_1437_p2();
    void thread_tmp_38_fu_1443_p2();
    void thread_tmp_39_fu_1449_p2();
    void thread_tmp_3_fu_561_p2();
    void thread_tmp_40_fu_1478_p1();
    void thread_tmp_41_fu_851_p3();
    void thread_tmp_42_fu_859_p3();
    void thread_tmp_43_fu_867_p3();
    void thread_tmp_44_fu_875_p2();
    void thread_tmp_44_i_fu_1186_p2();
    void thread_tmp_45_fu_881_p2();
    void thread_tmp_46_fu_901_p4();
    void thread_tmp_47_fu_911_p2();
    void thread_tmp_49_fu_935_p1();
    void thread_tmp_4_fu_702_p2();
    void thread_tmp_50_fu_947_p1();
    void thread_tmp_51_fu_959_p2();
    void thread_tmp_52_fu_986_p2();
    void thread_tmp_54_fu_1037_p4();
    void thread_tmp_56_fu_1062_p1();
    void thread_tmp_57_fu_1212_p2();
    void thread_tmp_58_fu_1218_p2();
    void thread_tmp_59_fu_1253_p3();
    void thread_tmp_5_fu_545_p2();
    void thread_tmp_60_fu_1261_p2();
    void thread_tmp_61_fu_1267_p4();
    void thread_tmp_62_fu_1065_p3();
    void thread_tmp_64_cast_fu_683_p1();
    void thread_tmp_64_fu_1149_p4();
    void thread_tmp_66_fu_1171_p3();
    void thread_tmp_67_fu_1191_p3();
    void thread_tmp_68_cast_fu_991_p1();
    void thread_tmp_68_fu_1198_p3();
    void thread_tmp_69_fu_1205_p3();
    void thread_tmp_6_fu_579_p3();
    void thread_tmp_70_fu_1237_p4();
    void thread_tmp_71_fu_1246_p3();
    void thread_tmp_72_fu_1313_p4();
    void thread_tmp_73_fu_1349_p3();
    void thread_tmp_75_fu_1395_p4();
    void thread_tmp_76_fu_1405_p1();
    void thread_tmp_78_fu_1409_p1();
    void thread_tmp_79_fu_1412_p3();
    void thread_tmp_7_fu_591_p3();
    void thread_tmp_80_fu_1489_p1();
    void thread_tmp_81_fu_1542_p4();
    void thread_tmp_83_fu_1558_p1();
    void thread_tmp_84_fu_1568_p1();
    void thread_tmp_8_fu_603_p2();
    void thread_tmp_9_fu_517_p3();
    void thread_tmp_fu_505_p3();
    void thread_tmp_i2_fu_1113_p2();
    void thread_tmp_s_fu_697_p1();
    void thread_trunc_fu_1053_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
