\# Program start time UTC 2015.04.30 06:51:40.535
\# Local time Wednesday 29 April 2015, 11:51 pm
\o Program:		@(#)$CDS: virtuoso version 6.1.6 01/19/2015 20:41 (sjfnl169) $
\o Hierarchy:		/apps/cadence/IC616/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.6.500.10  (32-bit addresses)
\# Command line:	/apps/cadence/IC616/tools.lnx86/dfII/bin/32bit/virtuoso -noautostart -mpssession virtuoso6635 -mpshost bull -davinciService DaVinciService_6635_1430373948 -log /root/Desktop/Cadence/logs_root/logs0/Job3.log -licenseLockFileName /root/Desktop/Cadence/.tmp_root/.bull_6635 -nograph -nostdin -axlChildIdFlag 3
\# Host name (type):	bull (x86_64)
\# Operating system:	Linux 2.6.32-504.16.2.el6.x86_64 #1 SMP Tue Mar 10 17:01:00 EDT 2015
\# Linux /etc/issue:	Red Hat Enterprise Linux Client release 6.6 (Santiago)
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	bull:80 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server, PID 11262)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x0, current max 0x3ffffa (4194298)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        427 MB
\# Available memory:	     46,579 MB
\# System memory:	     48,512 MB
\# Maximum memory size:	      3,722 MB
\# Max mem available:	      3,722 MB
\# Initial memory used:	         53 MB
\#        process size:	        455 MB
\# Qt version:		4.7.2
\# Window Manager:	other
\# User Name:		root
\o Working Directory:	bull:/root/Desktop/Cadence
\# Process Id:		11263
\o 
\o COPYRIGHT © 1992-2014  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2014  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o Loading awv.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o 
\o ---------------------------------------------------------------------------
\o Welcome to the FreePDK 45nm Free, Open-Source Process Design Kit
\o ---------------------------------------------------------------------------
\o 
\o loading vars from .cdsenv for tool ddserv
\o loading vars from .cdsenv for tool license
\o loading vars from .cdsenv for tool asimenv
\o loading vars from ./.cdsenv for tool ddserv
\o loading vars from ./.cdsenv for tool license
\o loading vars from ./.cdsenv for tool asimenv
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading mmsimenv.cxt 
\o Loading spectreMixi.cxt 
\o *Info*    Client has finished starting ... 
\o 
\p > 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MCsetup_Test
\o 	View         = schematic
\o 	Simulator    = spectre
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MCsetup_Test:1_none_MonteCarlo.2
\o 	Results DB   = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.2.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.2/1/16nm_Tests:MCsetup_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading viva.cxt 
\o *Info*    Spectre controlMode is set "batch".
\o 
\# Memory report: using         192 MB, process size 625 MB at UTC 2015.04.30 06:51:43.308
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (2 1) on testbench [
\o           16nm_Tests:MCsetup_Test:1 ].
\o 
\w *WARNING* (reader): string at line 1 was not terminated on EOF, '"' added
\w                     at line 1 of string "...500\") (aelEnvGetErrStr))"
\w *WARNING* (reader): a '(' at line 1 was still unclosed on EOF, ')' added
\w                     at line 1 of string "...00\") (aelEnvGetErrStr))""
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Loading monte.cxt 
\o Setting temp(T) = 27
\o Setting var time2 = "5n"
\w *WARNING* (reader): illegal character '\' ignored 
\o Setting var vdd = ".500\\"
\o 
\o *Info*    Netlist Directory =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.2/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.2/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir
\o 
\o 
\o *Info*    Creating Netlist for Point ID (2 1)
\o 
\o generate netlist...
\o Loading seCore.cxt 
\o Begin Incremental Netlisting Apr 29 23:51:44 2015
\o End netlisting Apr 29 23:51:44 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ 16nm_Tests:MCsetup_Test:1
\o           ] for Point ID (2 1).
\o 
\o *Info*    Spectre controlMode is set "batch" due to monte carlo run.
\o 
\o Delete psf data in /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.2/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/psf.
\w *WARNING* asiiEvalDesignValList: problem with variable vdd
\w 
\o *Error*   in the Design Variables.  AEL's message:  lexical error: 
\o           "\"
\o generate netlist...
\o Begin Incremental Netlisting Apr 29 23:51:45 2015
\o End netlisting Apr 29 23:51:45 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o Loading paraplot.cxt 
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o *Info*    Monte Carlo Simulation unsuccessful...
\o *Info*    See simulation output log for more information.
\o 
\o *Error*   Error ID  = 5052
\o *Error*   Error Msg = 
\o Nominal simulation might have failed. Either
\o           fix the problem in the test setup or disable the test and
\o           re-run.
\o 
\o To view the simulator output, right-click on the
\o           test name, result name, or any corner column in the
\o           "Detail" view 
\o of the "Results" tab and choose "Output Log"
\o           menu option.
\o 
\o 
\o 
\o 
\o 
\o *Error*   Error ID  = 5011
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o 
\o           Error found by spectre during circuit read-in.
\o Error found
\o           by spectre during circuit read-in.
\o ERROR (SFE-874):
\o           "input.scs" 9: Unexpected quoted string
\o           ""./ncsu-FreePDK15/hspice_16nm_hp.include". Expected end of
\o           file or end of line.
\o ERROR (SFE-683): "input.scs" 9: Badly
\o           formed parameters statement.
\o 
\o 
\o 
\o 
\o 
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\# Available memory:         46,428 MB at UTC 2015.04.30 06:51:50.812
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MCsetup_Test
\o 	View         = schematic
\o 	Simulator    = spectre
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MCsetup_Test:1_none_MonteCarlo.3
\o 	Results DB   = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.3.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.3/1/16nm_Tests:MCsetup_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o *Info*    Spectre controlMode is set "batch".
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 1) on testbench [
\o           16nm_Tests:MCsetup_Test:1 ].
\o 
\w *WARNING* (reader): string at line 1 was not terminated on EOF, '"' added
\w                     at line 1 of string "...500\") (aelEnvGetErrStr))"
\w *WARNING* (reader): a '(' at line 1 was still unclosed on EOF, ')' added
\w                     at line 1 of string "...00\") (aelEnvGetErrStr))""
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting temp(T) = 27
\o Setting var time2 = "5n"
\w *WARNING* (reader): illegal character '\' ignored 
\o Setting var vdd = ".500\\"
\o 
\o *Info*    Netlist Directory =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.3/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.3/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 1)
\o 
\o generate netlist...
\o Begin Incremental Netlisting Apr 29 23:53:56 2015
\o End netlisting Apr 29 23:53:56 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ 16nm_Tests:MCsetup_Test:1
\o           ] for Point ID (3 1).
\o 
\o *Info*    Spectre controlMode is set "batch" due to monte carlo run.
\o 
\o Delete psf data in /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.3/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/psf.
\w *WARNING* asiiEvalDesignValList: problem with variable vdd
\w 
\o *Error*   in the Design Variables.  AEL's message:  lexical error: 
\o           "\"
\o generate netlist...
\o Begin Incremental Netlisting Apr 29 23:53:57 2015
\o End netlisting Apr 29 23:53:57 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o *Info*    Monte Carlo Simulation unsuccessful...
\o *Info*    See simulation output log for more information.
\o 
\o *Error*   Error ID  = 5052
\o *Error*   Error Msg = 
\o Nominal simulation might have failed. Either
\o           fix the problem in the test setup or disable the test and
\o           re-run.
\o 
\o To view the simulator output, right-click on the
\o           test name, result name, or any corner column in the
\o           "Detail" view 
\o of the "Results" tab and choose "Output Log"
\o           menu option.
\o 
\o 
\o 
\o 
\o 
\o *Error*   Error ID  = 5011
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o 
\o           Error found by spectre during circuit read-in.
\o Error found
\o           by spectre during circuit read-in.
\o ERROR (SFE-874):
\o           "input.scs" 9: Unexpected quoted string
\o           ""/root/Desktop/Cadence/ncsu-FreePDK15/hspice_16nm_hp.include". Expected end of file or end o
\o f line.
\o ERROR (SFE-683): "input.scs" 9: Badly formed parameters
\o            statement.
\o 
\o 
\o 
\o 
\o 
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MCsetup_Test
\o 	View         = schematic
\o 	Simulator    = spectre
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MCsetup_Test:1_none_MonteCarlo.4
\o 	Results DB   = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.4.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.4/1/16nm_Tests:MCsetup_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MCsetup_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o *Info*    Spectre controlMode is set "batch".
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (4 1) on testbench [
\o           16nm_Tests:MCsetup_Test:1 ].
\o 
\w *WARNING* (reader): string at line 1 was not terminated on EOF, '"' added
\w                     at line 1 of string "...500\") (aelEnvGetErrStr))"
\w *WARNING* (reader): a '(' at line 1 was still unclosed on EOF, ')' added
\w                     at line 1 of string "...00\") (aelEnvGetErrStr))""
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting temp(T) = 27
\o Setting var time2 = "5n"
\w *WARNING* (reader): illegal character '\' ignored 
\o Setting var vdd = ".500\\"
\o 
\o *Info*    Netlist Directory =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.4/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.4/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir
\o 
\o 
\o *Info*    Creating Netlist for Point ID (4 1)
\o 
\o generate netlist...
\o Begin Incremental Netlisting Apr 29 23:58:27 2015
\o End netlisting Apr 29 23:58:27 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ 16nm_Tests:MCsetup_Test:1
\o           ] for Point ID (4 1).
\o 
\o *Info*    Spectre controlMode is set "batch" due to monte carlo run.
\o 
\o Delete psf data in /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MCsetup_Test/adexl/results/data/MonteCarlo.4/1/16nm_Tests:MCsetup_Test:1/groupRunDataDir/psf.
\w *WARNING* asiiEvalDesignValList: problem with variable vdd
\w 
\o *Error*   in the Design Variables.  AEL's message:  lexical error: 
\o           "\"
\o generate netlist...
\o Begin Incremental Netlisting Apr 29 23:58:28 2015
\o End netlisting Apr 29 23:58:28 2015
\o 
\o 	The netlist is up to date.
\o 	Time taken to compare the design with netlist:   0.0s
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o *Info*    Monte Carlo Simulation unsuccessful...
\o *Info*    See simulation output log for more information.
\o 
\o *Error*   Error ID  = 5052
\o *Error*   Error Msg = 
\o Nominal simulation might have failed. Either
\o           fix the problem in the test setup or disable the test and
\o           re-run.
\o 
\o To view the simulator output, right-click on the
\o           test name, result name, or any corner column in the
\o           "Detail" view 
\o of the "Results" tab and choose "Output Log"
\o           menu option.
\o 
\o 
\o 
\o 
\o 
\o *Error*   Error ID  = 5011
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o 
\o           Error found by spectre during circuit read-in.
\o Error found
\o           by spectre during circuit read-in.
\o ERROR (SFE-874):
\o           "input.scs" 9: Unexpected quoted string
\o           ""/root/Desktop/Cadence/ncsu-FreePDK15/hspice_16nm_hp.include". Expected end of file or end o
\o f line.
\o ERROR (SFE-683): "input.scs" 9: Badly formed parameters
\o            statement.
\o 
\o 
\o 
\o 
\o 
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o Loading lce.cxt 
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
