%=========================================================================
% tbl-gem5.tex
%=========================================================================

\begin{table}[tp]
  \centering
  \cbxsetfontsize{8pt}
  \tabcolsep 3pt

  \caption[SparseZipper Baseline System Configuration]{
    Baseline System Configuration
  }
  % gem5 parameters
  \begin{tabular}{l>{\raggedright\arraybackslash}p{0.78\cw}}
    \toprule
    \BF{CPU}            & \textbullet~~RISC-V ISA (RV64GC) \newline
                          \textbullet~~8-way out-of-order issue \newline
                          \textbullet~~72-entry LQ, 56-entry SQ, 96-entry IQ \& 224-entry ROB \newline
                          \textbullet~~180 physical integer, 168 physical floating-point \& 128 physical 512-bit vector registers \newline
                          \textbullet~~Two 512-bit-wide SIMD execution units
                          \\\midrule
    \BF{Matrix Unit}    & \textbullet~~A systolic array with 16$\times$16 processing elements (PEs) \newline
                          \textbullet~~Each PE has a single-precision MAC unit \newline
                          \textbullet~~16 physical matrix registers
                          \\\midrule
    \BF{Caches}         & \textbullet~~L1I cache: 8-way, 32KB \& 2-cycle hit latency  \newline
                          \textbullet~~L1D cache: 8-way, 32KB \& 2-cycle hit latency  \newline
                          \textbullet~~L2 cache: 4-way, 4-bank, 256KB \& 8-cycle hit latency \newline
                          \textbullet~~LLC: 8-way, 8-bank, 512KB \& 8-cycle hit latency
                          \\\midrule
    \BF{Memory}         & DDR4-2400   \\
    \bottomrule
  \end{tabular}
  \vspace{0.1cm}

  \raggedright
  LQ~=~Load queue;
  SQ~=~Store queue;
  IQ~=~Issue queue;
  ROB~=~Reorder buffer;
  LLC~=~Last-level cache;
  MAC~=~multiply-accumulate unit.
  \label{tbl-spz-gem5}
  \vspace{-0.1cm}
\end{table}
