// Seed: 2588083066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1'd0;
  wire id_13;
  wire id_14;
  supply1 id_15, id_16;
  tri  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  1  ==  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  =  id_8  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  assign id_37 = 1;
  wire id_39;
  wire id_40;
  assign id_40 = id_5;
  supply1 id_41 = id_21 > id_3 <-> 1;
  id_42 :
  assert property (@(negedge id_15 or negedge 1) 1)
  else;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7, id_7, id_7, id_8
  );
endmodule
