# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui {C:/Users/DELL/Desktop/Proyecto2-Arqui/Mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:54 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui" C:/Users/DELL/Desktop/Proyecto2-Arqui/Mux2.sv 
# -- Compiling module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 08:45:54 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui {C:/Users/DELL/Desktop/Proyecto2-Arqui/Zero_Extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui" C:/Users/DELL/Desktop/Proyecto2-Arqui/Zero_Extend.sv 
# -- Compiling module Zero_Extend
# 
# Top level modules:
# 	Zero_Extend
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID {C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Instr_Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID" C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Instr_Decoder.sv 
# -- Compiling module Instr_Decoder
# 
# Top level modules:
# 	Instr_Decoder
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID {C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Register_Bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID" C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Register_Bank.sv 
# -- Compiling module Register_Bank
# 
# Top level modules:
# 	Register_Bank
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID {C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID" C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv 
# -- Compiling module ID
# 
# Top level modules:
# 	ID
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb {C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb" C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv 
# -- Compiling module ID_TB
# 
# Top level modules:
# 	ID_TB
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID {C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:55 on Jun 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/ID" C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 08:45:55 on Jun 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ID_TB
# vsim work.ID_TB 
# Start time: 08:45:58 on Jun 18,2020
# Loading sv_std.std
# Loading work.ID_TB
# Loading work.ID
# Loading work.Instr_Decoder
# Loading work.Control_Unit
# Loading work.Zero_Extend
# Loading work.Mux2
# Loading work.Register_Bank
# ** Warning: (vsim-3015) C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv(12): [PCDPC] - Port size (16) does not match connection size (10) for port 'imm'. The port definition is at: C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ID_TB/uut File: C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv
# ** Warning: (vsim-3015) C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv(12): [PCDPC] - Port size (13) does not match connection size (14) for port 'addr'. The port definition is at: C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ID_TB/uut File: C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv
add wave -position end  sim:/ID_TB/addr
add wave -position end  sim:/ID_TB/alu_op
add wave -position end  sim:/ID_TB/clk
add wave -position end  sim:/ID_TB/imm
add wave -position end  sim:/ID_TB/instr
add wave -position end  sim:/ID_TB/jenable
add wave -position end  sim:/ID_TB/jop_lsb
add wave -position end  sim:/ID_TB/mux_exe
add wave -position end  sim:/ID_TB/mux_mem
add wave -position end  sim:/ID_TB/out1
add wave -position end  sim:/ID_TB/out2
add wave -position end  sim:/ID_TB/out3
add wave -position end  sim:/ID_TB/rd_mem_en
add wave -position end  sim:/ID_TB/rst
add wave -position end  sim:/ID_TB/wb_enable
add wave -position end  sim:/ID_TB/wb_result
add wave -position end  sim:/ID_TB/wr_mem_en
add wave -position end  sim:/ID_TB/wr_register
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlftzjv0n8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzjv0n8
run -all
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 08:52:48 on Jun 18,2020, Elapsed time: 0:06:50
# Errors: 21, Warnings: 5
