top: uart_top

include_all_system_verilog_files: True

clocks:
  - name: clk
    period: 20.000
    waveform: 0.000 5.000