Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: pwm_led_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm_led_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm_led_top"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : pwm_led_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led.v" into library work
Parsing module <pwm_led>.
Analyzing Verilog file "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led_top.v" into library work
Parsing module <pwm_led_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm_led_top>.

Elaborating module <pwm_led>.
WARNING:HDLCompiler:413 - "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led.v" Line 99: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1127 - "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led.v" Line 99: Assignment to PWM ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm_led_top>.
    Related source file is "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led_top.v".
    Summary:
	no macro.
Unit <pwm_led_top> synthesized.

Synthesizing Unit <pwm_led>.
    Related source file is "C:\a_max\max\xlinx\max\PWM\rtl\pwm_led.v".
    Found 29-bit register for signal <cnt2>.
    Found 28-bit register for signal <cnt1>.
    Found 1-bit register for signal <cnt2_cmd>.
    Found 29-bit subtractor for signal <cnt2[28]_GND_2_o_sub_10_OUT> created at line 87.
    Found 28-bit adder for signal <cnt1[27]_GND_2_o_add_1_OUT> created at line 45.
    Found 29-bit adder for signal <cnt2[28]_GND_2_o_add_7_OUT> created at line 85.
    Found 28-bit comparator greater for signal <cnt1[27]_GND_2_o_LessThan_1_o> created at line 44
    Found 29-bit comparator greater for signal <led> created at line 95
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_led> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 29-bit addsub                                         : 1
# Registers                                            : 3
 1-bit register                                        : 1
 28-bit register                                       : 1
 29-bit register                                       : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
# Multiplexers                                         : 1
 28-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pwm_led>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
Unit <pwm_led> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 28-bit up counter                                     : 1
 29-bit updown counter                                 : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm_led_top> ...

Optimizing unit <pwm_led> ...
WARNING:Xst:1710 - FF/Latch <b2v_inst/cnt1_27> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_26> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_25> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_24> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_23> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_22> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_21> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_20> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_19> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_18> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_17> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_16> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_15> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_14> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_inst/cnt1_13> (without init value) has a constant value of 0 in block <pwm_led_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm_led_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm_led_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 190
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 42
#      LUT3                        : 13
#      LUT4                        : 16
#      LUT5                        : 6
#      LUT6                        : 7
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 43
#      FDC                         : 13
#      FDCE                        : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  35200     0%  
 Number of Slice LUTs:                   87  out of  17600     0%  
    Number used as Logic:                87  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      44  out of     87    50%  
   Number with an unused LUT:             0  out of     87     0%  
   Number of fully used LUT-FF pairs:    43  out of     87    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    100     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk                            | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.292ns (Maximum Frequency: 303.767MHz)
   Minimum input arrival time before clock: 1.345ns
   Maximum output required time after clock: 2.489ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 3.292ns (frequency: 303.767MHz)
  Total number of paths / destination ports: 3732 / 73
-------------------------------------------------------------------------
Delay:               3.292ns (Levels of Logic = 4)
  Source:            b2v_inst/cnt2_15 (FF)
  Destination:       b2v_inst/cnt2_cmd (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: b2v_inst/cnt2_15 to b2v_inst/cnt2_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  b2v_inst/cnt2_15 (b2v_inst/cnt2_15)
     LUT6:I0->O            1   0.053   0.602  b2v_inst/_n0043_inv12 (b2v_inst/_n0043_inv12)
     LUT5:I2->O            2   0.053   0.419  b2v_inst/_n0043_inv14 (b2v_inst/_n0043_inv1)
     LUT6:I5->O            2   0.053   0.419  b2v_inst/cnt2_cmd_PWR_2_o_MUX_58_o<28> (b2v_inst/cnt2_cmd_PWR_2_o_MUX_58_o)
     LUT6:I5->O            1   0.053   0.399  b2v_inst/_n0043_inv (b2v_inst/_n0043_inv)
     FDCE:CE                   0.200          b2v_inst/cnt2_cmd
    ----------------------------------------
    Total                      3.292ns (0.694ns logic, 2.598ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              1.345ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       b2v_inst/cnt2_28 (FF)
  Destination Clock: sys_clk rising

  Data Path: sys_rst_n to b2v_inst/cnt2_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  sys_rst_n_IBUF (sys_rst_n_IBUF)
     INV:I->O             43   0.067   0.554  b2v_inst/sys_rst_n_inv1_INV_0 (b2v_inst/sys_rst_n_inv)
     FDCE:CLR                  0.325          b2v_inst/cnt2_cmd
    ----------------------------------------
    Total                      1.345ns (0.392ns logic, 0.953ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 81 / 1
-------------------------------------------------------------------------
Offset:              2.489ns (Levels of Logic = 16)
  Source:            b2v_inst/cnt1_0 (FF)
  Destination:       led (PAD)
  Source Clock:      sys_clk rising

  Data Path: b2v_inst/cnt1_0 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.655  b2v_inst/cnt1_0 (b2v_inst/cnt1_0)
     LUT4:I0->O            1   0.053   0.000  b2v_inst/Mcompar_led_lut<0> (b2v_inst/Mcompar_led_lut<0>)
     MUXCY:S->O            1   0.291   0.000  b2v_inst/Mcompar_led_cy<0> (b2v_inst/Mcompar_led_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<1> (b2v_inst/Mcompar_led_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<2> (b2v_inst/Mcompar_led_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<3> (b2v_inst/Mcompar_led_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<4> (b2v_inst/Mcompar_led_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<5> (b2v_inst/Mcompar_led_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<6> (b2v_inst/Mcompar_led_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<7> (b2v_inst/Mcompar_led_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<8> (b2v_inst/Mcompar_led_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<9> (b2v_inst/Mcompar_led_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<10> (b2v_inst/Mcompar_led_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  b2v_inst/Mcompar_led_cy<11> (b2v_inst/Mcompar_led_cy<11>)
     MUXCY:CI->O           1   0.178   0.413  b2v_inst/Mcompar_led_cy<12> (b2v_inst/Mcompar_led_cy<12>)
     LUT4:I3->O            1   0.053   0.399  b2v_inst/Mcompar_led_cy<13>_inv1 (led_OBUF)
     OBUF:I->O                 0.000          led_OBUF (led)
    ----------------------------------------
    Total                      2.489ns (1.022ns logic, 1.467ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.292|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.78 secs
 
--> 

Total memory usage is 363336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    0 (   0 filtered)

