set SynModuleInfo {
  {SRCNAME FIR_filter MODELNAME FIR_filter RTLNAME FIR_HLS_FIR_filter
    SUBMODULES {
      {MODELNAME FIR_HLS_mul_19s_7ns_26_1_1 RTLNAME FIR_HLS_mul_19s_7ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_mul_18s_9ns_26_1_1 RTLNAME FIR_HLS_mul_18s_9ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_mul_18s_6ns_24_1_1 RTLNAME FIR_HLS_mul_18s_6ns_24_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1 RTLNAME FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1 RTLNAME FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_17s_18s_5ns_24_4_1 RTLNAME FIR_HLS_am_addmul_17s_18s_5ns_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_17s_18s_6ns_26_4_1 RTLNAME FIR_HLS_am_addmul_17s_18s_6ns_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_17s_17s_8s_26_4_1 RTLNAME FIR_HLS_am_addmul_17s_17s_8s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1 RTLNAME FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1 RTLNAME FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1 RTLNAME FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1 RTLNAME FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_12ns_30_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_12ns_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_11s_28_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_11s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_11s_27_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_11s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_10s_27_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_10s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_9s_26_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_9s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_8ns_26_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_8ns_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_7ns_25_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_7ns_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_7s_24_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_7s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_am_addmul_16s_16s_6ns_24_4_1 RTLNAME FIR_HLS_am_addmul_16s_16s_6ns_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1 RTLNAME FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1 RTLNAME FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1 RTLNAME FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
    }
  }
  {SRCNAME FIR_HLS MODELNAME FIR_HLS RTLNAME FIR_HLS IS_TOP 1
    SUBMODULES {
      {MODELNAME FIR_HLS_regslice_both RTLNAME FIR_HLS_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
    }
  }
}
