#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug 31 19:40:23 2024
# Process ID: 122555
# Current directory: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 2274.816 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35095
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122625
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2360.891 ; gain = 226.797 ; free physical = 726 ; free virtual = 8544
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3339.895; parent = 2363.863; children = 976.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-122555-prince-ThinkPad-E14-Gen-5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-122555-prince-ThinkPad-E14-Gen-5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2431.828 ; gain = 297.734 ; free physical = 736 ; free virtual = 8567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.863; parent = 2431.832; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2449.641 ; gain = 315.547 ; free physical = 735 ; free virtual = 8566
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3425.676; parent = 2449.645; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2449.641 ; gain = 315.547 ; free physical = 735 ; free virtual = 8566
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3425.676; parent = 2449.645; children = 976.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.641 ; gain = 0.000 ; free physical = 735 ; free virtual = 8566
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/gesture_model.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/gesture_model.xdc]
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.547 ; gain = 0.000 ; free physical = 780 ; free virtual = 8600
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.547 ; gain = 0.000 ; free physical = 780 ; free virtual = 8600
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 807 ; free virtual = 8640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 807 ; free virtual = 8640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 807 ; free virtual = 8640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 819 ; free virtual = 8641
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2526.547 ; gain = 392.453 ; free physical = 818 ; free virtual = 8643
Synthesis current peak Physical Memory [PSS] (MB): peak = 1776.800; parent = 1573.006; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3470.566; parent = 2494.535; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.586 ; gain = 842.492 ; free physical = 340 ; free virtual = 8166
Synthesis current peak Physical Memory [PSS] (MB): peak = 2323.992; parent = 2120.231; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.621; parent = 2976.590; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.586 ; gain = 842.492 ; free physical = 340 ; free virtual = 8166
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.133; parent = 2120.372; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.621; parent = 2976.590; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2995.617 ; gain = 861.523 ; free physical = 332 ; free virtual = 8158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.688; parent = 2120.927; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3971.652; parent = 2995.621; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.906; parent = 2121.146; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.906; parent = 2121.146; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.922; parent = 2121.161; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.016; parent = 2121.255; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.555 ; gain = 867.461 ; free physical = 334 ; free virtual = 8160
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.047; parent = 2121.286; children = 203.794
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.590; parent = 3001.559; children = 976.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.555 ; gain = 790.555 ; free physical = 366 ; free virtual = 8193
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.562 ; gain = 867.461 ; free physical = 366 ; free virtual = 8193
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.562 ; gain = 0.000 ; free physical = 360 ; free virtual = 8186
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.273 ; gain = 0.000 ; free physical = 405 ; free virtual = 8232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f9c5d5f2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3035.273 ; gain = 1691.164 ; free physical = 539 ; free virtual = 8365
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 19:40:53 2024...
