#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010e5c70 .scope module, "reg8_tb" "reg8_tb" 2 2;
 .timescale 0 0;
v0000000001140ea0_0 .var "address1", 4 0;
v0000000001140b80_0 .var "address2", 4 0;
v0000000001140cc0_0 .var "in_data1", 7 0;
v0000000001140d60_0 .var "in_data2", 7 0;
v0000000001140ae0_0 .net "out_data1", 7 0, L_00000000010e88c0;  1 drivers
v0000000001140360_0 .net "out_data2", 7 0, L_00000000011891f0;  1 drivers
v0000000001140900_0 .var "w_en", 0 0;
S_00000000010f5770 .scope module, "rrr" "reg8" 2 8, 3 1 0, S_00000000010e5c70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address1";
    .port_info 1 /INPUT 5 "address2";
    .port_info 2 /INPUT 8 "in_data1";
    .port_info 3 /INPUT 8 "in_data2";
    .port_info 4 /OUTPUT 8 "out_data1";
    .port_info 5 /OUTPUT 8 "out_data2";
    .port_info 6 /INPUT 1 "w_en";
L_00000000010e88c0 .functor BUFZ 8, L_0000000001140e00, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000011891f0 .functor BUFZ 8, L_0000000001140400, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010f5900_0 .net *"_s0", 7 0, L_0000000001140e00;  1 drivers
v00000000010f59a0_0 .net *"_s10", 6 0, L_0000000001140720;  1 drivers
L_0000000001141230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010f5a40_0 .net *"_s13", 1 0, L_0000000001141230;  1 drivers
v00000000010f5ae0_0 .net *"_s2", 6 0, L_0000000001141080;  1 drivers
L_00000000011411e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010e8640_0 .net *"_s5", 1 0, L_00000000011411e8;  1 drivers
v00000000010e86e0_0 .net *"_s8", 7 0, L_0000000001140400;  1 drivers
v00000000010e8780_0 .net "address1", 4 0, v0000000001140ea0_0;  1 drivers
v00000000010e8820_0 .net "address2", 4 0, v0000000001140b80_0;  1 drivers
v0000000001140000_0 .var/i "i", 31 0;
v0000000001140130_0 .net "in_data1", 7 0, v0000000001140cc0_0;  1 drivers
v0000000001140fe0_0 .net "in_data2", 7 0, v0000000001140d60_0;  1 drivers
v00000000011402c0_0 .net "out_data1", 7 0, L_00000000010e88c0;  alias, 1 drivers
v00000000011409a0_0 .net "out_data2", 7 0, L_00000000011891f0;  alias, 1 drivers
v00000000011405e0 .array "reg_mem", 31 0, 7 0;
v0000000001140680_0 .net "w_en", 0 0, v0000000001140900_0;  1 drivers
E_00000000010a71a0/0 .event edge, v0000000001140680_0, v0000000001140130_0, v00000000010e8780_0, v0000000001140fe0_0;
E_00000000010a71a0/1 .event edge, v00000000010e8820_0;
E_00000000010a71a0 .event/or E_00000000010a71a0/0, E_00000000010a71a0/1;
L_0000000001140e00 .array/port v00000000011405e0, L_0000000001141080;
L_0000000001141080 .concat [ 5 2 0 0], v0000000001140ea0_0, L_00000000011411e8;
L_0000000001140400 .array/port v00000000011405e0, L_0000000001140720;
L_0000000001140720 .concat [ 5 2 0 0], v0000000001140b80_0, L_0000000001141230;
    .scope S_00000000010f5770;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001140000_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000001140000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000001140000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011405e0, 0, 4;
    %load/vec4 v0000000001140000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001140000_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000000010f5770;
T_1 ;
    %wait E_00000000010a71a0;
    %load/vec4 v0000000001140680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000001140130_0;
    %load/vec4 v00000000010e8780_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011405e0, 4, 0;
    %load/vec4 v0000000001140fe0_0;
    %load/vec4 v00000000010e8820_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011405e0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010e5c70;
T_2 ;
    %delay 20, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001140ea0_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000000001140b80_0, 0, 5;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v0000000001140cc0_0, 0, 8;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v0000000001140d60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001140900_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000000001140ea0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001140b80_0, 0, 5;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0000000001140cc0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000000001140d60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001140900_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000000001140ea0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000000001140b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001140900_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000010e5c70;
T_3 ;
    %vpi_call 2 20 "$monitor", "t=%3d address1=%d,address2=%d,in_data1=%d,in_data2=%d,out_data1=%d,out_data2=%d,w_en=%d\012", $time, v0000000001140ea0_0, v0000000001140b80_0, v0000000001140cc0_0, v0000000001140d60_0, v0000000001140ae0_0, v0000000001140360_0, v0000000001140900_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg8_tb.v";
    "./reg8.v";
