m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valarm
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1683566875
!i10b 1
!s100 ;4^KJHFOXZbkXDT3Fn=P03
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ij_2i262b7FCTGC8Q?<UmJ1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1
w1682972879
8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/alarm.sv
FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/alarm.sv
!i122 0
L0 4 13
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1683566875.000000
!s107 C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/alarm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/alarm.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vct_mod_N
R0
R1
!i10b 1
!s100 8`WGVIWIcSjc<7<DjzlPG2
R2
Iha:T_ffZ8kbJ2_l@1YcM<2
R3
S1
R4
w1682962583
8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/ct_mod_N.sv
FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/ct_mod_N.sv
!i122 1
L0 4 22
R5
r1
!s85 0
31
R6
!s107 C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/ct_mod_N.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/ct_mod_N.sv|
!i113 1
R7
R8
nct_mod_@n
Xdisplay_tb_file_sv_unit
R0
R1
Vgo:UllFgX?kK2Xi8V94bC2
r1
!s85 0
!i10b 1
!s100 b9Pg4hz4UYmSj765bJ53L2
Igo:UllFgX?kK2Xi8V94bC2
!i103 1
S1
R4
Z9 w1683566474
8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/display_tb_file.sv
FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/display_tb_file.sv
!i122 2
Z10 L0 3 0
R5
31
R6
!s107 C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/display_tb_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/display_tb_file.sv|
!i113 1
R7
R8
vlab2_tb
R0
DXx4 work 20 lab2_tb_file_sv_unit 0 22 BjV_>J46NNZ>]oV_e`clX3
R1
R3
r1
!s85 0
!i10b 1
!s100 Y6`_AH6_]gPgohkWgfQfY1
I2P2:>Ld60FcXVI?:@SS9m0
!s105 lab2_tb_file_sv_unit
S1
R4
w1682972989
Z11 8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lab2_tb_file.sv
Z12 FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lab2_tb_file.sv
!i122 3
L0 4 50
R5
31
R6
Z13 !s107 display_tb_file.sv|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lab2_tb_file.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lab2_tb_file.sv|
!i113 1
R7
R8
Xlab2_tb_file_sv_unit
R0
R1
VBjV_>J46NNZ>]oV_e`clX3
r1
!s85 0
!i10b 1
!s100 zkf;oZS1F8bQ0Ne==Kacz1
IBjV_>J46NNZ>]oV_e`clX3
!i103 1
S1
R4
R9
R11
R12
Fdisplay_tb_file.sv
!i122 3
R10
R5
31
R6
R13
R14
!i113 1
R7
R8
vlcd_int
R0
R1
!i10b 1
!s100 KZ=>2I7NVT?lDLYO?gzkk3
R2
IKgGZhfQ0>P9^l?7RD2g5<0
R3
S1
R4
w1682546101
8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lcd_int3.sv
FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lcd_int3.sv
!i122 4
L0 1 38
R5
r1
!s85 0
31
R6
!s107 C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lcd_int3.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/lcd_int3.sv|
!i113 1
R7
R8
vstruct_diag
R0
R1
!i10b 1
!s100 `F6He13gK1_BMazdlOV0d1
R2
IRHn^>EQ3>`@dOl?Pg[7BE2
R3
S1
R4
w1683566087
8C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/struct_diag.sv
FC:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/struct_diag.sv
!i122 5
L0 4 82
R5
r1
!s85 0
31
R6
!s107 C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/struct_diag.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/18758/Documents/GitHub/CSE140_Lab2/lab2/part1/struct_diag.sv|
!i113 1
R7
R8
