-- generated by newgenasym Fri Sep 03 16:12:38 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity microgigacn4x is
    port (    
	C:         IN     STD_LOGIC_VECTOR (4 DOWNTO 1);    
	GND:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 1);    
	S1:        INOUT  STD_LOGIC;    
	S10:       INOUT  STD_LOGIC;    
	S11:       INOUT  STD_LOGIC;    
	S12:       INOUT  STD_LOGIC;    
	S13:       INOUT  STD_LOGIC;    
	S14:       INOUT  STD_LOGIC;    
	S15:       INOUT  STD_LOGIC;    
	S16:       INOUT  STD_LOGIC;    
	S2:        INOUT  STD_LOGIC;    
	S3:        INOUT  STD_LOGIC;    
	S4:        INOUT  STD_LOGIC;    
	S5:        INOUT  STD_LOGIC;    
	S6:        INOUT  STD_LOGIC;    
	S7:        INOUT  STD_LOGIC;    
	S8:        INOUT  STD_LOGIC;    
	S9:        INOUT  STD_LOGIC);
end microgigacn4x;
