module counter9 #(parameter N = 4)
                (input  logic clk,
                 input  logic reset,
                 output logic [N-1:0] q);

  always_ff @(posedge clk, posedge reset)
    if (reset) q <= 0;
    else       
		if (q == 10)q <= 0;
		else q <= q + 1;
				
endmodule
