[13:51:25.142] <TB2>     INFO: *** Welcome to pxar ***
[13:51:25.142] <TB2>     INFO: *** Today: 2016/08/10
[13:51:25.151] <TB2>     INFO: *** Version: b2a7-dirty
[13:51:25.151] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:25.151] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:25.151] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:25.151] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:25.230] <TB2>     INFO:         clk: 4
[13:51:25.230] <TB2>     INFO:         ctr: 4
[13:51:25.230] <TB2>     INFO:         sda: 19
[13:51:25.230] <TB2>     INFO:         tin: 9
[13:51:25.230] <TB2>     INFO:         level: 15
[13:51:25.230] <TB2>     INFO:         triggerdelay: 0
[13:51:25.230] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:25.230] <TB2>     INFO: Log level: DEBUG
[13:51:25.241] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:51:25.249] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:51:25.253] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:51:25.255] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:26.815] <TB2>     INFO: DUT info: 
[13:51:26.816] <TB2>     INFO: The DUT currently contains the following objects:
[13:51:26.816] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:26.816] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:26.816] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:26.816] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:26.816] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.816] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:26.817] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:26.818] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:26.826] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31318016
[13:51:26.826] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd70f90
[13:51:26.827] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xce5770
[13:51:26.827] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4ef1d94010
[13:51:26.827] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4ef7fff510
[13:51:26.827] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31383552 fPxarMemory = 0x7f4ef1d94010
[13:51:26.828] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:51:26.829] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[13:51:26.829] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:51:26.829] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:27.229] <TB2>     INFO: enter 'restricted' command line mode
[13:51:27.229] <TB2>     INFO: enter test to run
[13:51:27.229] <TB2>     INFO:   test: FPIXTest no parameter change
[13:51:27.229] <TB2>     INFO:   running: fpixtest
[13:51:27.229] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:27.233] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:27.233] <TB2>     INFO: ######################################################################
[13:51:27.233] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:51:27.233] <TB2>     INFO: ######################################################################
[13:51:27.237] <TB2>     INFO: ######################################################################
[13:51:27.237] <TB2>     INFO: PixTestPretest::doTest()
[13:51:27.237] <TB2>     INFO: ######################################################################
[13:51:27.239] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:27.239] <TB2>     INFO:    PixTestPretest::programROC() 
[13:51:27.239] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:45.256] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:45.256] <TB2>     INFO: IA differences per ROC:  19.3 19.3 18.5 17.7 18.5 19.3 17.7 19.3 18.5 18.5 18.5 17.7 19.3 18.5 20.9 21.7
[13:51:45.330] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:45.330] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:51:45.330] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:46.584] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:51:47.086] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:51:47.588] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:51:48.089] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:51:48.594] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:51:49.096] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:51:49.598] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:51:50.100] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:51:50.601] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:51:51.103] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:51:51.605] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:51:52.106] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:51:52.608] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:51:53.110] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:51:53.612] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:51:54.113] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:51:54.367] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 
[13:51:54.367] <TB2>     INFO: Test took 9039 ms.
[13:51:54.367] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:51:54.398] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:54.398] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:51:54.398] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:54.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:51:54.602] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:51:54.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 25.4688 mA
[13:51:54.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.0687 mA
[13:51:54.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 24.6688 mA
[13:51:55.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 23.8687 mA
[13:51:55.108] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:51:55.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 25.4688 mA
[13:51:55.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  76 Ia 23.0687 mA
[13:51:55.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 24.6688 mA
[13:51:55.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  79 Ia 23.0687 mA
[13:51:55.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.4688 mA
[13:51:55.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  77 Ia 23.0687 mA
[13:51:55.812] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 24.6688 mA
[13:51:55.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  80 Ia 23.8687 mA
[13:51:56.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[13:51:56.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.6688 mA
[13:51:56.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 23.8687 mA
[13:51:56.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2688 mA
[13:51:56.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.8687 mA
[13:51:56.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[13:51:56.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[13:51:56.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:51:56.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[13:51:56.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[13:51:57.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.4688 mA
[13:51:57.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  93 Ia 24.6688 mA
[13:51:57.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  90 Ia 23.8687 mA
[13:51:57.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[13:51:57.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[13:51:57.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[13:51:57.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[13:51:57.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.0687 mA
[13:51:57.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 25.4688 mA
[13:51:57.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  77 Ia 23.0687 mA
[13:51:58.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 24.6688 mA
[13:51:58.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 23.8687 mA
[13:51:58.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2688 mA
[13:51:58.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 24.6688 mA
[13:51:58.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  85 Ia 23.8687 mA
[13:51:58.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2688 mA
[13:51:58.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.6688 mA
[13:51:58.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 24.6688 mA
[13:51:58.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 23.8687 mA
[13:51:58.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[13:51:59.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.8687 mA
[13:51:59.147] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[13:51:59.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 25.4688 mA
[13:51:59.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.8687 mA
[13:51:59.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:51:59.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[13:51:59.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[13:51:59.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2688 mA
[13:51:59.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 24.6688 mA
[13:51:59.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.6688 mA
[13:52:00.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8687 mA
[13:52:00.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[13:52:00.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8687 mA
[13:52:00.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.4688 mA
[13:52:00.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  70 Ia 23.8687 mA
[13:52:00.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  90
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[13:52:00.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  85
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:52:00.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  70
[13:52:02.318] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:52:02.318] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  20.1  20.1  19.3  19.3  19.3  19.3  20.1  19.3  20.1  19.3
[13:52:02.351] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:02.351] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:02.351] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:02.487] <TB2>     INFO: Expecting 231680 events.
[13:52:10.624] <TB2>     INFO: 231680 events read in total (7420ms).
[13:52:10.781] <TB2>     INFO: Test took 8427ms.
[13:52:10.982] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:52:10.985] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 56
[13:52:10.989] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:52:10.992] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:52:10.996] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:52:10.999] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:52:10.002] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:52:11.006] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:52:11.010] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:52:11.013] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 67
[13:52:11.017] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:52:11.021] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 63
[13:52:11.024] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:52:11.028] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:52:11.031] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 64
[13:52:11.035] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 66
[13:52:11.086] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:52:11.118] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:11.118] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:52:11.118] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:11.260] <TB2>     INFO: Expecting 231680 events.
[13:52:19.376] <TB2>     INFO: 231680 events read in total (7401ms).
[13:52:19.381] <TB2>     INFO: Test took 8258ms.
[13:52:19.404] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:52:19.719] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29
[13:52:19.724] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:52:19.727] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32.5
[13:52:19.731] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:52:19.735] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[13:52:19.740] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:52:19.744] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:52:19.748] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:52:19.751] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32.5
[13:52:19.755] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:52:19.758] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:52:19.763] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:52:19.766] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:52:19.770] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 32.5
[13:52:19.774] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 33
[13:52:19.809] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:19.809] <TB2>     INFO: CalDel:      139   127   124   138   139   128   125   143   126   144   129   139   131   139   171   150
[13:52:19.809] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:19.813] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:19.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:19.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:19.815] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:19.815] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:19.815] <TB2>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:52:19.815] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:19.901] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:19.901] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:19.901] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:19.901] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:19.904] <TB2>     INFO: ######################################################################
[13:52:19.904] <TB2>     INFO: PixTestTiming::doTest()
[13:52:19.904] <TB2>     INFO: ######################################################################
[13:52:19.904] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:19.904] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:19.904] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:19.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:21.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:24.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:26.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:28.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:30.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:33.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:52:35.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:52:37.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:52:39.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:52:40.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:52:42.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:52:43.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:52:45.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:52:48.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:52:49.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:52:51.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:52.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:54.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:55.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:52:57.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:58.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:00.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:02.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:03.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:05.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:06.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:08.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:09.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:11.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:12.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:14.201] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:15.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:17.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:18.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:20.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:21.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:23.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:24.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:53:26.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:53:27.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:53:30.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:53:32.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:53:34.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:53:36.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:53:38.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:53:40.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:53:43.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:53:45.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:53:47.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:53:50.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:53:52.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:53:54.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:53:56.883] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:53:59.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:01.431] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:03.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:05.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:08.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:10.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:12.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:15.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:17.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:19.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:21.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:24.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:26.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:28.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:30.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:33.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:35.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:37.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:40.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:42.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:44.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:46.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:49.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:51.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:53.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:56.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:58.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:03.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:04.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:06.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:07.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:09.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:10.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:12.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:13.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:15.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:19.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:22.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:26.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:30.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:34.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:37.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:41.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:43.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:44.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:46.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:55:47.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:55:49.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:55:50.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:55:52.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:55:53.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:55:56.218] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:55:58.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:00.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:01.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:14.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:16.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:17.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:19.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:21.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:23.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:26.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:28.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:30.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:33.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:35.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:37.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:39.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:42.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:44.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:46.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:48.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:56:51.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:56:53.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:56:56.211] <TB2>     INFO: TBM Phase Settings: 244
[13:56:56.212] <TB2>     INFO: 400MHz Phase: 5
[13:56:56.212] <TB2>     INFO: 160MHz Phase: 7
[13:56:56.212] <TB2>     INFO: Functional Phase Area: 3
[13:56:56.215] <TB2>     INFO: Test took 276311 ms.
[13:56:56.215] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:56:56.215] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:56.215] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:56:56.215] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:56.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:56:59.612] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:03.012] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:06.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:10.565] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:14.341] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:18.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:21.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:29.052] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:32.828] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:34.349] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:35.869] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:37.389] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:38.909] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:40.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:41.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:57:46.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:57:50.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:57:52.151] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:57:53.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:57:55.189] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:57:56.710] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:57:58.230] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:57:59.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:04.654] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:08.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:09.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:12.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:14.499] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:16.772] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:19.045] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:21.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:26.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:29.999] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:31.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:33.794] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:36.068] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:38.345] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:40.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:42.892] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:47.796] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:51.572] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:53.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:55.366] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:57.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:59.912] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:59:02.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:59:04.460] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:59:09.365] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:59:13.146] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:59:14.669] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:59:16.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:59:17.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:59:19.231] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:59:20.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:59:22.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:27.174] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:30.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:32.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:33.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:35.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:37.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:38.550] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:40.070] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:45.358] <TB2>     INFO: ROC Delay Settings: 228
[13:59:45.358] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:45.358] <TB2>     INFO: ROC Port 0 Delay: 4
[13:59:45.358] <TB2>     INFO: ROC Port 1 Delay: 4
[13:59:45.358] <TB2>     INFO: Functional ROC Area: 3
[13:59:45.361] <TB2>     INFO: Test took 169146 ms.
[13:59:45.361] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:45.361] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:45.361] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:59:45.361] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:46.501] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 8000 4309 4309 4309 4309 4309 4309 430b 430b e062 c000 
[13:59:46.501] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 8040 430b 430b 430b 430b 430b 4309 4309 4309 e022 c000 
[13:59:46.501] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4308 4308 4308 4308 4309 4308 4308 4309 e022 c000 a103 80b1 4309 4309 4309 4309 4309 4308 4309 4309 e022 c000 
[13:59:46.501] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:00:00.650] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:00.650] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:00:14.749] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:14.749] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:28.874] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:28.874] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:42.932] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:42.932] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:57.042] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:57.042] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:01:11.146] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:11.146] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:25.267] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:25.267] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:39.406] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:39.406] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:53.553] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:53.553] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:02:07.759] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.142] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.154] <TB2>     INFO: Decoding statistics:
[14:02:08.154] <TB2>     INFO:   General information:
[14:02:08.154] <TB2>     INFO: 	 16bit words read:         240000000
[14:02:08.154] <TB2>     INFO: 	 valid events total:       20000000
[14:02:08.154] <TB2>     INFO: 	 empty events:             20000000
[14:02:08.154] <TB2>     INFO: 	 valid events with pixels: 0
[14:02:08.154] <TB2>     INFO: 	 valid pixel hits:         0
[14:02:08.154] <TB2>     INFO:   Event errors: 	           0
[14:02:08.154] <TB2>     INFO: 	 start marker:             0
[14:02:08.154] <TB2>     INFO: 	 stop marker:              0
[14:02:08.154] <TB2>     INFO: 	 overflow:                 0
[14:02:08.154] <TB2>     INFO: 	 invalid 5bit words:       0
[14:02:08.154] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:02:08.154] <TB2>     INFO:   TBM errors: 		           0
[14:02:08.154] <TB2>     INFO: 	 flawed TBM headers:       0
[14:02:08.155] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:02:08.155] <TB2>     INFO: 	 event ID mismatches:      0
[14:02:08.155] <TB2>     INFO:   ROC errors: 		           0
[14:02:08.155] <TB2>     INFO: 	 missing ROC header(s):    0
[14:02:08.155] <TB2>     INFO: 	 misplaced readback start: 0
[14:02:08.155] <TB2>     INFO:   Pixel decoding errors:	   0
[14:02:08.155] <TB2>     INFO: 	 pixel data incomplete:    0
[14:02:08.155] <TB2>     INFO: 	 pixel address:            0
[14:02:08.155] <TB2>     INFO: 	 pulse height fill bit:    0
[14:02:08.155] <TB2>     INFO: 	 buffer corruption:        0
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO:    Read back bit status: 1
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO:    Timings are good!
[14:02:08.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.155] <TB2>     INFO: Test took 142794 ms.
[14:02:08.155] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:02:08.155] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:02:08.155] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:08.155] <TB2>     INFO: PixTestTiming::doTest took 588254 ms.
[14:02:08.155] <TB2>     INFO: PixTestTiming::doTest() done
[14:02:08.155] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:02:08.155] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:02:08.155] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:02:08.155] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:02:08.156] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:02:08.156] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:02:08.156] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:02:08.508] <TB2>     INFO: ######################################################################
[14:02:08.508] <TB2>     INFO: PixTestAlive::doTest()
[14:02:08.508] <TB2>     INFO: ######################################################################
[14:02:08.511] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.511] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:08.511] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:08.512] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:08.857] <TB2>     INFO: Expecting 41600 events.
[14:02:12.930] <TB2>     INFO: 41600 events read in total (3358ms).
[14:02:12.931] <TB2>     INFO: Test took 4419ms.
[14:02:12.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:12.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:02:12.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:02:13.314] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:02:13.314] <TB2>     INFO: number of dead pixels (per ROC):     0    0    1    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:02:13.314] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:02:13.317] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:13.318] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:13.318] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:13.319] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:13.665] <TB2>     INFO: Expecting 41600 events.
[14:02:16.633] <TB2>     INFO: 41600 events read in total (2253ms).
[14:02:16.634] <TB2>     INFO: Test took 3315ms.
[14:02:16.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:16.634] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:16.634] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:16.635] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:17.042] <TB2>     INFO: PixTestAlive::maskTest() done
[14:02:17.042] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:17.047] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:17.047] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:17.047] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:17.048] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:17.393] <TB2>     INFO: Expecting 41600 events.
[14:02:21.489] <TB2>     INFO: 41600 events read in total (3381ms).
[14:02:21.490] <TB2>     INFO: Test took 4442ms.
[14:02:21.497] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:21.497] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:02:21.497] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:02:21.869] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:02:21.869] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:21.869] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:02:21.869] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:02:21.878] <TB2>     INFO: ######################################################################
[14:02:21.878] <TB2>     INFO: PixTestTrim::doTest()
[14:02:21.878] <TB2>     INFO: ######################################################################
[14:02:21.881] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:21.881] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:02:21.881] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:21.960] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:02:21.960] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:21.973] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:21.973] <TB2>     INFO:     run 1 of 1
[14:02:21.973] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:22.318] <TB2>     INFO: Expecting 5025280 events.
[14:03:06.837] <TB2>     INFO: 1404120 events read in total (43804ms).
[14:03:50.617] <TB2>     INFO: 2794520 events read in total (87584ms).
[14:04:34.151] <TB2>     INFO: 4196344 events read in total (131118ms).
[14:04:59.285] <TB2>     INFO: 5025280 events read in total (156252ms).
[14:04:59.325] <TB2>     INFO: Test took 157352ms.
[14:04:59.382] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:59.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:00.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:02.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:03.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:05.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:06.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:07.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:09.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:10.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:11.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:13.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:14.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:15.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:17.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:18.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:19.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:21.268] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232427520
[14:05:21.272] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2427 minThrLimit = 91.2166 minThrNLimit = 114.608 -> result = 91.2427 -> 91
[14:05:21.272] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4173 minThrLimit = 93.3779 minThrNLimit = 117.73 -> result = 93.4173 -> 93
[14:05:21.273] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.597 minThrLimit = 103.578 minThrNLimit = 129.083 -> result = 103.597 -> 103
[14:05:21.273] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.345 minThrLimit = 103.315 minThrNLimit = 125.227 -> result = 103.345 -> 103
[14:05:21.274] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.871 minThrLimit = 102.848 minThrNLimit = 127.949 -> result = 102.871 -> 102
[14:05:21.275] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.412 minThrLimit = 100.405 minThrNLimit = 122.559 -> result = 100.412 -> 100
[14:05:21.275] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7495 minThrLimit = 89.7097 minThrNLimit = 112.98 -> result = 89.7495 -> 89
[14:05:21.275] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3307 minThrLimit = 88.323 minThrNLimit = 108.75 -> result = 88.3307 -> 88
[14:05:21.276] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.762 minThrLimit = 89.7484 minThrNLimit = 110.838 -> result = 89.762 -> 89
[14:05:21.276] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8244 minThrLimit = 97.8156 minThrNLimit = 120.471 -> result = 97.8244 -> 97
[14:05:21.277] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.173 minThrLimit = 100.153 minThrNLimit = 122.836 -> result = 100.173 -> 100
[14:05:21.277] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2398 minThrLimit = 98.236 minThrNLimit = 121.088 -> result = 98.2398 -> 98
[14:05:21.277] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.516 minThrLimit = 90.4796 minThrNLimit = 112.896 -> result = 90.516 -> 90
[14:05:21.278] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1366 minThrLimit = 97.1049 minThrNLimit = 116.968 -> result = 97.1366 -> 97
[14:05:21.278] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7196 minThrLimit = 88.7167 minThrNLimit = 109.601 -> result = 88.7196 -> 88
[14:05:21.279] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.071 minThrLimit = 102.064 minThrNLimit = 121.31 -> result = 102.071 -> 102
[14:05:21.279] <TB2>     INFO: ROC 0 VthrComp = 91
[14:05:21.279] <TB2>     INFO: ROC 1 VthrComp = 93
[14:05:21.279] <TB2>     INFO: ROC 2 VthrComp = 103
[14:05:21.279] <TB2>     INFO: ROC 3 VthrComp = 103
[14:05:21.279] <TB2>     INFO: ROC 4 VthrComp = 102
[14:05:21.279] <TB2>     INFO: ROC 5 VthrComp = 100
[14:05:21.279] <TB2>     INFO: ROC 6 VthrComp = 89
[14:05:21.279] <TB2>     INFO: ROC 7 VthrComp = 88
[14:05:21.280] <TB2>     INFO: ROC 8 VthrComp = 89
[14:05:21.280] <TB2>     INFO: ROC 9 VthrComp = 97
[14:05:21.280] <TB2>     INFO: ROC 10 VthrComp = 100
[14:05:21.280] <TB2>     INFO: ROC 11 VthrComp = 98
[14:05:21.280] <TB2>     INFO: ROC 12 VthrComp = 90
[14:05:21.280] <TB2>     INFO: ROC 13 VthrComp = 97
[14:05:21.280] <TB2>     INFO: ROC 14 VthrComp = 88
[14:05:21.280] <TB2>     INFO: ROC 15 VthrComp = 102
[14:05:21.281] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:21.281] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:21.293] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:21.293] <TB2>     INFO:     run 1 of 1
[14:05:21.294] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:21.636] <TB2>     INFO: Expecting 5025280 events.
[14:05:57.519] <TB2>     INFO: 886344 events read in total (35168ms).
[14:06:32.774] <TB2>     INFO: 1771320 events read in total (70423ms).
[14:07:08.158] <TB2>     INFO: 2655952 events read in total (105807ms).
[14:07:43.154] <TB2>     INFO: 3531480 events read in total (140803ms).
[14:08:17.599] <TB2>     INFO: 4401784 events read in total (175249ms).
[14:08:43.841] <TB2>     INFO: 5025280 events read in total (201490ms).
[14:08:43.908] <TB2>     INFO: Test took 202614ms.
[14:08:44.080] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:44.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:46.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:47.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:49.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:50.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:52.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:53.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:55.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:57.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:58.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:00.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:01.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:03.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:04.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:06.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:08.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:09.783] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277676032
[14:09:09.790] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0274 for pixel 17/0 mean/min/max = 44.7966/33.4175/56.1757
[14:09:09.790] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9847 for pixel 6/0 mean/min/max = 45.5854/33.0757/58.0952
[14:09:09.791] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6151 for pixel 21/71 mean/min/max = 44.7142/32.81/56.6184
[14:09:09.791] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.6748 for pixel 13/10 mean/min/max = 45.6243/32.5721/58.6766
[14:09:09.792] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.9685 for pixel 27/3 mean/min/max = 46.2651/32.4127/60.1176
[14:09:09.792] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.4393 for pixel 2/78 mean/min/max = 43.6911/31.7466/55.6357
[14:09:09.792] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.2698 for pixel 5/60 mean/min/max = 45.5847/34.7652/56.4042
[14:09:09.793] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3888 for pixel 19/5 mean/min/max = 45.7361/34.058/57.4142
[14:09:09.793] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.748 for pixel 5/3 mean/min/max = 46.8061/33.8404/59.7717
[14:09:09.793] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.4468 for pixel 20/3 mean/min/max = 45.5811/31.7105/59.4516
[14:09:09.793] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7293 for pixel 0/13 mean/min/max = 44.0357/31.302/56.7695
[14:09:09.794] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2614 for pixel 9/14 mean/min/max = 45.014/31.5042/58.5238
[14:09:09.794] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.8909 for pixel 20/11 mean/min/max = 45.6246/34.3568/56.8923
[14:09:09.794] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.0186 for pixel 6/14 mean/min/max = 45.6653/31.102/60.2287
[14:09:09.795] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.7773 for pixel 24/79 mean/min/max = 47.1571/33.4482/60.866
[14:09:09.795] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5508 for pixel 0/53 mean/min/max = 43.8373/30.9329/56.7416
[14:09:09.795] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:09:09.927] <TB2>     INFO: Expecting 411648 events.
[14:09:17.501] <TB2>     INFO: 411648 events read in total (6859ms).
[14:09:17.508] <TB2>     INFO: Expecting 411648 events.
[14:09:25.018] <TB2>     INFO: 411648 events read in total (6845ms).
[14:09:25.028] <TB2>     INFO: Expecting 411648 events.
[14:09:32.547] <TB2>     INFO: 411648 events read in total (6860ms).
[14:09:32.558] <TB2>     INFO: Expecting 411648 events.
[14:09:40.231] <TB2>     INFO: 411648 events read in total (7013ms).
[14:09:40.245] <TB2>     INFO: Expecting 411648 events.
[14:09:47.944] <TB2>     INFO: 411648 events read in total (7039ms).
[14:09:47.960] <TB2>     INFO: Expecting 411648 events.
[14:09:55.556] <TB2>     INFO: 411648 events read in total (6947ms).
[14:09:55.576] <TB2>     INFO: Expecting 411648 events.
[14:10:03.175] <TB2>     INFO: 411648 events read in total (6949ms).
[14:10:03.197] <TB2>     INFO: Expecting 411648 events.
[14:10:10.874] <TB2>     INFO: 411648 events read in total (7027ms).
[14:10:10.898] <TB2>     INFO: Expecting 411648 events.
[14:10:18.604] <TB2>     INFO: 411648 events read in total (7064ms).
[14:10:18.631] <TB2>     INFO: Expecting 411648 events.
[14:10:26.261] <TB2>     INFO: 411648 events read in total (6988ms).
[14:10:26.294] <TB2>     INFO: Expecting 411648 events.
[14:10:33.833] <TB2>     INFO: 411648 events read in total (6902ms).
[14:10:33.864] <TB2>     INFO: Expecting 411648 events.
[14:10:41.443] <TB2>     INFO: 411648 events read in total (6928ms).
[14:10:41.476] <TB2>     INFO: Expecting 411648 events.
[14:10:49.149] <TB2>     INFO: 411648 events read in total (7035ms).
[14:10:49.184] <TB2>     INFO: Expecting 411648 events.
[14:10:56.799] <TB2>     INFO: 411648 events read in total (6979ms).
[14:10:56.838] <TB2>     INFO: Expecting 411648 events.
[14:11:04.415] <TB2>     INFO: 411648 events read in total (6940ms).
[14:11:04.456] <TB2>     INFO: Expecting 411648 events.
[14:11:11.979] <TB2>     INFO: 411648 events read in total (6890ms).
[14:11:12.021] <TB2>     INFO: Test took 122226ms.
[14:11:12.529] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8986 < 35 for itrim+1 = 97; old thr = 34.4933 ... break
[14:11:12.569] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1387 < 35 for itrim = 108; old thr = 34.4793 ... break
[14:11:12.605] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.038 < 35 for itrim = 99; old thr = 34.2671 ... break
[14:11:12.637] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0532 < 35 for itrim = 102; old thr = 33.4112 ... break
[14:11:12.682] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1304 < 35 for itrim = 121; old thr = 34.1641 ... break
[14:11:12.717] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4234 < 35 for itrim = 101; old thr = 34.0994 ... break
[14:11:12.749] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3425 < 35 for itrim = 100; old thr = 34.0877 ... break
[14:11:12.796] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0856 < 35 for itrim = 117; old thr = 34.5996 ... break
[14:11:12.829] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2378 < 35 for itrim = 119; old thr = 34.6432 ... break
[14:11:12.863] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7123 < 35 for itrim+1 = 107; old thr = 34.4482 ... break
[14:11:12.885] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0975 < 35 for itrim = 83; old thr = 33.9215 ... break
[14:11:12.917] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.159 < 35 for itrim = 100; old thr = 34.7997 ... break
[14:11:12.955] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1642 < 35 for itrim = 99; old thr = 34.4237 ... break
[14:11:12.982] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7918 < 35 for itrim+1 = 103; old thr = 34.6444 ... break
[14:11:13.012] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7959 < 35 for itrim+1 = 109; old thr = 34.2905 ... break
[14:11:13.039] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4687 < 35 for itrim+1 = 96; old thr = 34.6321 ... break
[14:11:13.115] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:11:13.125] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:13.125] <TB2>     INFO:     run 1 of 1
[14:11:13.125] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:13.469] <TB2>     INFO: Expecting 5025280 events.
[14:11:49.132] <TB2>     INFO: 870952 events read in total (34948ms).
[14:12:24.108] <TB2>     INFO: 1740680 events read in total (69924ms).
[14:12:59.207] <TB2>     INFO: 2609600 events read in total (105023ms).
[14:13:34.286] <TB2>     INFO: 3467504 events read in total (140102ms).
[14:14:08.774] <TB2>     INFO: 4320096 events read in total (174590ms).
[14:14:37.604] <TB2>     INFO: 5025280 events read in total (203420ms).
[14:14:37.684] <TB2>     INFO: Test took 204558ms.
[14:14:37.871] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:38.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:39.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:41.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:42.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:44.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:46.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:47.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:49.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:50.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:52.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:53.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:55.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:56.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:58.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:00.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:01.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:03.094] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277516288
[14:15:03.095] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500040 .. 50.247037
[14:15:03.171] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:15:03.181] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:03.182] <TB2>     INFO:     run 1 of 1
[14:15:03.182] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:03.525] <TB2>     INFO: Expecting 1930240 events.
[14:15:44.341] <TB2>     INFO: 1141392 events read in total (40102ms).
[14:16:11.711] <TB2>     INFO: 1930240 events read in total (67472ms).
[14:16:11.734] <TB2>     INFO: Test took 68553ms.
[14:16:11.779] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:11.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:12.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:13.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:14.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:16.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:17.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:18.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:19.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:20.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:21.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:22.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:23.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:24.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:25.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:26.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:27.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:28.764] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241324032
[14:16:28.847] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.229494 .. 45.990380
[14:16:28.922] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:16:28.931] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:28.931] <TB2>     INFO:     run 1 of 1
[14:16:28.931] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:29.274] <TB2>     INFO: Expecting 1630720 events.
[14:17:10.223] <TB2>     INFO: 1150448 events read in total (40234ms).
[14:17:27.135] <TB2>     INFO: 1630720 events read in total (57146ms).
[14:17:27.150] <TB2>     INFO: Test took 58219ms.
[14:17:27.187] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:27.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:28.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:29.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:30.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:31.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:32.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:33.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:34.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:35.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:36.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:37.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:38.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:39.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:40.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:41.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:41.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:42.961] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298635264
[14:17:43.042] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.961395 .. 42.751245
[14:17:43.121] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:17:43.132] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:43.132] <TB2>     INFO:     run 1 of 1
[14:17:43.133] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:43.484] <TB2>     INFO: Expecting 1431040 events.
[14:18:25.588] <TB2>     INFO: 1163840 events read in total (41389ms).
[14:18:35.397] <TB2>     INFO: 1431040 events read in total (51198ms).
[14:18:35.415] <TB2>     INFO: Test took 52283ms.
[14:18:35.452] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:35.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:36.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:37.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:38.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:39.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:40.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:41.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:42.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:43.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:44.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:45.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:46.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:47.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:49.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:50.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:51.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:52.615] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251695104
[14:18:52.703] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.982832 .. 42.751245
[14:18:52.780] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:18:52.792] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:52.792] <TB2>     INFO:     run 1 of 1
[14:18:52.793] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:53.140] <TB2>     INFO: Expecting 1364480 events.
[14:19:34.099] <TB2>     INFO: 1146104 events read in total (40244ms).
[14:19:42.185] <TB2>     INFO: 1364480 events read in total (48330ms).
[14:19:42.198] <TB2>     INFO: Test took 49405ms.
[14:19:42.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:42.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:43.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:44.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:45.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:46.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:47.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:48.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:49.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:50.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:51.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:52.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:53.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:54.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:54.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:55.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:56.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:57.845] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305500160
[14:19:57.931] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:19:57.931] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:19:57.941] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:57.941] <TB2>     INFO:     run 1 of 1
[14:19:57.942] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:58.286] <TB2>     INFO: Expecting 1364480 events.
[14:20:40.997] <TB2>     INFO: 1075504 events read in total (41996ms).
[14:20:51.943] <TB2>     INFO: 1364480 events read in total (52942ms).
[14:20:51.957] <TB2>     INFO: Test took 54015ms.
[14:20:51.991] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:52.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:53.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:54.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:54.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:55.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:56.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:57.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:58.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:59.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:00.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:01.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:02.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:03.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:04.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:05.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:06.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:07.608] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358182912
[14:21:07.653] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[14:21:07.653] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[14:21:07.654] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[14:21:07.655] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[14:21:07.655] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[14:21:07.655] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[14:21:07.655] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[14:21:07.655] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[14:21:07.655] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C0.dat
[14:21:07.663] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C1.dat
[14:21:07.670] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C2.dat
[14:21:07.678] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C3.dat
[14:21:07.685] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C4.dat
[14:21:07.692] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C5.dat
[14:21:07.699] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C6.dat
[14:21:07.706] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C7.dat
[14:21:07.714] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C8.dat
[14:21:07.721] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C9.dat
[14:21:07.729] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C10.dat
[14:21:07.736] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C11.dat
[14:21:07.743] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C12.dat
[14:21:07.750] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C13.dat
[14:21:07.757] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C14.dat
[14:21:07.764] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C15.dat
[14:21:07.771] <TB2>     INFO: PixTestTrim::trimTest() done
[14:21:07.771] <TB2>     INFO: vtrim:      97 108  99 102 121 101 100 117 119 107  83 100  99 103 109  96 
[14:21:07.771] <TB2>     INFO: vthrcomp:   91  93 103 103 102 100  89  88  89  97 100  98  90  97  88 102 
[14:21:07.771] <TB2>     INFO: vcal mean:  34.98  34.96  34.94  34.98  34.98  34.93  34.98  34.97  34.97  34.97  34.96  34.93  34.99  34.98  34.98  34.93 
[14:21:07.771] <TB2>     INFO: vcal RMS:    0.79   0.80   1.02   0.85   0.98   0.83   0.79   0.80   0.85   0.85   0.87   0.91   0.79   0.91   0.84   0.88 
[14:21:07.771] <TB2>     INFO: bits mean:   9.30   9.08   9.85   9.60   9.08  10.20   9.25   9.27   9.38   9.54   9.90   9.72   9.42   9.72   9.02  10.07 
[14:21:07.771] <TB2>     INFO: bits RMS:    2.70   2.80   2.59   2.62   2.79   2.52   2.46   2.52   2.44   2.70   2.75   2.75   2.41   2.68   2.63   2.69 
[14:21:07.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:07.787] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:21:07.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:07.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:21:07.792] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:21:07.803] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:07.803] <TB2>     INFO:     run 1 of 1
[14:21:07.803] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:08.157] <TB2>     INFO: Expecting 4160000 events.
[14:21:55.676] <TB2>     INFO: 1156580 events read in total (46805ms).
[14:22:41.620] <TB2>     INFO: 2304415 events read in total (92749ms).
[14:23:27.037] <TB2>     INFO: 3440710 events read in total (138167ms).
[14:23:56.258] <TB2>     INFO: 4160000 events read in total (167387ms).
[14:23:56.325] <TB2>     INFO: Test took 168522ms.
[14:23:56.455] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:56.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:58.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:00.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:02.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:04.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:07.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:10.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:12.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:14.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:16.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:18.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:20.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:22.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:24.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:26.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:27.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:29.909] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303255552
[14:24:29.909] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:24:29.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:24:29.984] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:24:29.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:29.995] <TB2>     INFO:     run 1 of 1
[14:24:29.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:30.339] <TB2>     INFO: Expecting 3473600 events.
[14:25:18.534] <TB2>     INFO: 1224835 events read in total (47480ms).
[14:26:06.470] <TB2>     INFO: 2431240 events read in total (95416ms).
[14:26:48.458] <TB2>     INFO: 3473600 events read in total (137404ms).
[14:26:48.497] <TB2>     INFO: Test took 138503ms.
[14:26:48.584] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:48.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:50.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:52.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:53.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:55.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:57.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:58.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:00.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:02.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:04.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:05.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:07.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:09.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:10.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:12.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:14.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:15.827] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254717952
[14:27:15.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:27:15.901] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:27:15.901] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:27:15.912] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:15.912] <TB2>     INFO:     run 1 of 1
[14:27:15.912] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:16.257] <TB2>     INFO: Expecting 3224000 events.
[14:28:05.194] <TB2>     INFO: 1285085 events read in total (48221ms).
[14:28:53.685] <TB2>     INFO: 2545455 events read in total (96712ms).
[14:29:20.386] <TB2>     INFO: 3224000 events read in total (123413ms).
[14:29:20.426] <TB2>     INFO: Test took 124515ms.
[14:29:20.501] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:20.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:22.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:23.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:25.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:27.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:28.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:30.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:31.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:33.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:35.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:36.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:38.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:39.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:41.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:43.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:44.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:46.184] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249450496
[14:29:46.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:29:46.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:29:46.258] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:29:46.269] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:46.269] <TB2>     INFO:     run 1 of 1
[14:29:46.269] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:46.618] <TB2>     INFO: Expecting 3224000 events.
[14:30:36.949] <TB2>     INFO: 1284800 events read in total (49616ms).
[14:31:24.818] <TB2>     INFO: 2544945 events read in total (97485ms).
[14:31:50.960] <TB2>     INFO: 3224000 events read in total (123628ms).
[14:31:50.996] <TB2>     INFO: Test took 124727ms.
[14:31:51.067] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:51.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:52.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:54.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:56.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:57.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:59.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:00.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:02.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:04.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:05.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:07.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:08.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:10.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:11.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:13.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:15.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:16.770] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282537984
[14:32:16.771] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:32:16.845] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:32:16.845] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:32:16.854] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:16.854] <TB2>     INFO:     run 1 of 1
[14:32:16.854] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:17.199] <TB2>     INFO: Expecting 3224000 events.
[14:33:07.192] <TB2>     INFO: 1283975 events read in total (49278ms).
[14:33:54.953] <TB2>     INFO: 2543390 events read in total (97039ms).
[14:34:21.897] <TB2>     INFO: 3224000 events read in total (123984ms).
[14:34:21.932] <TB2>     INFO: Test took 125079ms.
[14:34:22.006] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:22.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:24.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:26.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:27.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:29.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:31.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:33.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:35.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:36.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:38.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:40.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:42.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:44.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:46.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:48.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:49.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:51.554] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282406912
[14:34:51.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.21817, thr difference RMS: 1.61141
[14:34:51.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.10823, thr difference RMS: 1.51383
[14:34:51.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0614, thr difference RMS: 1.50094
[14:34:51.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.167, thr difference RMS: 1.27025
[14:34:51.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.90377, thr difference RMS: 1.31883
[14:34:51.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.12698, thr difference RMS: 1.54303
[14:34:51.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.99548, thr difference RMS: 1.43424
[14:34:51.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.04237, thr difference RMS: 1.37473
[14:34:51.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.10967, thr difference RMS: 1.59624
[14:34:51.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.01294, thr difference RMS: 1.65767
[14:34:51.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.1897, thr difference RMS: 1.70986
[14:34:51.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.45035, thr difference RMS: 1.80654
[14:34:51.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.87514, thr difference RMS: 1.59515
[14:34:51.558] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.94375, thr difference RMS: 1.4544
[14:34:51.558] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.8113, thr difference RMS: 1.59728
[14:34:51.558] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.1496, thr difference RMS: 1.22177
[14:34:51.558] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.16067, thr difference RMS: 1.59482
[14:34:51.558] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.02472, thr difference RMS: 1.51498
[14:34:51.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.1347, thr difference RMS: 1.50588
[14:34:51.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.2297, thr difference RMS: 1.27647
[14:34:51.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.82319, thr difference RMS: 1.30412
[14:34:51.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.13049, thr difference RMS: 1.54807
[14:34:51.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.99118, thr difference RMS: 1.40756
[14:34:51.560] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.85345, thr difference RMS: 1.35066
[14:34:51.560] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.0254, thr difference RMS: 1.5898
[14:34:51.560] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.01698, thr difference RMS: 1.6738
[14:34:51.560] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3342, thr difference RMS: 1.70195
[14:34:51.560] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.52853, thr difference RMS: 1.8119
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.98127, thr difference RMS: 1.56096
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.95503, thr difference RMS: 1.43923
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.80705, thr difference RMS: 1.6152
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.1119, thr difference RMS: 1.22544
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.19894, thr difference RMS: 1.58076
[14:34:51.561] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.99753, thr difference RMS: 1.52017
[14:34:51.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.291, thr difference RMS: 1.49767
[14:34:51.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.3925, thr difference RMS: 1.28123
[14:34:51.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.81488, thr difference RMS: 1.31187
[14:34:51.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.07232, thr difference RMS: 1.54562
[14:34:51.562] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.10052, thr difference RMS: 1.41337
[14:34:51.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.73198, thr difference RMS: 1.35806
[14:34:51.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.09228, thr difference RMS: 1.60218
[14:34:51.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.00249, thr difference RMS: 1.66796
[14:34:51.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5662, thr difference RMS: 1.6997
[14:34:51.563] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.64131, thr difference RMS: 1.82858
[14:34:51.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.23157, thr difference RMS: 1.5345
[14:34:51.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.99507, thr difference RMS: 1.45633
[14:34:51.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80008, thr difference RMS: 1.59501
[14:34:51.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.235, thr difference RMS: 1.22949
[14:34:51.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.36234, thr difference RMS: 1.57997
[14:34:51.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.09415, thr difference RMS: 1.4972
[14:34:51.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3199, thr difference RMS: 1.4831
[14:34:51.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.6158, thr difference RMS: 1.30184
[14:34:51.565] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.82178, thr difference RMS: 1.31232
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.17671, thr difference RMS: 1.53982
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.26294, thr difference RMS: 1.40929
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.74738, thr difference RMS: 1.35967
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.06601, thr difference RMS: 1.58801
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.86717, thr difference RMS: 1.73958
[14:34:51.566] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.7341, thr difference RMS: 1.71984
[14:34:51.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.79261, thr difference RMS: 1.84256
[14:34:51.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.43946, thr difference RMS: 1.5273
[14:34:51.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.91584, thr difference RMS: 1.46297
[14:34:51.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.72228, thr difference RMS: 1.60528
[14:34:51.567] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.2906, thr difference RMS: 1.21734
[14:34:51.671] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:34:51.674] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1949 seconds
[14:34:51.674] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:34:52.393] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:34:52.393] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:34:52.396] <TB2>     INFO: ######################################################################
[14:34:52.396] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:34:52.396] <TB2>     INFO: ######################################################################
[14:34:52.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:34:52.396] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:34:52.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:34:52.397] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:34:52.407] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:34:52.407] <TB2>     INFO:     run 1 of 1
[14:34:52.407] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:52.757] <TB2>     INFO: Expecting 59072000 events.
[14:35:22.359] <TB2>     INFO: 1072800 events read in total (28887ms).
[14:35:51.111] <TB2>     INFO: 2141600 events read in total (57640ms).
[14:36:20.106] <TB2>     INFO: 3211200 events read in total (86634ms).
[14:36:48.956] <TB2>     INFO: 4283400 events read in total (115484ms).
[14:37:17.293] <TB2>     INFO: 5352200 events read in total (143821ms).
[14:37:49.351] <TB2>     INFO: 6423400 events read in total (175879ms).
[14:38:16.715] <TB2>     INFO: 7493000 events read in total (203243ms).
[14:38:45.298] <TB2>     INFO: 8561400 events read in total (231826ms).
[14:39:14.033] <TB2>     INFO: 9633400 events read in total (260561ms).
[14:39:42.414] <TB2>     INFO: 10702800 events read in total (288942ms).
[14:40:10.585] <TB2>     INFO: 11771200 events read in total (317113ms).
[14:40:38.385] <TB2>     INFO: 12843600 events read in total (344913ms).
[14:41:06.810] <TB2>     INFO: 13912000 events read in total (373338ms).
[14:41:35.103] <TB2>     INFO: 14980600 events read in total (401631ms).
[14:42:03.769] <TB2>     INFO: 16052600 events read in total (430297ms).
[14:42:32.407] <TB2>     INFO: 17121400 events read in total (458935ms).
[14:43:01.030] <TB2>     INFO: 18189600 events read in total (487558ms).
[14:43:29.753] <TB2>     INFO: 19261800 events read in total (516281ms).
[14:43:58.382] <TB2>     INFO: 20330600 events read in total (544910ms).
[14:44:26.987] <TB2>     INFO: 21399400 events read in total (573515ms).
[14:44:55.671] <TB2>     INFO: 22471600 events read in total (602199ms).
[14:45:24.306] <TB2>     INFO: 23540200 events read in total (630834ms).
[14:45:52.802] <TB2>     INFO: 24608200 events read in total (659330ms).
[14:46:21.495] <TB2>     INFO: 25680200 events read in total (688023ms).
[14:46:50.185] <TB2>     INFO: 26749200 events read in total (716713ms).
[14:47:18.799] <TB2>     INFO: 27817600 events read in total (745327ms).
[14:47:47.460] <TB2>     INFO: 28890000 events read in total (773988ms).
[14:48:16.051] <TB2>     INFO: 29958400 events read in total (802579ms).
[14:48:44.642] <TB2>     INFO: 31027000 events read in total (831170ms).
[14:49:13.279] <TB2>     INFO: 32099400 events read in total (859807ms).
[14:49:41.901] <TB2>     INFO: 33167800 events read in total (888429ms).
[14:50:10.438] <TB2>     INFO: 34236200 events read in total (916966ms).
[14:50:38.932] <TB2>     INFO: 35308400 events read in total (945460ms).
[14:51:07.562] <TB2>     INFO: 36376600 events read in total (974090ms).
[14:51:36.131] <TB2>     INFO: 37445000 events read in total (1002659ms).
[14:52:04.725] <TB2>     INFO: 38516800 events read in total (1031253ms).
[14:52:33.249] <TB2>     INFO: 39585200 events read in total (1059777ms).
[14:53:01.699] <TB2>     INFO: 40653600 events read in total (1088227ms).
[14:53:30.182] <TB2>     INFO: 41724400 events read in total (1116710ms).
[14:53:58.532] <TB2>     INFO: 42794000 events read in total (1145060ms).
[14:54:27.027] <TB2>     INFO: 43861600 events read in total (1173555ms).
[14:54:55.508] <TB2>     INFO: 44929800 events read in total (1202036ms).
[14:55:23.985] <TB2>     INFO: 46001400 events read in total (1230513ms).
[14:55:52.448] <TB2>     INFO: 47069600 events read in total (1258976ms).
[14:56:20.984] <TB2>     INFO: 48137800 events read in total (1287512ms).
[14:56:49.552] <TB2>     INFO: 49210000 events read in total (1316080ms).
[14:57:18.075] <TB2>     INFO: 50277400 events read in total (1344603ms).
[14:57:46.495] <TB2>     INFO: 51345600 events read in total (1373023ms).
[14:58:15.048] <TB2>     INFO: 52413600 events read in total (1401576ms).
[14:58:43.687] <TB2>     INFO: 53484400 events read in total (1430215ms).
[14:59:12.275] <TB2>     INFO: 54551800 events read in total (1458803ms).
[14:59:40.707] <TB2>     INFO: 55619400 events read in total (1487235ms).
[15:00:09.200] <TB2>     INFO: 56687000 events read in total (1515728ms).
[15:00:37.689] <TB2>     INFO: 57756800 events read in total (1544217ms).
[15:01:06.139] <TB2>     INFO: 58826200 events read in total (1572667ms).
[15:01:13.124] <TB2>     INFO: 59072000 events read in total (1579652ms).
[15:01:13.144] <TB2>     INFO: Test took 1580737ms.
[15:01:13.203] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:13.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:13.335] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:14.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:14.579] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:15.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:15.831] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:17.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:17.080] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:18.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:18.345] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:19.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:19.602] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:20.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:20.841] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:22.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:22.076] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:23.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:23.310] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:24.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:24.539] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:25.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:25.784] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:27.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:27.030] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:28.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:28.285] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:29.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:29.524] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:30.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:30.769] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:32.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:32.005] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:33.240] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502575104
[15:01:33.272] <TB2>     INFO: PixTestScurves::scurves() done 
[15:01:33.272] <TB2>     INFO: Vcal mean:  35.08  35.05  35.08  35.08  35.06  35.03  35.10  35.05  35.12  35.10  35.11  35.07  35.03  35.07  35.11  35.08 
[15:01:33.272] <TB2>     INFO: Vcal RMS:    0.65   0.65   0.91   0.75   0.87   0.70   0.65   0.66   0.72   0.73   0.74   0.81   0.67   0.79   0.71   0.77 
[15:01:33.272] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:33.345] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:33.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:33.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:33.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:33.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:33.345] <TB2>     INFO: ######################################################################
[15:01:33.345] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:33.345] <TB2>     INFO: ######################################################################
[15:01:33.348] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:33.690] <TB2>     INFO: Expecting 41600 events.
[15:01:37.776] <TB2>     INFO: 41600 events read in total (3363ms).
[15:01:37.777] <TB2>     INFO: Test took 4429ms.
[15:01:37.785] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:37.785] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:01:37.785] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:37.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 1, 1] has eff 0/10
[15:01:37.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 1, 1]
[15:01:37.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 43, 16] has eff 0/10
[15:01:37.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 43, 16]
[15:01:37.794] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:01:37.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:37.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:37.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:38.134] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:38.483] <TB2>     INFO: Expecting 41600 events.
[15:01:42.661] <TB2>     INFO: 41600 events read in total (3462ms).
[15:01:42.662] <TB2>     INFO: Test took 4528ms.
[15:01:42.669] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:42.669] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:01:42.672] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.891
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.127
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.371
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.16
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 164
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.246
[15:01:42.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.18
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.215
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.631
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,34] phvalue 173
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.862
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.222
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 186
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.441
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[15:01:42.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.751
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 188
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.625
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.657
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 171
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.643
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.477
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 200
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:01:42.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:01:42.762] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:43.117] <TB2>     INFO: Expecting 41600 events.
[15:01:47.263] <TB2>     INFO: 41600 events read in total (3431ms).
[15:01:47.264] <TB2>     INFO: Test took 4502ms.
[15:01:47.272] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:47.272] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:01:47.272] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:01:47.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:01:47.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 3
[15:01:47.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4159
[15:01:47.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9252
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 66
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1136
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 61
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.2189
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 50
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7547
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9337
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8881
[15:01:47.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 74
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7882
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 71
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3581
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4571
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 89
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3052
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 84
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3488
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.4843
[15:01:47.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 90
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7989
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L536> Search for minph pixel failed in the fiducial region for chip 13, looking at the edges
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L555> Min pixel is [0 ,76] phvalue 65
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.2546
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 86
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.8216
[15:01:47.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 92
[15:01:47.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[15:01:47.682] <TB2>     INFO: Expecting 2560 events.
[15:01:48.640] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:48.640] <TB2>     INFO: Test took 1360ms.
[15:01:48.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:48.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[15:01:49.148] <TB2>     INFO: Expecting 2560 events.
[15:01:50.105] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:50.105] <TB2>     INFO: Test took 1465ms.
[15:01:50.105] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:50.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 2 2
[15:01:50.613] <TB2>     INFO: Expecting 2560 events.
[15:01:51.571] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:51.571] <TB2>     INFO: Test took 1465ms.
[15:01:51.571] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:51.571] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:01:52.079] <TB2>     INFO: Expecting 2560 events.
[15:01:53.037] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:53.037] <TB2>     INFO: Test took 1466ms.
[15:01:53.038] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:53.038] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[15:01:53.546] <TB2>     INFO: Expecting 2560 events.
[15:01:54.504] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:54.504] <TB2>     INFO: Test took 1466ms.
[15:01:54.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:54.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[15:01:55.011] <TB2>     INFO: Expecting 2560 events.
[15:01:55.969] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:55.970] <TB2>     INFO: Test took 1466ms.
[15:01:55.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:55.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 6 6
[15:01:56.477] <TB2>     INFO: Expecting 2560 events.
[15:01:57.437] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:57.437] <TB2>     INFO: Test took 1467ms.
[15:01:57.437] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:57.437] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 7 7
[15:01:57.945] <TB2>     INFO: Expecting 2560 events.
[15:01:58.902] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:58.902] <TB2>     INFO: Test took 1465ms.
[15:01:58.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:58.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:01:59.410] <TB2>     INFO: Expecting 2560 events.
[15:02:00.366] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:00.366] <TB2>     INFO: Test took 1463ms.
[15:02:00.367] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:00.367] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 9 9
[15:02:00.874] <TB2>     INFO: Expecting 2560 events.
[15:02:01.831] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:01.831] <TB2>     INFO: Test took 1464ms.
[15:02:01.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:01.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[15:02:02.339] <TB2>     INFO: Expecting 2560 events.
[15:02:03.296] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:03.297] <TB2>     INFO: Test took 1465ms.
[15:02:03.297] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:03.297] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:02:03.804] <TB2>     INFO: Expecting 2560 events.
[15:02:04.761] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:04.761] <TB2>     INFO: Test took 1464ms.
[15:02:04.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:04.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[15:02:05.268] <TB2>     INFO: Expecting 2560 events.
[15:02:06.224] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:06.224] <TB2>     INFO: Test took 1463ms.
[15:02:06.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:06.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 0, 76, 13 13
[15:02:06.732] <TB2>     INFO: Expecting 2560 events.
[15:02:07.689] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:07.690] <TB2>     INFO: Test took 1465ms.
[15:02:07.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:07.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 14 14
[15:02:08.199] <TB2>     INFO: Expecting 2560 events.
[15:02:09.156] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:09.157] <TB2>     INFO: Test took 1466ms.
[15:02:09.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:09.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 15 15
[15:02:09.665] <TB2>     INFO: Expecting 2560 events.
[15:02:10.623] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:10.623] <TB2>     INFO: Test took 1466ms.
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:02:10.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:02:10.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:02:10.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC15
[15:02:10.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:11.132] <TB2>     INFO: Expecting 655360 events.
[15:02:22.934] <TB2>     INFO: 655360 events read in total (11087ms).
[15:02:22.945] <TB2>     INFO: Expecting 655360 events.
[15:02:34.501] <TB2>     INFO: 655360 events read in total (10996ms).
[15:02:34.518] <TB2>     INFO: Expecting 655360 events.
[15:02:46.209] <TB2>     INFO: 655360 events read in total (11133ms).
[15:02:46.229] <TB2>     INFO: Expecting 655360 events.
[15:02:57.832] <TB2>     INFO: 655360 events read in total (11058ms).
[15:02:57.856] <TB2>     INFO: Expecting 655360 events.
[15:03:09.602] <TB2>     INFO: 655360 events read in total (11206ms).
[15:03:09.629] <TB2>     INFO: Expecting 655360 events.
[15:03:21.188] <TB2>     INFO: 655360 events read in total (11020ms).
[15:03:21.222] <TB2>     INFO: Expecting 655360 events.
[15:03:32.927] <TB2>     INFO: 655360 events read in total (11164ms).
[15:03:32.965] <TB2>     INFO: Expecting 655360 events.
[15:03:44.589] <TB2>     INFO: 655360 events read in total (11098ms).
[15:03:44.631] <TB2>     INFO: Expecting 655360 events.
[15:03:56.274] <TB2>     INFO: 655360 events read in total (11116ms).
[15:03:56.322] <TB2>     INFO: Expecting 655360 events.
[15:04:08.124] <TB2>     INFO: 655360 events read in total (11275ms).
[15:04:08.172] <TB2>     INFO: Expecting 655360 events.
[15:04:19.873] <TB2>     INFO: 655360 events read in total (11174ms).
[15:04:19.926] <TB2>     INFO: Expecting 655360 events.
[15:04:31.597] <TB2>     INFO: 655360 events read in total (11145ms).
[15:04:31.661] <TB2>     INFO: Expecting 655360 events.
[15:04:43.241] <TB2>     INFO: 655360 events read in total (11053ms).
[15:04:43.306] <TB2>     INFO: Expecting 655360 events.
[15:04:54.935] <TB2>     INFO: 655360 events read in total (11103ms).
[15:04:55.006] <TB2>     INFO: Expecting 655360 events.
[15:05:06.628] <TB2>     INFO: 655360 events read in total (11095ms).
[15:05:06.698] <TB2>     INFO: Expecting 655360 events.
[15:05:18.375] <TB2>     INFO: 655360 events read in total (11150ms).
[15:05:18.452] <TB2>     INFO: Test took 187825ms.
[15:05:18.545] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:18.852] <TB2>     INFO: Expecting 655360 events.
[15:05:30.668] <TB2>     INFO: 655360 events read in total (11101ms).
[15:05:30.682] <TB2>     INFO: Expecting 655360 events.
[15:05:42.283] <TB2>     INFO: 655360 events read in total (11050ms).
[15:05:42.298] <TB2>     INFO: Expecting 655360 events.
[15:05:53.890] <TB2>     INFO: 655360 events read in total (11042ms).
[15:05:53.912] <TB2>     INFO: Expecting 655360 events.
[15:06:05.538] <TB2>     INFO: 655360 events read in total (11077ms).
[15:06:05.562] <TB2>     INFO: Expecting 655360 events.
[15:06:17.188] <TB2>     INFO: 655360 events read in total (11084ms).
[15:06:17.216] <TB2>     INFO: Expecting 655360 events.
[15:06:28.839] <TB2>     INFO: 655360 events read in total (11089ms).
[15:06:28.870] <TB2>     INFO: Expecting 655360 events.
[15:06:40.475] <TB2>     INFO: 655360 events read in total (11065ms).
[15:06:40.511] <TB2>     INFO: Expecting 655360 events.
[15:06:51.997] <TB2>     INFO: 655360 events read in total (10953ms).
[15:06:52.040] <TB2>     INFO: Expecting 655360 events.
[15:07:03.526] <TB2>     INFO: 655360 events read in total (10960ms).
[15:07:03.573] <TB2>     INFO: Expecting 655360 events.
[15:07:15.198] <TB2>     INFO: 655360 events read in total (11099ms).
[15:07:15.247] <TB2>     INFO: Expecting 655360 events.
[15:07:26.979] <TB2>     INFO: 655360 events read in total (11206ms).
[15:07:27.031] <TB2>     INFO: Expecting 655360 events.
[15:07:38.636] <TB2>     INFO: 655360 events read in total (11078ms).
[15:07:38.694] <TB2>     INFO: Expecting 655360 events.
[15:07:50.307] <TB2>     INFO: 655360 events read in total (11087ms).
[15:07:50.368] <TB2>     INFO: Expecting 655360 events.
[15:08:01.920] <TB2>     INFO: 655360 events read in total (11026ms).
[15:08:01.987] <TB2>     INFO: Expecting 655360 events.
[15:08:13.497] <TB2>     INFO: 655360 events read in total (10983ms).
[15:08:13.568] <TB2>     INFO: Expecting 655360 events.
[15:08:25.217] <TB2>     INFO: 655360 events read in total (11123ms).
[15:08:25.294] <TB2>     INFO: Test took 186750ms.
[15:08:25.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:25.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:25.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:25.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:25.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:25.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:25.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:25.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:25.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:25.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:25.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:25.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:25.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:25.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:25.476] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.484] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.491] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.498] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.505] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.512] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:25.518] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:25.526] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:25.533] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:25.540] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:08:25.547] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:08:25.553] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:08:25.561] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:08:25.567] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:08:25.575] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.581] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:25.588] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:25.595] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:25.602] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:25.609] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.616] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.623] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.629] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.636] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.643] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.650] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:25.657] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.663] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.670] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:25.677] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:25.684] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:25.691] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.698] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:25.732] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:25.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:25.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:26.086] <TB2>     INFO: Expecting 41600 events.
[15:08:29.931] <TB2>     INFO: 41600 events read in total (3131ms).
[15:08:29.932] <TB2>     INFO: Test took 4195ms.
[15:08:30.585] <TB2>     INFO: Expecting 41600 events.
[15:08:34.427] <TB2>     INFO: 41600 events read in total (3127ms).
[15:08:34.428] <TB2>     INFO: Test took 4195ms.
[15:08:35.071] <TB2>     INFO: Expecting 41600 events.
[15:08:38.901] <TB2>     INFO: 41600 events read in total (3115ms).
[15:08:38.902] <TB2>     INFO: Test took 4175ms.
[15:08:39.209] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:39.341] <TB2>     INFO: Expecting 2560 events.
[15:08:40.300] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:40.301] <TB2>     INFO: Test took 1093ms.
[15:08:40.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:40.809] <TB2>     INFO: Expecting 2560 events.
[15:08:41.767] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:41.768] <TB2>     INFO: Test took 1466ms.
[15:08:41.769] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:42.276] <TB2>     INFO: Expecting 2560 events.
[15:08:43.236] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:43.236] <TB2>     INFO: Test took 1467ms.
[15:08:43.239] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:43.745] <TB2>     INFO: Expecting 2560 events.
[15:08:44.704] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:44.705] <TB2>     INFO: Test took 1466ms.
[15:08:44.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:45.213] <TB2>     INFO: Expecting 2560 events.
[15:08:46.171] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:46.172] <TB2>     INFO: Test took 1465ms.
[15:08:46.173] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:46.681] <TB2>     INFO: Expecting 2560 events.
[15:08:47.647] <TB2>     INFO: 2560 events read in total (251ms).
[15:08:47.648] <TB2>     INFO: Test took 1475ms.
[15:08:47.650] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:48.156] <TB2>     INFO: Expecting 2560 events.
[15:08:49.115] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:49.116] <TB2>     INFO: Test took 1466ms.
[15:08:49.117] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:49.626] <TB2>     INFO: Expecting 2560 events.
[15:08:50.584] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:50.585] <TB2>     INFO: Test took 1468ms.
[15:08:50.588] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:51.094] <TB2>     INFO: Expecting 2560 events.
[15:08:52.053] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:52.053] <TB2>     INFO: Test took 1465ms.
[15:08:52.055] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:52.562] <TB2>     INFO: Expecting 2560 events.
[15:08:53.518] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:53.519] <TB2>     INFO: Test took 1464ms.
[15:08:53.521] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:54.027] <TB2>     INFO: Expecting 2560 events.
[15:08:54.986] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:54.986] <TB2>     INFO: Test took 1465ms.
[15:08:54.988] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:55.495] <TB2>     INFO: Expecting 2560 events.
[15:08:56.452] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:56.452] <TB2>     INFO: Test took 1464ms.
[15:08:56.454] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:56.961] <TB2>     INFO: Expecting 2560 events.
[15:08:57.919] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:57.920] <TB2>     INFO: Test took 1466ms.
[15:08:57.922] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:58.428] <TB2>     INFO: Expecting 2560 events.
[15:08:59.386] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:59.387] <TB2>     INFO: Test took 1465ms.
[15:08:59.389] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:59.896] <TB2>     INFO: Expecting 2560 events.
[15:09:00.855] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:00.855] <TB2>     INFO: Test took 1466ms.
[15:09:00.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:01.363] <TB2>     INFO: Expecting 2560 events.
[15:09:02.322] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:02.322] <TB2>     INFO: Test took 1464ms.
[15:09:02.324] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:02.832] <TB2>     INFO: Expecting 2560 events.
[15:09:03.790] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:03.790] <TB2>     INFO: Test took 1466ms.
[15:09:03.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:04.299] <TB2>     INFO: Expecting 2560 events.
[15:09:05.258] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:05.258] <TB2>     INFO: Test took 1466ms.
[15:09:05.262] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:05.767] <TB2>     INFO: Expecting 2560 events.
[15:09:06.725] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:06.725] <TB2>     INFO: Test took 1463ms.
[15:09:06.727] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:07.236] <TB2>     INFO: Expecting 2560 events.
[15:09:08.194] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:08.194] <TB2>     INFO: Test took 1467ms.
[15:09:08.196] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:08.703] <TB2>     INFO: Expecting 2560 events.
[15:09:09.662] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:09.662] <TB2>     INFO: Test took 1466ms.
[15:09:09.664] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:10.171] <TB2>     INFO: Expecting 2560 events.
[15:09:11.129] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:11.129] <TB2>     INFO: Test took 1465ms.
[15:09:11.131] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:11.637] <TB2>     INFO: Expecting 2560 events.
[15:09:12.597] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:12.597] <TB2>     INFO: Test took 1466ms.
[15:09:12.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:13.109] <TB2>     INFO: Expecting 2560 events.
[15:09:14.069] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:14.069] <TB2>     INFO: Test took 1470ms.
[15:09:14.071] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:14.577] <TB2>     INFO: Expecting 2560 events.
[15:09:15.536] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:15.537] <TB2>     INFO: Test took 1466ms.
[15:09:15.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:16.045] <TB2>     INFO: Expecting 2560 events.
[15:09:16.002] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:16.002] <TB2>     INFO: Test took 1464ms.
[15:09:17.004] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:17.511] <TB2>     INFO: Expecting 2560 events.
[15:09:18.467] <TB2>     INFO: 2560 events read in total (241ms).
[15:09:18.468] <TB2>     INFO: Test took 1464ms.
[15:09:18.470] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:18.976] <TB2>     INFO: Expecting 2560 events.
[15:09:19.934] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:19.934] <TB2>     INFO: Test took 1464ms.
[15:09:19.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:20.443] <TB2>     INFO: Expecting 2560 events.
[15:09:21.401] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:21.401] <TB2>     INFO: Test took 1465ms.
[15:09:21.403] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:21.910] <TB2>     INFO: Expecting 2560 events.
[15:09:22.870] <TB2>     INFO: 2560 events read in total (246ms).
[15:09:22.870] <TB2>     INFO: Test took 1467ms.
[15:09:22.872] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:23.379] <TB2>     INFO: Expecting 2560 events.
[15:09:24.337] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:24.338] <TB2>     INFO: Test took 1466ms.
[15:09:24.341] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:24.847] <TB2>     INFO: Expecting 2560 events.
[15:09:25.805] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:25.805] <TB2>     INFO: Test took 1465ms.
[15:09:26.822] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:09:26.822] <TB2>     INFO: PH scale (per ROC):    77  79  79  70  80  79  79  77  69  70  79  76  80  64  70  77
[15:09:26.822] <TB2>     INFO: PH offset (per ROC):  170 181 187 200 176 176 174 176 174 165 166 173 160 190 166 161
[15:09:26.004] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:27.007] <TB2>     INFO: ######################################################################
[15:09:27.007] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:27.007] <TB2>     INFO: ######################################################################
[15:09:27.008] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:27.018] <TB2>     INFO: scanning low vcal = 10
[15:09:27.362] <TB2>     INFO: Expecting 41600 events.
[15:09:31.077] <TB2>     INFO: 41600 events read in total (3000ms).
[15:09:31.077] <TB2>     INFO: Test took 4059ms.
[15:09:31.079] <TB2>     INFO: scanning low vcal = 20
[15:09:31.585] <TB2>     INFO: Expecting 41600 events.
[15:09:35.319] <TB2>     INFO: 41600 events read in total (3019ms).
[15:09:35.320] <TB2>     INFO: Test took 4241ms.
[15:09:35.323] <TB2>     INFO: scanning low vcal = 30
[15:09:35.827] <TB2>     INFO: Expecting 41600 events.
[15:09:39.557] <TB2>     INFO: 41600 events read in total (3015ms).
[15:09:39.557] <TB2>     INFO: Test took 4234ms.
[15:09:39.559] <TB2>     INFO: scanning low vcal = 40
[15:09:40.060] <TB2>     INFO: Expecting 41600 events.
[15:09:44.304] <TB2>     INFO: 41600 events read in total (3529ms).
[15:09:44.305] <TB2>     INFO: Test took 4746ms.
[15:09:44.308] <TB2>     INFO: scanning low vcal = 50
[15:09:44.725] <TB2>     INFO: Expecting 41600 events.
[15:09:48.003] <TB2>     INFO: 41600 events read in total (3563ms).
[15:09:48.004] <TB2>     INFO: Test took 4696ms.
[15:09:49.007] <TB2>     INFO: scanning low vcal = 60
[15:09:49.422] <TB2>     INFO: Expecting 41600 events.
[15:09:53.678] <TB2>     INFO: 41600 events read in total (3541ms).
[15:09:53.679] <TB2>     INFO: Test took 4672ms.
[15:09:53.682] <TB2>     INFO: scanning low vcal = 70
[15:09:54.102] <TB2>     INFO: Expecting 41600 events.
[15:09:58.382] <TB2>     INFO: 41600 events read in total (3565ms).
[15:09:58.383] <TB2>     INFO: Test took 4701ms.
[15:09:58.386] <TB2>     INFO: scanning low vcal = 80
[15:09:58.802] <TB2>     INFO: Expecting 41600 events.
[15:10:03.071] <TB2>     INFO: 41600 events read in total (3554ms).
[15:10:03.072] <TB2>     INFO: Test took 4686ms.
[15:10:03.075] <TB2>     INFO: scanning low vcal = 90
[15:10:03.493] <TB2>     INFO: Expecting 41600 events.
[15:10:07.767] <TB2>     INFO: 41600 events read in total (3559ms).
[15:10:07.769] <TB2>     INFO: Test took 4694ms.
[15:10:07.775] <TB2>     INFO: scanning low vcal = 100
[15:10:08.189] <TB2>     INFO: Expecting 41600 events.
[15:10:12.582] <TB2>     INFO: 41600 events read in total (3678ms).
[15:10:12.583] <TB2>     INFO: Test took 4808ms.
[15:10:12.586] <TB2>     INFO: scanning low vcal = 110
[15:10:12.002] <TB2>     INFO: Expecting 41600 events.
[15:10:17.255] <TB2>     INFO: 41600 events read in total (3538ms).
[15:10:17.256] <TB2>     INFO: Test took 4670ms.
[15:10:17.259] <TB2>     INFO: scanning low vcal = 120
[15:10:17.683] <TB2>     INFO: Expecting 41600 events.
[15:10:21.964] <TB2>     INFO: 41600 events read in total (3566ms).
[15:10:21.965] <TB2>     INFO: Test took 4706ms.
[15:10:21.968] <TB2>     INFO: scanning low vcal = 130
[15:10:22.385] <TB2>     INFO: Expecting 41600 events.
[15:10:26.633] <TB2>     INFO: 41600 events read in total (3533ms).
[15:10:26.634] <TB2>     INFO: Test took 4666ms.
[15:10:26.638] <TB2>     INFO: scanning low vcal = 140
[15:10:27.055] <TB2>     INFO: Expecting 41600 events.
[15:10:31.324] <TB2>     INFO: 41600 events read in total (3554ms).
[15:10:31.325] <TB2>     INFO: Test took 4687ms.
[15:10:31.327] <TB2>     INFO: scanning low vcal = 150
[15:10:31.747] <TB2>     INFO: Expecting 41600 events.
[15:10:36.007] <TB2>     INFO: 41600 events read in total (3545ms).
[15:10:36.007] <TB2>     INFO: Test took 4680ms.
[15:10:36.011] <TB2>     INFO: scanning low vcal = 160
[15:10:36.427] <TB2>     INFO: Expecting 41600 events.
[15:10:40.676] <TB2>     INFO: 41600 events read in total (3534ms).
[15:10:40.677] <TB2>     INFO: Test took 4666ms.
[15:10:40.681] <TB2>     INFO: scanning low vcal = 170
[15:10:41.098] <TB2>     INFO: Expecting 41600 events.
[15:10:45.372] <TB2>     INFO: 41600 events read in total (3559ms).
[15:10:45.373] <TB2>     INFO: Test took 4692ms.
[15:10:45.377] <TB2>     INFO: scanning low vcal = 180
[15:10:45.794] <TB2>     INFO: Expecting 41600 events.
[15:10:50.049] <TB2>     INFO: 41600 events read in total (3540ms).
[15:10:50.049] <TB2>     INFO: Test took 4672ms.
[15:10:50.054] <TB2>     INFO: scanning low vcal = 190
[15:10:50.466] <TB2>     INFO: Expecting 41600 events.
[15:10:54.726] <TB2>     INFO: 41600 events read in total (3545ms).
[15:10:54.727] <TB2>     INFO: Test took 4673ms.
[15:10:54.730] <TB2>     INFO: scanning low vcal = 200
[15:10:55.146] <TB2>     INFO: Expecting 41600 events.
[15:10:59.398] <TB2>     INFO: 41600 events read in total (3537ms).
[15:10:59.399] <TB2>     INFO: Test took 4669ms.
[15:10:59.402] <TB2>     INFO: scanning low vcal = 210
[15:10:59.822] <TB2>     INFO: Expecting 41600 events.
[15:11:04.079] <TB2>     INFO: 41600 events read in total (3543ms).
[15:11:04.080] <TB2>     INFO: Test took 4678ms.
[15:11:04.083] <TB2>     INFO: scanning low vcal = 220
[15:11:04.502] <TB2>     INFO: Expecting 41600 events.
[15:11:08.781] <TB2>     INFO: 41600 events read in total (3562ms).
[15:11:08.781] <TB2>     INFO: Test took 4698ms.
[15:11:08.784] <TB2>     INFO: scanning low vcal = 230
[15:11:09.201] <TB2>     INFO: Expecting 41600 events.
[15:11:13.458] <TB2>     INFO: 41600 events read in total (3542ms).
[15:11:13.459] <TB2>     INFO: Test took 4675ms.
[15:11:13.462] <TB2>     INFO: scanning low vcal = 240
[15:11:13.874] <TB2>     INFO: Expecting 41600 events.
[15:11:18.143] <TB2>     INFO: 41600 events read in total (3554ms).
[15:11:18.144] <TB2>     INFO: Test took 4682ms.
[15:11:18.147] <TB2>     INFO: scanning low vcal = 250
[15:11:18.561] <TB2>     INFO: Expecting 41600 events.
[15:11:22.821] <TB2>     INFO: 41600 events read in total (3545ms).
[15:11:22.822] <TB2>     INFO: Test took 4675ms.
[15:11:22.826] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:11:23.249] <TB2>     INFO: Expecting 41600 events.
[15:11:27.505] <TB2>     INFO: 41600 events read in total (3541ms).
[15:11:27.506] <TB2>     INFO: Test took 4680ms.
[15:11:27.509] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:27.925] <TB2>     INFO: Expecting 41600 events.
[15:11:32.210] <TB2>     INFO: 41600 events read in total (3570ms).
[15:11:32.210] <TB2>     INFO: Test took 4701ms.
[15:11:32.214] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:32.632] <TB2>     INFO: Expecting 41600 events.
[15:11:36.898] <TB2>     INFO: 41600 events read in total (3551ms).
[15:11:36.899] <TB2>     INFO: Test took 4685ms.
[15:11:36.902] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:37.314] <TB2>     INFO: Expecting 41600 events.
[15:11:41.597] <TB2>     INFO: 41600 events read in total (3568ms).
[15:11:41.598] <TB2>     INFO: Test took 4696ms.
[15:11:41.601] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:11:42.017] <TB2>     INFO: Expecting 41600 events.
[15:11:46.264] <TB2>     INFO: 41600 events read in total (3532ms).
[15:11:46.264] <TB2>     INFO: Test took 4663ms.
[15:11:46.804] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:11:46.808] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:11:46.808] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:11:46.808] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:11:46.808] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:11:46.809] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:11:46.809] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:11:46.809] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:11:46.809] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:11:46.809] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:11:46.810] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:11:46.811] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:24.151] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:12:24.151] <TB2>     INFO: non-linearity mean:  0.950 0.951 0.955 0.947 0.968 0.957 0.955 0.956 0.948 0.957 0.952 0.957 0.958 0.958 0.949 0.955
[15:12:24.151] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.008 0.003 0.005 0.006 0.006 0.007 0.005 0.006 0.005 0.006 0.004 0.006 0.006
[15:12:24.151] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:24.175] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:24.197] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:24.219] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:24.242] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:24.276] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:24.298] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:24.321] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:24.343] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:24.366] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:24.388] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:24.410] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:24.432] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:24.455] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:24.477] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:24.499] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-36_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:24.521] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:12:24.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:24.528] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:24.528] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:24.531] <TB2>     INFO: ######################################################################
[15:12:24.531] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:24.531] <TB2>     INFO: ######################################################################
[15:12:24.534] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:24.544] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:24.544] <TB2>     INFO:     run 1 of 1
[15:12:24.544] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:24.889] <TB2>     INFO: Expecting 3120000 events.
[15:13:15.310] <TB2>     INFO: 1292705 events read in total (49706ms).
[15:14:05.329] <TB2>     INFO: 2586000 events read in total (99725ms).
[15:14:26.124] <TB2>     INFO: 3120000 events read in total (120521ms).
[15:14:26.163] <TB2>     INFO: Test took 121620ms.
[15:14:26.233] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:26.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:27.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:29.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:30.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:32.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:33.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:35.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:36.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:37.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:39.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:40.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:42.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:43.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:45.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:46.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:47.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:49.339] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417558528
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5252, RMS = 0.927708
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8441, RMS = 1.10047
[15:14:49.369] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:14:49.370] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:14:49.370] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7682, RMS = 1.05556
[15:14:49.371] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:14:49.371] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:14:49.371] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3623, RMS = 0.837476
[15:14:49.371] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5724, RMS = 1.64929
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.4198, RMS = 1.90411
[15:14:49.372] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2832, RMS = 2.28596
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7429, RMS = 2.29806
[15:14:49.373] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8867, RMS = 1.97247
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1906, RMS = 2.09247
[15:14:49.374] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7995, RMS = 1.53087
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0546, RMS = 1.69051
[15:14:49.375] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:14:49.376] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:14:49.377] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0287, RMS = 1.13942
[15:14:49.377] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:14:49.377] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:14:49.377] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3675, RMS = 1.41664
[15:14:49.377] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8294, RMS = 1.37569
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.847, RMS = 1.68503
[15:14:49.378] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.733, RMS = 1.31759
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3921, RMS = 2.00917
[15:14:49.379] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0217, RMS = 1.72765
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1352, RMS = 1.342
[15:14:49.380] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8985, RMS = 1.42939
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2576, RMS = 1.70542
[15:14:49.382] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4077, RMS = 1.69895
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2495, RMS = 1.39734
[15:14:49.383] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9507, RMS = 1.13143
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4125, RMS = 1.62392
[15:14:49.384] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.566, RMS = 1.48959
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9502, RMS = 1.33223
[15:14:49.385] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:14:49.386] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:14:49.386] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7389, RMS = 1.14243
[15:14:49.387] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:49.387] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:14:49.387] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0621, RMS = 2.00108
[15:14:49.387] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7669, RMS = 1.43759
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7249, RMS = 1.91752
[15:14:49.388] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:14:49.391] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:14:49.391] <TB2>     INFO: number of dead bumps (per ROC):     0    0    4    0    0    0    0    0    0    2    4    1    0    2    7    0
[15:14:49.391] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:14:49.487] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:14:49.487] <TB2>     INFO: enter test to run
[15:14:49.487] <TB2>     INFO:   test:  no parameter change
[15:14:49.487] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[15:14:49.488] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[15:14:49.488] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:14:49.488] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:14:49.885] <TB2>    QUIET: Connection to board 141 closed.
[15:14:49.886] <TB2>     INFO: pXar: this is the end, my friend
[15:14:49.886] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
